

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Wed Nov  1 04:13:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   109138|   109138|  1.091 ms|  1.091 ms|  109138|  109138|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_BW_fu_291  |export_output_buffer_c1_Pipeline_BW  |      139|      139|  1.390 us|  1.390 us|  139|  139|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU1_BH  |    17040|    17040|       142|          -|          -|   120|        no|
        |- EXPORT    |    92096|    92096|     23024|          -|          -|     4|        no|
        | + ROW      |    11505|    11505|       767|          -|          -|    15|        no|
        |  ++ ROW.1  |      765|      765|         3|          -|          -|   255|        no|
        | + ROW      |    11505|    11505|       767|          -|          -|    15|        no|
        |  ++ ROW.1  |      765|      765|         3|          -|          -|   255|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 11 8 
8 --> 9 7 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 20 17 
17 --> 18 16 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 25 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 26 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_21, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 33 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln124 = store i7 0, i7 %indvar_flatten" [src/conv1.cpp:124]   --->   Operation 34 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln124 = store i4 0, i4 %bout" [src/conv1.cpp:124]   --->   Operation 35 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln124 = store i4 0, i4 %bh" [src/conv1.cpp:124]   --->   Operation 36 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln124 = br void %BW" [src/conv1.cpp:124]   --->   Operation 37 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/conv1.cpp:124]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln124 = icmp_eq  i7 %indvar_flatten_load, i7 120" [src/conv1.cpp:124]   --->   Operation 39 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln124_2 = add i7 %indvar_flatten_load, i7 1" [src/conv1.cpp:124]   --->   Operation 40 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.inc38, void %EXPORT" [src/conv1.cpp:124]   --->   Operation 41 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bh_load = load i4 %bh" [src/conv1.cpp:125]   --->   Operation 42 'load' 'bh_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:124]   --->   Operation 43 'load' 'bout_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln124 = add i4 %bout_load, i4 1" [src/conv1.cpp:124]   --->   Operation 44 'add' 'add_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln125 = icmp_eq  i4 %bh_load, i4 15" [src/conv1.cpp:125]   --->   Operation 45 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.39ns)   --->   "%select_ln124 = select i1 %icmp_ln125, i4 0, i4 %bh_load" [src/conv1.cpp:124]   --->   Operation 46 'select' 'select_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%select_ln124_1 = select i1 %icmp_ln125, i4 %add_ln124, i4 %bout_load" [src/conv1.cpp:124]   --->   Operation 47 'select' 'select_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i4 %select_ln124_1" [src/conv1.cpp:130]   --->   Operation 48 'zext' 'zext_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i4 %select_ln124_1" [src/conv1.cpp:130]   --->   Operation 49 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln130, i4 0" [src/conv1.cpp:130]   --->   Operation 50 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln130 = sub i7 %tmp_9_cast, i7 %zext_ln130" [src/conv1.cpp:130]   --->   Operation 51 'sub' 'sub_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%trunc_ln124 = trunc i4 %add_ln124" [src/conv1.cpp:124]   --->   Operation 52 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%trunc_ln124_1 = trunc i4 %bout_load" [src/conv1.cpp:124]   --->   Operation 53 'trunc' 'trunc_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%select_ln124_2 = select i1 %icmp_ln125, i3 %trunc_ln124, i3 %trunc_ln124_1" [src/conv1.cpp:124]   --->   Operation 54 'select' 'select_ln124_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%zext_ln124 = zext i3 %select_ln124_2" [src/conv1.cpp:124]   --->   Operation 55 'zext' 'zext_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln124_1 = add i6 %zext_ln124, i6 %out_read" [src/conv1.cpp:124]   --->   Operation 56 'add' 'add_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i6 %add_ln124_1" [src/conv1.cpp:124]   --->   Operation 57 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln124_1" [src/conv1.cpp:124]   --->   Operation 58 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:124]   --->   Operation 59 'load' 'conv1_biases_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i4 %select_ln124" [src/conv1.cpp:130]   --->   Operation 60 'zext' 'zext_ln130_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i7 %sub_ln130, i7 %zext_ln130_3" [src/conv1.cpp:130]   --->   Operation 61 'add' 'add_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%add_ln125 = add i4 %select_ln124, i4 1" [src/conv1.cpp:125]   --->   Operation 62 'add' 'add_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln125 = store i7 %add_ln124_2, i7 %indvar_flatten" [src/conv1.cpp:125]   --->   Operation 63 'store' 'store_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln125 = store i4 %select_ln124_1, i4 %bout" [src/conv1.cpp:125]   --->   Operation 64 'store' 'store_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln125 = store i4 %add_ln125, i4 %bh" [src/conv1.cpp:125]   --->   Operation 65 'store' 'store_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bout_1 = alloca i32 1"   --->   Operation 66 'alloca' 'bout_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_read, i10 0"   --->   Operation 67 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %p_shl"   --->   Operation 68 'zext' 'p_shl_cast' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_read, i2 0"   --->   Operation 69 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %p_shl1"   --->   Operation 70 'zext' 'p_shl1_cast' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.87ns)   --->   "%empty = sub i19 %p_shl_cast, i19 %p_shl1_cast"   --->   Operation 71 'sub' 'empty' <Predicate = (icmp_ln124)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast7 = sext i19 %empty"   --->   Operation 72 'sext' 'p_cast7' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%empty_75 = add i64 %p_cast7, i64 %output_ftmap_read"   --->   Operation 73 'add' 'empty_75' <Predicate = (icmp_ln124)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.78ns)   --->   "%tmp1 = add i7 %out_cast, i7 1"   --->   Operation 74 'add' 'tmp1' <Predicate = (icmp_ln124)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 0, i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 75 'store' 'store_ln137' <Predicate = (icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln137 = br void %ROW" [src/conv1.cpp:137]   --->   Operation 76 'br' 'br_ln137' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:124]   --->   Operation 77 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:124]   --->   Operation 78 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln130, i7 0" [src/conv1.cpp:130]   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.06ns)   --->   "%call_ln124 = call void @export_output_buffer_c1_Pipeline_BW, i32 %bitcast_ln124, i14 %tmp_1, i7 %add_ln130, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:124]   --->   Operation 80 'call' 'call_ln124' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RELU1_BH_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv1.cpp:125]   --->   Operation 83 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln124 = call void @export_output_buffer_c1_Pipeline_BW, i32 %bitcast_ln124, i14 %tmp_1, i7 %add_ln130, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:124]   --->   Operation 84 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln125 = br void %BW" [src/conv1.cpp:125]   --->   Operation 85 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.35>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%bout_2 = load i4 %bout_1"   --->   Operation 86 'load' 'bout_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bout_1_cast = zext i4 %bout_2"   --->   Operation 87 'zext' 'bout_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_76 = trunc i4 %bout_2"   --->   Operation 88 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_76, i4 0"   --->   Operation 89 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.77ns)   --->   "%empty_77 = sub i7 %tmp_12_cast, i7 %bout_1_cast"   --->   Operation 90 'sub' 'empty_77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i4 %bout_2" [src/conv1.cpp:137]   --->   Operation 91 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %bout_2" [src/conv1.cpp:137]   --->   Operation 92 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bout_2, i32 3" [src/conv1.cpp:137]   --->   Operation 93 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp_7, void %ROW.split, void %for.end66" [src/conv1.cpp:137]   --->   Operation 94 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.78ns)   --->   "%empty_78 = add i7 %zext_ln137, i7 %out_cast" [src/conv1.cpp:137]   --->   Operation 95 'add' 'empty_78' <Predicate = (!tmp_7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_78" [src/conv1.cpp:137]   --->   Operation 96 'zext' 'p_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (2.49ns)   --->   "%empty_79 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:137]   --->   Operation 97 'mul' 'empty_79' <Predicate = (!tmp_7)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast10 = zext i25 %empty_79" [src/conv1.cpp:137]   --->   Operation 98 'zext' 'p_cast10' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.08ns)   --->   "%empty_80 = add i64 %p_cast10, i64 %empty_75" [src/conv1.cpp:137]   --->   Operation 99 'add' 'empty_80' <Predicate = (!tmp_7)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_80, i32 2, i32 63" [src/conv1.cpp:139]   --->   Operation 100 'partselect' 'trunc_ln5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i62 %trunc_ln5" [src/conv1.cpp:139]   --->   Operation 101 'sext' 'sext_ln139' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln139" [src/conv1.cpp:139]   --->   Operation 102 'getelementptr' 'output_r_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [src/conv1.cpp:143]   --->   Operation 103 'ret' 'ret_ln143' <Predicate = (tmp_7)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:137]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:137]   --->   Operation 105 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (7.30ns)   --->   "%empty_81 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr, i32 3825" [src/conv1.cpp:139]   --->   Operation 106 'writereq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln139 = br void %for.body50" [src/conv1.cpp:139]   --->   Operation 107 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 7 <SV = 4> <Delay = 4.34>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%bh_1 = phi i4 0, void %ROW.split, i4 %add_ln139, void %for.inc61" [src/conv1.cpp:139]   --->   Operation 108 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%bh_1_cast = zext i4 %bh_1" [src/conv1.cpp:139]   --->   Operation 109 'zext' 'bh_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.77ns)   --->   "%empty_82 = add i7 %empty_77, i7 %bh_1_cast" [src/conv1.cpp:139]   --->   Operation 110 'add' 'empty_82' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.79ns)   --->   "%icmp_ln139 = icmp_eq  i4 %bh_1, i4 15" [src/conv1.cpp:139]   --->   Operation 111 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln139 = add i4 %bh_1, i4 1" [src/conv1.cpp:139]   --->   Operation 112 'add' 'add_ln139' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.body50.split, void %for.inc64" [src/conv1.cpp:139]   --->   Operation 113 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:139]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:139]   --->   Operation 115 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln141 = br void %load-store-loop" [src/conv1.cpp:141]   --->   Operation 116 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.42>
ST_7 : Operation 117 [1/1] (0.77ns)   --->   "%empty_86 = add i7 %tmp1, i7 %zext_ln137" [src/conv1.cpp:137]   --->   Operation 117 'add' 'empty_86' <Predicate = (icmp_ln139)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast3 = zext i7 %empty_86" [src/conv1.cpp:137]   --->   Operation 118 'zext' 'p_cast3' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (2.49ns)   --->   "%empty_87 = mul i25 %p_cast3, i25 260100" [src/conv1.cpp:137]   --->   Operation 119 'mul' 'empty_87' <Predicate = (icmp_ln139)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast11 = zext i25 %empty_87" [src/conv1.cpp:137]   --->   Operation 120 'zext' 'p_cast11' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.08ns)   --->   "%empty_88 = add i64 %p_cast11, i64 %empty_75" [src/conv1.cpp:137]   --->   Operation 121 'add' 'empty_88' <Predicate = (icmp_ln139)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_88, i32 2, i32 63" [src/conv1.cpp:139]   --->   Operation 122 'partselect' 'trunc_ln139_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i62 %trunc_ln139_1" [src/conv1.cpp:139]   --->   Operation 123 'sext' 'sext_ln139_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%output_r_addr_290 = getelementptr i32 %output_r, i64 %sext_ln139_1" [src/conv1.cpp:139]   --->   Operation 124 'getelementptr' 'output_r_addr_290' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%loop_index = phi i8 0, void %for.body50.split, i8 %empty_84, void %load-store-loop.split"   --->   Operation 125 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%empty_83 = trunc i8 %loop_index"   --->   Operation 126 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.76ns)   --->   "%exitcond2 = icmp_eq  i8 %loop_index, i8 255"   --->   Operation 127 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.76ns)   --->   "%empty_84 = add i8 %loop_index, i8 1"   --->   Operation 128 'add' 'empty_84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %for.inc61"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %loop_index, i32 1, i32 7"   --->   Operation 130 'partselect' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_82, i7 %tmp_3" [src/conv1.cpp:139]   --->   Operation 131 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i14 %tmp_4" [src/conv1.cpp:139]   --->   Operation 132 'zext' 'tmp_19_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_19_cast" [src/conv1.cpp:139]   --->   Operation 133 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_19_cast" [src/conv1.cpp:139]   --->   Operation 134 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:139]   --->   Operation 135 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!exitcond2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 136 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:139]   --->   Operation 136 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!exitcond2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body50" [src/conv1.cpp:139]   --->   Operation 137 'br' 'br_ln139' <Predicate = (exitcond2)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.66>
ST_9 : Operation 138 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:139]   --->   Operation 138 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_9 : Operation 139 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:139]   --->   Operation 139 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_9 : Operation 140 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i1 %empty_83" [src/conv1.cpp:139]   --->   Operation 140 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%empty_85 = bitcast i32 %tmp" [src/conv1.cpp:139]   --->   Operation 142 'bitcast' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr, i32 %empty_85, i4 15" [src/conv1.cpp:139]   --->   Operation 143 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 7.30>
ST_11 : Operation 145 [5/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 145 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 146 [1/1] (7.30ns)   --->   "%empty_91 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr_290, i32 3825" [src/conv1.cpp:139]   --->   Operation 146 'writereq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 6> <Delay = 7.30>
ST_12 : Operation 147 [4/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 147 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 7> <Delay = 7.30>
ST_13 : Operation 148 [3/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 148 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 8> <Delay = 7.30>
ST_14 : Operation 149 [2/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 149 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 9> <Delay = 7.30>
ST_15 : Operation 150 [1/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 150 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln137 = or i3 %trunc_ln137, i3 1" [src/conv1.cpp:137]   --->   Operation 151 'or' 'or_ln137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln137_cast = zext i3 %or_ln137" [src/conv1.cpp:137]   --->   Operation 152 'zext' 'or_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %or_ln137, i4 0" [src/conv1.cpp:137]   --->   Operation 153 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.77ns)   --->   "%empty_90 = sub i7 %tmp_2, i7 %or_ln137_cast" [src/conv1.cpp:137]   --->   Operation 154 'sub' 'empty_90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln139 = br void %for.body50.1" [src/conv1.cpp:139]   --->   Operation 155 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 16 <SV = 10> <Delay = 1.22>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%bh_2 = phi i4 %add_ln139_1, void %for.inc61.1, i4 0, void %for.inc64" [src/conv1.cpp:139]   --->   Operation 156 'phi' 'bh_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%bh_2_cast = zext i4 %bh_2" [src/conv1.cpp:139]   --->   Operation 157 'zext' 'bh_2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.77ns)   --->   "%empty_92 = add i7 %empty_90, i7 %bh_2_cast" [src/conv1.cpp:137]   --->   Operation 158 'add' 'empty_92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.79ns)   --->   "%icmp_ln139_1 = icmp_eq  i4 %bh_2, i4 15" [src/conv1.cpp:139]   --->   Operation 159 'icmp' 'icmp_ln139_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.79ns)   --->   "%add_ln139_1 = add i4 %bh_2, i4 1" [src/conv1.cpp:139]   --->   Operation 160 'add' 'add_ln139_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139_1, void %for.body50.1.split, void %for.inc64.1" [src/conv1.cpp:139]   --->   Operation 161 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:139]   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139_1)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:139]   --->   Operation 163 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139_1)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.42ns)   --->   "%br_ln141 = br void %load-store-loop.1" [src/conv1.cpp:141]   --->   Operation 164 'br' 'br_ln141' <Predicate = (!icmp_ln139_1)> <Delay = 0.42>
ST_16 : Operation 165 [1/1] (0.79ns)   --->   "%add_ln137 = add i4 %bout_2, i4 2" [src/conv1.cpp:137]   --->   Operation 165 'add' 'add_ln137' <Predicate = (icmp_ln139_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 %add_ln137, i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 166 'store' 'store_ln137' <Predicate = (icmp_ln139_1)> <Delay = 0.42>

State 17 <SV = 11> <Delay = 1.23>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%loop_index_1 = phi i8 0, void %for.body50.1.split, i8 %empty_94, void %load-store-loop.1.split"   --->   Operation 167 'phi' 'loop_index_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%empty_93 = trunc i8 %loop_index_1"   --->   Operation 168 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.76ns)   --->   "%exitcond224 = icmp_eq  i8 %loop_index_1, i8 255"   --->   Operation 169 'icmp' 'exitcond224' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.76ns)   --->   "%empty_94 = add i8 %loop_index_1, i8 1"   --->   Operation 170 'add' 'empty_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond224, void %load-store-loop.1.split, void %for.inc61.1"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %loop_index_1, i32 1, i32 7"   --->   Operation 172 'partselect' 'tmp_5' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_92, i7 %tmp_5" [src/conv1.cpp:137]   --->   Operation 173 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i14 %tmp_6" [src/conv1.cpp:137]   --->   Operation 174 'zext' 'tmp_22_cast' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_22_cast" [src/conv1.cpp:137]   --->   Operation 175 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_22_cast" [src/conv1.cpp:137]   --->   Operation 176 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 177 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:137]   --->   Operation 177 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!exitcond224)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_17 : Operation 178 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:137]   --->   Operation 178 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!exitcond224)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body50.1" [src/conv1.cpp:139]   --->   Operation 179 'br' 'br_ln139' <Predicate = (exitcond224)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 1.66>
ST_18 : Operation 180 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:137]   --->   Operation 180 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_18 : Operation 181 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:137]   --->   Operation 181 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_18 : Operation 182 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17, i1 %empty_93" [src/conv1.cpp:137]   --->   Operation 182 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 7.30>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%empty_95 = bitcast i32 %tmp_s" [src/conv1.cpp:137]   --->   Operation 184 'bitcast' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr_290, i32 %empty_95, i4 15" [src/conv1.cpp:139]   --->   Operation 185 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 7.30>
ST_20 : Operation 187 [5/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 187 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 12> <Delay = 7.30>
ST_21 : Operation 188 [4/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 188 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 13> <Delay = 7.30>
ST_22 : Operation 189 [3/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 189 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 14> <Delay = 7.30>
ST_23 : Operation 190 [2/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 190 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 15> <Delay = 7.30>
ST_24 : Operation 191 [1/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 191 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln137 = br void %ROW" [src/conv1.cpp:137]   --->   Operation 192 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bh                                                        (alloca           ) [ 0111100000000000000000000]
bout                                                      (alloca           ) [ 0111100000000000000000000]
indvar_flatten                                            (alloca           ) [ 0111100000000000000000000]
h_read                                                    (read             ) [ 0011100000000000000000000]
out_read                                                  (read             ) [ 0011100000000000000000000]
output_ftmap_read                                         (read             ) [ 0011100000000000000000000]
specinterface_ln0                                         (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0                                         (specinterface    ) [ 0000000000000000000000000]
out_cast                                                  (zext             ) [ 0011111111111111111111111]
store_ln124                                               (store            ) [ 0000000000000000000000000]
store_ln124                                               (store            ) [ 0000000000000000000000000]
store_ln124                                               (store            ) [ 0000000000000000000000000]
br_ln124                                                  (br               ) [ 0000000000000000000000000]
indvar_flatten_load                                       (load             ) [ 0000000000000000000000000]
icmp_ln124                                                (icmp             ) [ 0011100000000000000000000]
add_ln124_2                                               (add              ) [ 0000000000000000000000000]
br_ln124                                                  (br               ) [ 0000000000000000000000000]
bh_load                                                   (load             ) [ 0000000000000000000000000]
bout_load                                                 (load             ) [ 0000000000000000000000000]
add_ln124                                                 (add              ) [ 0000000000000000000000000]
icmp_ln125                                                (icmp             ) [ 0000000000000000000000000]
select_ln124                                              (select           ) [ 0000000000000000000000000]
select_ln124_1                                            (select           ) [ 0000000000000000000000000]
zext_ln130                                                (zext             ) [ 0000000000000000000000000]
trunc_ln130                                               (trunc            ) [ 0000000000000000000000000]
tmp_9_cast                                                (bitconcatenate   ) [ 0000000000000000000000000]
sub_ln130                                                 (sub              ) [ 0000000000000000000000000]
trunc_ln124                                               (trunc            ) [ 0000000000000000000000000]
trunc_ln124_1                                             (trunc            ) [ 0000000000000000000000000]
select_ln124_2                                            (select           ) [ 0000000000000000000000000]
zext_ln124                                                (zext             ) [ 0000000000000000000000000]
add_ln124_1                                               (add              ) [ 0000000000000000000000000]
zext_ln124_1                                              (zext             ) [ 0000000000000000000000000]
conv1_biases_addr                                         (getelementptr    ) [ 0001000000000000000000000]
zext_ln130_3                                              (zext             ) [ 0000000000000000000000000]
add_ln130                                                 (add              ) [ 0001100000000000000000000]
add_ln125                                                 (add              ) [ 0000000000000000000000000]
store_ln125                                               (store            ) [ 0000000000000000000000000]
store_ln125                                               (store            ) [ 0000000000000000000000000]
store_ln125                                               (store            ) [ 0000000000000000000000000]
bout_1                                                    (alloca           ) [ 0011111111111111111111111]
p_shl                                                     (bitconcatenate   ) [ 0000000000000000000000000]
p_shl_cast                                                (zext             ) [ 0000000000000000000000000]
p_shl1                                                    (bitconcatenate   ) [ 0000000000000000000000000]
p_shl1_cast                                               (zext             ) [ 0000000000000000000000000]
empty                                                     (sub              ) [ 0000000000000000000000000]
p_cast7                                                   (sext             ) [ 0000000000000000000000000]
empty_75                                                  (add              ) [ 0000011111111111111111111]
tmp1                                                      (add              ) [ 0000011111111111111111111]
store_ln137                                               (store            ) [ 0000000000000000000000000]
br_ln137                                                  (br               ) [ 0000000000000000000000000]
conv1_biases_load                                         (load             ) [ 0000000000000000000000000]
bitcast_ln124                                             (bitcast          ) [ 0000100000000000000000000]
tmp_1                                                     (bitconcatenate   ) [ 0000100000000000000000000]
specloopname_ln0                                          (specloopname     ) [ 0000000000000000000000000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln125                                        (specloopname     ) [ 0000000000000000000000000]
call_ln124                                                (call             ) [ 0000000000000000000000000]
br_ln125                                                  (br               ) [ 0000000000000000000000000]
bout_2                                                    (load             ) [ 0000001111111111111100000]
bout_1_cast                                               (zext             ) [ 0000000000000000000000000]
empty_76                                                  (trunc            ) [ 0000000000000000000000000]
tmp_12_cast                                               (bitconcatenate   ) [ 0000000000000000000000000]
empty_77                                                  (sub              ) [ 0000001111100000000000000]
trunc_ln137                                               (trunc            ) [ 0000001111111111000000000]
zext_ln137                                                (zext             ) [ 0000001111100000000000000]
tmp_7                                                     (bitselect        ) [ 0000011111111111111111111]
br_ln137                                                  (br               ) [ 0000000000000000000000000]
empty_78                                                  (add              ) [ 0000000000000000000000000]
p_cast                                                    (zext             ) [ 0000000000000000000000000]
empty_79                                                  (mul              ) [ 0000000000000000000000000]
p_cast10                                                  (zext             ) [ 0000000000000000000000000]
empty_80                                                  (add              ) [ 0000000000000000000000000]
trunc_ln5                                                 (partselect       ) [ 0000000000000000000000000]
sext_ln139                                                (sext             ) [ 0000000000000000000000000]
output_r_addr                                             (getelementptr    ) [ 0000001111111111000000000]
ret_ln143                                                 (ret              ) [ 0000000000000000000000000]
speclooptripcount_ln137                                   (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln137                                        (specloopname     ) [ 0000000000000000000000000]
empty_81                                                  (writereq         ) [ 0000000000000000000000000]
br_ln139                                                  (br               ) [ 0000011111111111111111111]
bh_1                                                      (phi              ) [ 0000000100000000000000000]
bh_1_cast                                                 (zext             ) [ 0000000000000000000000000]
empty_82                                                  (add              ) [ 0000000011100000000000000]
icmp_ln139                                                (icmp             ) [ 0000011111111111111111111]
add_ln139                                                 (add              ) [ 0000011111111111111111111]
br_ln139                                                  (br               ) [ 0000000000000000000000000]
speclooptripcount_ln139                                   (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln139                                        (specloopname     ) [ 0000000000000000000000000]
br_ln141                                                  (br               ) [ 0000011111111111111111111]
empty_86                                                  (add              ) [ 0000000000000000000000000]
p_cast3                                                   (zext             ) [ 0000000000000000000000000]
empty_87                                                  (mul              ) [ 0000000000000000000000000]
p_cast11                                                  (zext             ) [ 0000000000000000000000000]
empty_88                                                  (add              ) [ 0000000000000000000000000]
trunc_ln139_1                                             (partselect       ) [ 0000000000000000000000000]
sext_ln139_1                                              (sext             ) [ 0000000000000000000000000]
output_r_addr_290                                         (getelementptr    ) [ 0000000000011111111111111]
loop_index                                                (phi              ) [ 0000000010000000000000000]
empty_83                                                  (trunc            ) [ 0000000001000000000000000]
exitcond2                                                 (icmp             ) [ 0000011111111111111111111]
empty_84                                                  (add              ) [ 0000011111111111111111111]
br_ln0                                                    (br               ) [ 0000000000000000000000000]
tmp_3                                                     (partselect       ) [ 0000000000000000000000000]
tmp_4                                                     (bitconcatenate   ) [ 0000000000000000000000000]
tmp_19_cast                                               (zext             ) [ 0000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 (getelementptr    ) [ 0000000001000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 (getelementptr    ) [ 0000000001000000000000000]
br_ln139                                                  (br               ) [ 0000011111111111111111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 (load             ) [ 0000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 (load             ) [ 0000000000000000000000000]
tmp                                                       (mux              ) [ 0000000000100000000000000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000000000000000000000000]
empty_85                                                  (bitcast          ) [ 0000000000000000000000000]
write_ln139                                               (write            ) [ 0000000000000000000000000]
br_ln0                                                    (br               ) [ 0000011111111111111111111]
empty_91                                                  (writereq         ) [ 0000000000000000000000000]
empty_89                                                  (writeresp        ) [ 0000000000000000000000000]
or_ln137                                                  (or               ) [ 0000000000000000000000000]
or_ln137_cast                                             (zext             ) [ 0000000000000000000000000]
tmp_2                                                     (bitconcatenate   ) [ 0000000000000000000000000]
empty_90                                                  (sub              ) [ 0000000000000000111100000]
br_ln139                                                  (br               ) [ 0000011111111111111111111]
bh_2                                                      (phi              ) [ 0000000000000000100000000]
bh_2_cast                                                 (zext             ) [ 0000000000000000000000000]
empty_92                                                  (add              ) [ 0000000000000000011100000]
icmp_ln139_1                                              (icmp             ) [ 0000011111111111111111111]
add_ln139_1                                               (add              ) [ 0000011111111111111111111]
br_ln139                                                  (br               ) [ 0000000000000000000000000]
speclooptripcount_ln139                                   (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln139                                        (specloopname     ) [ 0000000000000000000000000]
br_ln141                                                  (br               ) [ 0000011111111111111111111]
add_ln137                                                 (add              ) [ 0000000000000000000000000]
store_ln137                                               (store            ) [ 0000000000000000000000000]
loop_index_1                                              (phi              ) [ 0000000000000000010000000]
empty_93                                                  (trunc            ) [ 0000000000000000001000000]
exitcond224                                               (icmp             ) [ 0000011111111111111111111]
empty_94                                                  (add              ) [ 0000011111111111111111111]
br_ln0                                                    (br               ) [ 0000000000000000000000000]
tmp_5                                                     (partselect       ) [ 0000000000000000000000000]
tmp_6                                                     (bitconcatenate   ) [ 0000000000000000000000000]
tmp_22_cast                                               (zext             ) [ 0000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 (getelementptr    ) [ 0000000000000000001000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 (getelementptr    ) [ 0000000000000000001000000]
br_ln139                                                  (br               ) [ 0000011111111111111111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 (load             ) [ 0000000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 (load             ) [ 0000000000000000000000000]
tmp_s                                                     (mux              ) [ 0000000000000000000100000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000000000000000000000000]
empty_95                                                  (bitcast          ) [ 0000000000000000000000000]
write_ln139                                               (write            ) [ 0000000000000000000000000]
br_ln0                                                    (br               ) [ 0000011111111111111111111]
empty_96                                                  (writeresp        ) [ 0000000000000000000000000]
br_ln137                                                  (br               ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RELU1_BH_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="bh_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bh/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bout_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bout_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="h_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="output_ftmap_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_writeresp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="13" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_81/6 empty_89/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln139_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="5"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="1" slack="0"/>
<pin id="172" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_91/11 empty_96/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln139_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="9"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="1" slack="0"/>
<pin id="188" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/19 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv1_biases_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="14" slack="0"/>
<pin id="209" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="14" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12/8 conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16/17 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13/8 conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17/17 "/>
</bind>
</comp>

<comp id="231" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="14" slack="0"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14/17 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15/17 "/>
</bind>
</comp>

<comp id="247" class="1005" name="bh_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="bh_1_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="loop_index_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="loop_index_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/8 "/>
</bind>
</comp>

<comp id="269" class="1005" name="bh_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh_2 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="bh_2_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_2/16 "/>
</bind>
</comp>

<comp id="280" class="1005" name="loop_index_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_1 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="loop_index_1_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_1/17 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="14" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="1"/>
<pin id="296" dir="0" index="4" bw="32" slack="0"/>
<pin id="297" dir="0" index="5" bw="32" slack="0"/>
<pin id="298" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln124/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="out_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln124_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln124_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln124_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="indvar_flatten_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln124_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln124_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bh_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bh_load/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bout_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln124_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln125_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln124_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln124_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln130_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln130_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_9_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln130_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln124_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln124_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln124_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="0" index="2" bw="3" slack="0"/>
<pin id="404" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_2/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln124_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln124_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="6" slack="1"/>
<pin id="415" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln124_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln130_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_3/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln130_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln125_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln125_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="1"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln125_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="1"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln125_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="1"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="18" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="18" slack="0"/>
<pin id="462" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_shl1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="1"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_shl1_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="empty_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="0"/>
<pin id="477" dir="0" index="1" bw="10" slack="0"/>
<pin id="478" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_cast7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="19" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_75_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="19" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="1"/>
<pin id="488" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_75/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln137_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="bitcast_ln124_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="1"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="bout_2_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_2/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="bout_1_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bout_1_cast/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="empty_76_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_12_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="empty_77_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_77/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln137_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln137_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_7_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="0" index="2" bw="3" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="empty_78_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="2"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_79_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="19" slack="0"/>
<pin id="566" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_79/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_cast10_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="25" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="empty_80_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="25" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="1"/>
<pin id="576" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="trunc_ln5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="62" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="0" index="3" bw="7" slack="0"/>
<pin id="583" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln139_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="62" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="output_r_addr_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="62" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="bh_1_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bh_1_cast/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="empty_82_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="2"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_82/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="icmp_ln139_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln139_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="empty_86_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="3"/>
<pin id="621" dir="0" index="1" bw="4" slack="2"/>
<pin id="622" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_86/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_cast3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="empty_87_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="19" slack="0"/>
<pin id="630" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_87/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_cast11_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="25" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast11/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="empty_88_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="25" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="3"/>
<pin id="640" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_88/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln139_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="62" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="0" index="2" bw="3" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln139_1/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln139_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="62" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="output_r_addr_290_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="62" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_290/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="empty_83_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_83/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="exitcond2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="empty_84_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_84/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="0" index="3" bw="4" slack="0"/>
<pin id="683" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="14" slack="0"/>
<pin id="690" dir="0" index="1" bw="7" slack="1"/>
<pin id="691" dir="0" index="2" bw="7" slack="0"/>
<pin id="692" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_19_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="32" slack="0"/>
<pin id="705" dir="0" index="3" bw="1" slack="1"/>
<pin id="706" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="710" class="1004" name="empty_85_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_85/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln137_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="7"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_ln137_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln137_cast/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="0" index="1" bw="3" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="empty_90_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_90/15 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bh_2_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bh_2_cast/16 "/>
</bind>
</comp>

<comp id="741" class="1004" name="empty_92_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="1"/>
<pin id="743" dir="0" index="1" bw="4" slack="0"/>
<pin id="744" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_92/16 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln139_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139_1/16 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln139_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln137_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="760" dir="0" index="1" bw="3" slack="0"/>
<pin id="761" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/16 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln137_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="0"/>
<pin id="765" dir="0" index="1" bw="4" slack="9"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/16 "/>
</bind>
</comp>

<comp id="768" class="1004" name="empty_93_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/17 "/>
</bind>
</comp>

<comp id="772" class="1004" name="exitcond224_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond224/17 "/>
</bind>
</comp>

<comp id="778" class="1004" name="empty_94_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_94/17 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="0" index="3" bw="4" slack="0"/>
<pin id="789" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_6_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="0"/>
<pin id="796" dir="0" index="1" bw="7" slack="1"/>
<pin id="797" dir="0" index="2" bw="7" slack="0"/>
<pin id="798" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_22_cast_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/17 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_s_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="0" index="2" bw="32" slack="0"/>
<pin id="811" dir="0" index="3" bw="1" slack="1"/>
<pin id="812" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="816" class="1004" name="empty_95_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_95/19 "/>
</bind>
</comp>

<comp id="820" class="1005" name="bh_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="827" class="1005" name="bout_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="0"/>
<pin id="829" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="834" class="1005" name="indvar_flatten_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="841" class="1005" name="h_read_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="1"/>
<pin id="843" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="out_read_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="output_ftmap_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="out_cast_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="1"/>
<pin id="859" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_cast "/>
</bind>
</comp>

<comp id="866" class="1005" name="conv1_biases_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="6" slack="1"/>
<pin id="868" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln130_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="1"/>
<pin id="873" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="877" class="1005" name="bout_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="0"/>
<pin id="879" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="empty_75_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="3"/>
<pin id="892" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="bitcast_ln124_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln124 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="14" slack="1"/>
<pin id="902" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="empty_77_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="2"/>
<pin id="910" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="913" class="1005" name="trunc_ln137_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="7"/>
<pin id="915" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln137 "/>
</bind>
</comp>

<comp id="918" class="1005" name="zext_ln137_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="7" slack="2"/>
<pin id="920" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="926" class="1005" name="output_r_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="empty_82_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="1"/>
<pin id="934" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln139_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="0"/>
<pin id="942" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="945" class="1005" name="output_r_addr_290_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_290 "/>
</bind>
</comp>

<comp id="951" class="1005" name="empty_83_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="959" class="1005" name="empty_84_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_84 "/>
</bind>
</comp>

<comp id="964" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="14" slack="1"/>
<pin id="966" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 "/>
</bind>
</comp>

<comp id="969" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="14" slack="1"/>
<pin id="971" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="979" class="1005" name="empty_90_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="7" slack="1"/>
<pin id="981" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_90 "/>
</bind>
</comp>

<comp id="984" class="1005" name="empty_92_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="7" slack="1"/>
<pin id="986" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_92 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln139_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="0"/>
<pin id="994" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln139_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="empty_93_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_93 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="empty_94_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_94 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="14" slack="1"/>
<pin id="1012" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="14" slack="1"/>
<pin id="1017" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_s_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="96" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="175"><net_src comp="120" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="98" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="191"><net_src comp="120" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="205" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="212" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="231" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="246"><net_src comp="238" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="104" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="104" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="291" pin=5"/></net>

<net id="305"><net_src comp="148" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="336" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="336" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="348" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="342" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="339" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="362" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="370" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="342" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="339" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="348" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="392" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="425"><net_src comp="354" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="386" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="354" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="330" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="362" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="432" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="60" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="460" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="44" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="199" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="42" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="512"><net_src comp="505" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="516" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="513" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="513" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="80" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="513" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="82" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="542" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="86" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="578" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="0" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="251" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="251" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="52" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="251" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="626"><net_src comp="619" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="84" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="88" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="90" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="0" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="262" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="262" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="106" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="262" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="108" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="110" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="262" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="14" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="112" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="678" pin="4"/><net_sink comp="688" pin=2"/></net>

<net id="698"><net_src comp="688" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="707"><net_src comp="114" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="219" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="225" pin="3"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="718"><net_src comp="122" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="54" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="714" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="44" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="723" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="719" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="273" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="273" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="273" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="50" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="124" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="284" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="284" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="106" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="284" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="108" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="110" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="284" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="14" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="112" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="784" pin="4"/><net_sink comp="794" pin=2"/></net>

<net id="804"><net_src comp="794" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="813"><net_src comp="114" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="219" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="225" pin="3"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="816" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="823"><net_src comp="126" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="830"><net_src comp="130" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="837"><net_src comp="134" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="844"><net_src comp="142" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="850"><net_src comp="148" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="855"><net_src comp="154" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="860"><net_src comp="302" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="869"><net_src comp="192" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="874"><net_src comp="426" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="291" pin=3"/></net>

<net id="880"><net_src comp="138" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="887"><net_src comp="485" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="893"><net_src comp="490" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="898"><net_src comp="500" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="903"><net_src comp="505" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="911"><net_src comp="532" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="916"><net_src comp="538" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="921"><net_src comp="542" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="929"><net_src comp="592" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="935"><net_src comp="602" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="943"><net_src comp="613" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="948"><net_src comp="656" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="954"><net_src comp="662" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="701" pin=3"/></net>

<net id="962"><net_src comp="672" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="967"><net_src comp="205" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="972"><net_src comp="212" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="977"><net_src comp="701" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="982"><net_src comp="731" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="987"><net_src comp="741" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="995"><net_src comp="752" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1000"><net_src comp="768" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="807" pin=3"/></net>

<net id="1008"><net_src comp="778" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1013"><net_src comp="231" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1018"><net_src comp="238" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1023"><net_src comp="807" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="816" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 10 11 12 13 14 15 19 20 21 22 23 24 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {3 4 }
 - Input state : 
	Port: export_output_buffer_c1 : output_ftmap | {1 }
	Port: export_output_buffer_c1 : conv1_biases | {2 3 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {1 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {3 4 8 9 17 18 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {3 4 8 9 17 18 }
  - Chain level:
	State 1
		store_ln124 : 1
		store_ln124 : 1
		store_ln124 : 1
	State 2
		icmp_ln124 : 1
		add_ln124_2 : 1
		br_ln124 : 2
		add_ln124 : 1
		icmp_ln125 : 1
		select_ln124 : 2
		select_ln124_1 : 2
		zext_ln130 : 3
		trunc_ln130 : 3
		tmp_9_cast : 4
		sub_ln130 : 5
		trunc_ln124 : 2
		trunc_ln124_1 : 1
		select_ln124_2 : 3
		zext_ln124 : 4
		add_ln124_1 : 5
		zext_ln124_1 : 6
		conv1_biases_addr : 7
		conv1_biases_load : 8
		zext_ln130_3 : 3
		add_ln130 : 6
		add_ln125 : 3
		store_ln125 : 2
		store_ln125 : 3
		store_ln125 : 4
		p_shl_cast : 1
		p_shl1_cast : 1
		empty : 2
		p_cast7 : 3
		empty_75 : 4
		store_ln137 : 1
	State 3
		bitcast_ln124 : 1
		call_ln124 : 2
	State 4
	State 5
		bout_1_cast : 1
		empty_76 : 1
		tmp_12_cast : 2
		empty_77 : 3
		trunc_ln137 : 1
		zext_ln137 : 1
		tmp_7 : 1
		br_ln137 : 2
		empty_78 : 2
		p_cast : 3
		empty_79 : 4
		p_cast10 : 5
		empty_80 : 6
		trunc_ln5 : 7
		sext_ln139 : 8
		output_r_addr : 9
	State 6
	State 7
		bh_1_cast : 1
		empty_82 : 2
		icmp_ln139 : 1
		add_ln139 : 1
		br_ln139 : 2
		p_cast3 : 1
		empty_87 : 2
		p_cast11 : 3
		empty_88 : 4
		trunc_ln139_1 : 5
		sext_ln139_1 : 6
		output_r_addr_290 : 7
	State 8
		empty_83 : 1
		exitcond2 : 1
		empty_84 : 1
		br_ln0 : 2
		tmp_3 : 1
		tmp_4 : 2
		tmp_19_cast : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 : 5
	State 9
		tmp : 1
	State 10
		write_ln139 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
		empty_90 : 1
	State 16
		bh_2_cast : 1
		empty_92 : 2
		icmp_ln139_1 : 1
		add_ln139_1 : 1
		br_ln139 : 2
		store_ln137 : 1
	State 17
		empty_93 : 1
		exitcond224 : 1
		empty_94 : 1
		br_ln0 : 2
		tmp_5 : 1
		tmp_6 : 2
		tmp_22_cast : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 : 5
	State 18
		tmp_s : 1
	State 19
		write_ln139 : 1
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_export_output_buffer_c1_Pipeline_BW_fu_291 |    4    |  3.416  |   873   |   892   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               add_ln124_2_fu_330               |    0    |    0    |    0    |    14   |
|          |                add_ln124_fu_342                |    0    |    0    |    0    |    12   |
|          |               add_ln124_1_fu_412               |    0    |    0    |    0    |    13   |
|          |                add_ln130_fu_426                |    0    |    0    |    0    |    16   |
|          |                add_ln125_fu_432                |    0    |    0    |    0    |    12   |
|          |                 empty_75_fu_485                |    0    |    0    |    0    |    71   |
|          |                   tmp1_fu_490                  |    0    |    0    |    0    |    13   |
|          |                 empty_78_fu_554                |    0    |    0    |    0    |    13   |
|    add   |                 empty_80_fu_573                |    0    |    0    |    0    |    71   |
|          |                 empty_82_fu_602                |    0    |    0    |    0    |    14   |
|          |                add_ln139_fu_613                |    0    |    0    |    0    |    12   |
|          |                 empty_86_fu_619                |    0    |    0    |    0    |    14   |
|          |                 empty_88_fu_637                |    0    |    0    |    0    |    71   |
|          |                 empty_84_fu_672                |    0    |    0    |    0    |    15   |
|          |                 empty_92_fu_741                |    0    |    0    |    0    |    14   |
|          |               add_ln139_1_fu_752               |    0    |    0    |    0    |    12   |
|          |                add_ln137_fu_758                |    0    |    0    |    0    |    12   |
|          |                 empty_94_fu_778                |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln124_fu_324               |    0    |    0    |    0    |    14   |
|          |                icmp_ln125_fu_348               |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln139_fu_607               |    0    |    0    |    0    |    12   |
|          |                exitcond2_fu_666                |    0    |    0    |    0    |    15   |
|          |               icmp_ln139_1_fu_746              |    0    |    0    |    0    |    12   |
|          |               exitcond224_fu_772               |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                sub_ln130_fu_386                |    0    |    0    |    0    |    16   |
|    sub   |                  empty_fu_475                  |    0    |    0    |    0    |    25   |
|          |                 empty_77_fu_532                |    0    |    0    |    0    |    14   |
|          |                 empty_90_fu_731                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mux   |                   tmp_fu_701                   |    0    |    0    |    0    |    9    |
|          |                  tmp_s_fu_807                  |    0    |    0    |    0    |    9    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                 empty_79_fu_563                |    1    |    0    |    0    |    6    |
|          |                 empty_87_fu_627                |    1    |    0    |    0    |    6    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               select_ln124_fu_354              |    0    |    0    |    0    |    4    |
|  select  |              select_ln124_1_fu_362             |    0    |    0    |    0    |    4    |
|          |              select_ln124_2_fu_400             |    0    |    0    |    0    |    3    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               h_read_read_fu_142               |    0    |    0    |    0    |    0    |
|   read   |              out_read_read_fu_148              |    0    |    0    |    0    |    0    |
|          |          output_ftmap_read_read_fu_154         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| writeresp|              grp_writeresp_fu_160              |    0    |    0    |    0    |    0    |
|          |              grp_writeresp_fu_176              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln139_write_fu_167            |    0    |    0    |    0    |    0    |
|          |            write_ln139_write_fu_183            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 out_cast_fu_302                |    0    |    0    |    0    |    0    |
|          |                zext_ln130_fu_370               |    0    |    0    |    0    |    0    |
|          |                zext_ln124_fu_408               |    0    |    0    |    0    |    0    |
|          |               zext_ln124_1_fu_417              |    0    |    0    |    0    |    0    |
|          |               zext_ln130_3_fu_422              |    0    |    0    |    0    |    0    |
|          |                p_shl_cast_fu_460               |    0    |    0    |    0    |    0    |
|          |               p_shl1_cast_fu_471               |    0    |    0    |    0    |    0    |
|          |               bout_1_cast_fu_516               |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln137_fu_542               |    0    |    0    |    0    |    0    |
|          |                  p_cast_fu_559                 |    0    |    0    |    0    |    0    |
|          |                 p_cast10_fu_569                |    0    |    0    |    0    |    0    |
|          |                bh_1_cast_fu_598                |    0    |    0    |    0    |    0    |
|          |                 p_cast3_fu_623                 |    0    |    0    |    0    |    0    |
|          |                 p_cast11_fu_633                |    0    |    0    |    0    |    0    |
|          |               tmp_19_cast_fu_695               |    0    |    0    |    0    |    0    |
|          |              or_ln137_cast_fu_719              |    0    |    0    |    0    |    0    |
|          |                bh_2_cast_fu_737                |    0    |    0    |    0    |    0    |
|          |               tmp_22_cast_fu_801               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln130_fu_374               |    0    |    0    |    0    |    0    |
|          |               trunc_ln124_fu_392               |    0    |    0    |    0    |    0    |
|          |              trunc_ln124_1_fu_396              |    0    |    0    |    0    |    0    |
|   trunc  |                 empty_76_fu_520                |    0    |    0    |    0    |    0    |
|          |               trunc_ln137_fu_538               |    0    |    0    |    0    |    0    |
|          |                 empty_83_fu_662                |    0    |    0    |    0    |    0    |
|          |                 empty_93_fu_768                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                tmp_9_cast_fu_378               |    0    |    0    |    0    |    0    |
|          |                  p_shl_fu_453                  |    0    |    0    |    0    |    0    |
|          |                  p_shl1_fu_464                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                  tmp_1_fu_505                  |    0    |    0    |    0    |    0    |
|          |               tmp_12_cast_fu_524               |    0    |    0    |    0    |    0    |
|          |                  tmp_4_fu_688                  |    0    |    0    |    0    |    0    |
|          |                  tmp_2_fu_723                  |    0    |    0    |    0    |    0    |
|          |                  tmp_6_fu_794                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 p_cast7_fu_481                 |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln139_fu_588               |    0    |    0    |    0    |    0    |
|          |               sext_ln139_1_fu_652              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_7_fu_546                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln5_fu_578                |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln139_1_fu_642              |    0    |    0    |    0    |    0    |
|          |                  tmp_3_fu_678                  |    0    |    0    |    0    |    0    |
|          |                  tmp_5_fu_784                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln137_fu_714                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    6    |  3.416  |   873   |   1496  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------+--------+
|                                                                  |   FF   |
+------------------------------------------------------------------+--------+
|                         add_ln130_reg_871                        |    7   |
|                        add_ln139_1_reg_992                       |    4   |
|                         add_ln139_reg_940                        |    4   |
|                           bh_1_reg_247                           |    4   |
|                           bh_2_reg_269                           |    4   |
|                            bh_reg_820                            |    4   |
|                       bitcast_ln124_reg_895                      |   32   |
|                          bout_1_reg_877                          |    4   |
|                           bout_reg_827                           |    4   |
|                     conv1_biases_addr_reg_866                    |    6   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_reg_964|   14   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_reg_969|   14   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14_reg_1010|   14   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15_reg_1015|   14   |
|                         empty_75_reg_884                         |   64   |
|                         empty_77_reg_908                         |    7   |
|                         empty_82_reg_932                         |    7   |
|                         empty_83_reg_951                         |    1   |
|                         empty_84_reg_959                         |    8   |
|                         empty_90_reg_979                         |    7   |
|                         empty_92_reg_984                         |    7   |
|                         empty_93_reg_997                         |    1   |
|                         empty_94_reg_1005                        |    8   |
|                          h_read_reg_841                          |    8   |
|                      indvar_flatten_reg_834                      |    7   |
|                       loop_index_1_reg_280                       |    8   |
|                        loop_index_reg_258                        |    8   |
|                         out_cast_reg_857                         |    7   |
|                         out_read_reg_847                         |    6   |
|                     output_ftmap_read_reg_852                    |   64   |
|                     output_r_addr_290_reg_945                    |   32   |
|                       output_r_addr_reg_926                      |   32   |
|                           tmp1_reg_890                           |    7   |
|                           tmp_1_reg_900                          |   14   |
|                            tmp_reg_974                           |   32   |
|                          tmp_s_reg_1020                          |   32   |
|                        trunc_ln137_reg_913                       |    3   |
|                        zext_ln137_reg_918                        |    7   |
+------------------------------------------------------------------+--------+
|                               Total                              |   506  |
+------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
|              grp_writeresp_fu_160              |  p0  |   2  |   1  |    2   |
|              grp_writeresp_fu_176              |  p0  |   2  |   1  |    2   |
|                grp_access_fu_199               |  p0  |   2  |   6  |   12   ||    9    |
|                grp_access_fu_219               |  p0  |   4  |  14  |   56   ||    20   |
|                grp_access_fu_225               |  p0  |   4  |  14  |   56   ||    20   |
| grp_export_output_buffer_c1_Pipeline_BW_fu_291 |  p1  |   2  |  32  |   64   ||    9    |
| grp_export_output_buffer_c1_Pipeline_BW_fu_291 |  p2  |   2  |  14  |   28   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   220  ||  3.185  ||    67   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    3   |   873  |  1496  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   67   |
|  Register |    -   |    -   |   506  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |  1379  |  1563  |
+-----------+--------+--------+--------+--------+
