 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  5-29-2025,  8:59PM
Device Used: XC95144-7-PQ160
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
95 /144 ( 66%) 455 /720  ( 63%) 215/288 ( 75%)   85 /144 ( 59%) 100/133 ( 75%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          15/18       29/36       29          74/90      11/17
FB2           9/18       24/36       24          75/90       9/17
FB3          10/18       27/36       27          75/90      10/17
FB4          15/18       26/36       26          52/90      13/17
FB5          13/18       26/36       26          45/90      13/17
FB6          12/18       21/36       21          48/90      12/16
FB7          10/18       31/36       31          46/90      10/16
FB8          11/18       31/36       31          40/90      11/16
             -----       -----                   -----       -----     
             95/144     215/288                 455/720     89/133

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
The complement of 'rst_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    98     125
Output        :   28          28    |  GCK/IO           :     1       3
Bidirectional :   61          61    |  GTS/IO           :     0       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total    100         100

** Power Data **

There are 95 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 89 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
dn3<2>              10    11    FB1_2   18   I/O     I/O     STD  FAST RESET
dn2<0>              9     10    FB1_3   19   I/O     O       STD  FAST RESET
dn2<1>              9     10    FB1_4   27   I/O     O       STD  FAST RESET
dn1<1>              8     9     FB1_6   22   I/O     I/O     STD  FAST RESET
fifo_num<0>         3     5     FB1_8   23   I/O     O       STD  FAST 
fifo_num<1>         3     5     FB1_9   24   I/O     O       STD  FAST 
num2<0>             3     7     FB1_10  34   I/O     O       STD  FAST RESET
num2<1>             3     7     FB1_11  26   I/O     O       STD  FAST RESET
fifo_re             2     5     FB1_12  28   I/O     O       STD  FAST RESET
fifo_emp            1     2     FB1_13  38   I/O     O       STD  FAST 
dn3<1>              10    11    FB1_16  39   I/O     I/O     STD  FAST RESET
dn3<3>              10    11    FB2_1   158  I/O     I/O     STD  FAST RESET
dt3<0>              10    11    FB2_3   3    I/O     I/O     STD  FAST RESET
dt3<1>              10    11    FB2_4   5    I/O     I/O     STD  FAST RESET
dn2<3>              9     10    FB2_7   7    I/O     I/O     STD  FAST RESET
dt2<1>              9     10    FB2_10  9    I/O     I/O     STD  FAST RESET
dn1<3>              8     9     FB2_11  11   I/O     I/O     STD  FAST RESET
dt1<0>              8     9     FB2_13  14   I/O     I/O     STD  FAST RESET
ld3                 2     5     FB2_14  13   I/O     I/O     STD  FAST RESET
dt2<0>              9     10    FB2_15  15   I/O     I/O     STD  FAST RESET
fifo_tim<2>         3     5     FB3_3   45   I/O     O       STD  FAST 
dt3<3>              10    11    FB3_4   48   I/O     I/O     STD  FAST RESET
ld2                 2     4     FB3_5   36   I/O     I/O     STD  FAST RESET
dn2<2>              9     10    FB3_7   50   I/O     I/O     STD  FAST RESET
dt2<2>              9     10    FB3_9   44   I/O     I/O     STD  FAST RESET
dn1<2>              8     9     FB3_11  47   I/O     I/O     STD  FAST RESET
dt1<1>              8     9     FB3_13  53   I/O     I/O     STD  FAST RESET
dt1<2>              8     9     FB3_15  56   I/O     I/O     STD  FAST RESET
dt1<3>              8     9     FB3_16  55   I/O     I/O     STD  FAST RESET
dt3<2>              10    11    FB3_17  57   I/O     I/O     STD  FAST RESET
clk1<0>             4     7     FB4_1   132  I/O     O       STD  FAST RESET
clk1<2>             4     7     FB4_2   140  I/O     I/O     STD  FAST RESET
qdbg<0>             4     7     FB4_3   147  I/O     I/O     STD  FAST RESET
qdbg<10>            4     7     FB4_4   149  I/O     I/O     STD  FAST RESET
qdbg<16>            4     7     FB4_5   142  I/O     I/O     STD  FAST RESET
qdbg<18>            4     7     FB4_7   150  I/O     I/O     STD  FAST RESET
qdbg<8>             4     7     FB4_8   144  I/O     I/O     STD  FAST RESET
clk1<3>             3     7     FB4_9   145  I/O     I/O     STD  FAST RESET
num1<2>             3     7     FB4_10  151  I/O     O       STD  FAST RESET
num1<3>             3     7     FB4_11  146  I/O     O       STD  FAST RESET

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
busy<0>             2     5     FB4_12  148  I/O     I/O     STD  FAST RESET
ld1                 2     3     FB4_13  153  I/O     I/O     STD  FAST RESET
clk1<1>             5     7     FB4_17  156  I/O     I/O     STD  FAST RESET
clk3<1>             5     7     FB5_1   65   I/O     I/O     STD  FAST RESET
clk2<0>             4     7     FB5_2   58   I/O     O       STD  FAST RESET
clk2<2>             4     7     FB5_3   66   I/O     I/O     STD  FAST RESET
clk3<0>             4     7     FB5_4   67   I/O     O       STD  FAST RESET
clk3<2>             4     7     FB5_6   60   I/O     I/O     STD  FAST RESET
clk2<3>             3     7     FB5_7   74   I/O     I/O     STD  FAST RESET
clk3<3>             3     7     FB5_8   62   I/O     I/O     STD  FAST RESET
num2<2>             3     7     FB5_9   63   I/O     O       STD  FAST RESET
num2<3>             3     7     FB5_10  76   I/O     O       STD  FAST RESET
num3<0>             3     7     FB5_11  64   I/O     O       STD  FAST RESET
busy<1>             2     5     FB5_12  68   I/O     I/O     STD  FAST RESET
busy<2>             2     5     FB5_13  78   I/O     I/O     STD  FAST RESET
clk2<1>             5     7     FB5_17  77   I/O     I/O     STD  FAST RESET
qdbg<12>            4     7     FB6_2   117  I/O     I/O     STD  FAST RESET
qdbg<13>            4     7     FB6_3   119  I/O     I/O     STD  FAST RESET
qdbg<14>            4     7     FB6_4   123  I/O     I/O     STD  FAST RESET
qdbg<15>            4     7     FB6_5   122  I/O     I/O     STD  FAST RESET
qdbg<20>            4     7     FB6_6   124  I/O     I/O     STD  FAST RESET
qdbg<21>            4     7     FB6_7   125  I/O     I/O     STD  FAST RESET
qdbg<22>            4     7     FB6_8   126  I/O     I/O     STD  FAST RESET
qdbg<23>            4     7     FB6_9   129  I/O     I/O     STD  FAST RESET
qdbg<4>             4     7     FB6_10  128  I/O     I/O     STD  FAST RESET
qdbg<5>             4     7     FB6_11  133  I/O     I/O     STD  FAST RESET
qdbg<6>             4     7     FB6_12  134  I/O     I/O     STD  FAST RESET
qdbg<7>             4     7     FB6_13  130  I/O     I/O     STD  FAST RESET
dn3<0>              10    11    FB7_2   79   I/O     I/O     STD  FAST RESET
num3<3>             3     7     FB7_3   84   I/O     O       STD  FAST RESET
dn1<0>              8     9     FB7_4   85   I/O     I/O     STD  FAST RESET
qdbg<17>            4     7     FB7_6   86   I/O     I/O     STD  FAST RESET
qdbg<1>             4     7     FB7_8   88   I/O     I/O     STD  FAST RESET
qdbg<2>             4     7     FB7_10  89   I/O     I/O     STD  FAST RESET
qdbg<9>             4     7     FB7_12  95   I/O     I/O     STD  FAST RESET
fifo_tim<1>         3     5     FB7_14  96   I/O     O       STD  FAST 
num3<1>             3     7     FB7_16  93   I/O     O       STD  FAST RESET
num3<2>             3     7     FB7_17  98   I/O     O       STD  FAST RESET
qdbg<11>            4     7     FB8_2   101  I/O     I/O     STD  FAST RESET
qdbg<19>            4     7     FB8_3   105  I/O     I/O     STD  FAST RESET

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
qdbg<3>             4     7     FB8_4   107  I/O     I/O     STD  FAST RESET
fifo_num<2>         3     5     FB8_5   102  I/O     O       STD  FAST 
fifo_num<3>         3     5     FB8_6   103  I/O     O       STD  FAST 
fifo_tim<0>         3     5     FB8_7   109  I/O     O       STD  FAST 
fifo_tim<3>         3     5     FB8_8   104  I/O     O       STD  FAST 
num1<0>             3     7     FB8_9   106  I/O     O       STD  FAST RESET
num1<1>             3     7     FB8_10  112  I/O     O       STD  FAST RESET
fifo_full           1     2     FB8_11  108  I/O     O       STD  FAST 
dt2<3>              9     10    FB8_13  114  I/O     I/O     STD  FAST RESET

** 6 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
u_queue/ct<1>       2     4     FB1_1   STD  RESET
u_queue/hd<1>       3     5     FB1_14  STD  RESET
u_queue/hd<0>       3     5     FB1_17  STD  RESET
u_queue/ct<0>       5     4     FB1_18  STD  RESET
u_queue/tl<1>       3     5     FB4_16  STD  RESET
u_queue/tl<0>       3     5     FB4_18  STD  RESET

** 11 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
in_num<0>           FB1_5   21   I/O     I
clk                 FB1_17  33~  GCK/I/O GCK
rst_n               FB2_2   159~ GSR/I/O GSR
in_num<2>           FB3_12  49   I/O     I
in_valid            FB3_14  54   I/O     I
in_time<3>          FB4_6   143  I/O     I
in_time<1>          FB4_14  152  I/O     I
in_num<1>           FB4_15  154  I/O     I
in_time<0>          FB7_5   82   I/O     I
in_time<2>          FB7_11  92   I/O     I
in_num<3>           FB8_12  111  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
u_queue/ct<1>         2       2<- \/5   0     FB1_1   25    I/O     (b)
dn3<2>               10       5<-   0   0     FB1_2   18    I/O     I/O
dn2<0>                9       4<-   0   0     FB1_3   19    I/O     O
dn2<1>                9       8<- /\4   0     FB1_4   27    I/O     O
(unused)              0       0   /\5   0     FB1_5   21    I/O     I
dn1<1>                8       6<- /\3   0     FB1_6   22    I/O     I/O
(unused)              0       0   /\5   0     FB1_7   32    I/O     (b)
fifo_num<0>           3       0   /\1   1     FB1_8   23    I/O     O
fifo_num<1>           3       0     0   2     FB1_9   24    I/O     O
num2<0>               3       0     0   2     FB1_10  34    I/O     O
num2<1>               3       0     0   2     FB1_11  26    I/O     O
fifo_re               2       0     0   3     FB1_12  28    I/O     O
fifo_emp              1       0     0   4     FB1_13  38    I/O     O
u_queue/hd<1>         3       0     0   2     FB1_14  29    I/O     (b)
(unused)              0       0   \/5   0     FB1_15  30    I/O     (b)
dn3<1>               10       5<-   0   0     FB1_16  39    I/O     I/O
u_queue/hd<0>         3       0   \/2   0     FB1_17  33    GCK/I/O GCK
u_queue/ct<0>         5       2<- \/2   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>.PIN       11: dn3_2_OBUF.LFBK    21: qdbg<21>.PIN 
  2: busy<1>.PIN       12: fifo_re_OBUF.LFBK  22: qdbg<22>.PIN 
  3: busy<2>.PIN       13: in_valid           23: qdbg<4>.PIN 
  4: clk2<1>.PIN       14: ld2.PIN            24: qdbg<5>.PIN 
  5: clk2<2>.PIN       15: num2_0_OBUF.LFBK   25: qdbg<6>.PIN 
  6: clk2<3>.PIN       16: num2_1_OBUF.LFBK   26: u_queue/ct<0>.LFBK 
  7: dn1_1_OBUF.LFBK   17: qdbg<12>.PIN       27: u_queue/ct<1>.LFBK 
  8: dn2_0_OBUF.LFBK   18: qdbg<13>.PIN       28: u_queue/hd<0>.LFBK 
  9: dn2_1_OBUF.LFBK   19: qdbg<14>.PIN       29: u_queue/hd<1>.LFBK 
 10: dn3_1_OBUF.LFBK   20: qdbg<20>.PIN      

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
u_queue/ct<1>        ...........XX............XX............. 4       4
dn3<2>               XXX.......X.......X..X..XXXXX........... 11      11
dn2<0>               XX.....X........X..X..X..XXXX........... 10      10
dn2<1>               XX......X........X..X..X.XXXX........... 10      10
dn1<1>               X.....X..........X..X..X.XXXX........... 9       9
fifo_num<0>          ................X..X..X....XX........... 5       5
fifo_num<1>          .................X..X..X...XX........... 5       5
num2<0>              .X.XXX.X.....XX......................... 7       7
num2<1>              .X.XXX..X....X.X........................ 7       7
fifo_re              XXX......................XX............. 5       5
fifo_emp             .........................XX............. 2       2
u_queue/hd<1>        ...........X.............XXXX........... 5       5
dn3<1>               XXX......X.......X..X..X.XXXX........... 11      11
u_queue/hd<0>        ...........X.............XXXX........... 5       5
u_queue/ct<0>        ...........XX............XX............. 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               24/12
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dn3<3>               10       5<-   0   0     FB2_1   158   I/O     I/O
(unused)              0       0   \/5   0     FB2_2   159   GSR/I/O GSR
dt3<0>               10       5<-   0   0     FB2_3   3     I/O     I/O
dt3<1>               10       5<-   0   0     FB2_4   5     I/O     I/O
(unused)              0       0   /\5   0     FB2_5   2     GTS/I/O (b)
(unused)              0       0   \/2   3     FB2_6   4     GTS/I/O (b)
dn2<3>                9       4<-   0   0     FB2_7   7     I/O     I/O
(unused)              0       0   /\2   3     FB2_8   6     GTS/I/O (b)
(unused)              0       0   \/4   1     FB2_9   8     GTS/I/O (b)
dt2<1>                9       4<-   0   0     FB2_10  9     I/O     I/O
dn1<3>                8       3<-   0   0     FB2_11  11    I/O     I/O
(unused)              0       0   /\3   2     FB2_12  12    I/O     (b)
dt1<0>                8       3<-   0   0     FB2_13  14    I/O     I/O
ld3                   2       0   /\3   0     FB2_14  13    I/O     I/O
dt2<0>                9       4<-   0   0     FB2_15  15    I/O     I/O
(unused)              0       0   /\4   1     FB2_16  16    I/O     (b)
(unused)              0       0     0   5     FB2_17  17    I/O     
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>.PIN        9: dt2_1_OBUF.LFBK   17: qdbg<23>.PIN 
  2: busy<1>.PIN       10: dt3_0_OBUF.LFBK   18: qdbg<7>.PIN 
  3: busy<2>.PIN       11: dt3_1_OBUF.LFBK   19: qdbg<8>.PIN 
  4: dn1_3_OBUF.LFBK   12: qdbg<0>.PIN       20: qdbg<9>.PIN 
  5: dn2_3_OBUF.LFBK   13: qdbg<15>.PIN      21: u_queue/ct<0> 
  6: dn3_3_OBUF.LFBK   14: qdbg<16>.PIN      22: u_queue/ct<1> 
  7: dt1_0_OBUF.LFBK   15: qdbg<17>.PIN      23: u_queue/hd<0> 
  8: dt2_0_OBUF.LFBK   16: qdbg<1>.PIN       24: u_queue/hd<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dn3<3>               XXX..X......X...XX..XXXX................ 11      11
dt3<0>               XXX......X.X.X....X.XXXX................ 11      11
dt3<1>               XXX.......X...XX...XXXXX................ 11      11
dn2<3>               XX..X.......X...XX..XXXX................ 10      10
dt2<1>               XX......X.....XX...XXXXX................ 10      10
dn1<3>               X..X........X...XX..XXXX................ 9       9
dt1<0>               X.....X....X.X....X.XXXX................ 9       9
ld3                  XXX.................XX.................. 5       5
dt2<0>               XX.....X...X.X....X.XXXX................ 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               27/9
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB3_1   43    I/O     (b)
(unused)              0       0     0   5     FB3_2   35    GCK/I/O 
fifo_tim<2>           3       0   \/2   0     FB3_3   45    I/O     O
dt3<3>               10       5<-   0   0     FB3_4   48    I/O     I/O
ld2                   2       0   /\3   0     FB3_5   36    I/O     I/O
(unused)              0       0   \/4   1     FB3_6   37    I/O     (b)
dn2<2>                9       4<-   0   0     FB3_7   50    I/O     I/O
(unused)              0       0   \/4   1     FB3_8   42    GCK/I/O (b)
dt2<2>                9       4<-   0   0     FB3_9   44    I/O     I/O
(unused)              0       0   \/3   2     FB3_10  52    I/O     (b)
dn1<2>                8       3<-   0   0     FB3_11  47    I/O     I/O
(unused)              0       0   \/3   2     FB3_12  49    I/O     I
dt1<1>                8       3<-   0   0     FB3_13  53    I/O     I/O
(unused)              0       0   \/5   0     FB3_14  54    I/O     I
dt1<2>                8       5<- \/2   0     FB3_15  56    I/O     I/O
dt1<3>                8       3<-   0   0     FB3_16  55    I/O     I/O
dt3<2>               10       6<- /\1   0     FB3_17  57    I/O     I/O
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>.PIN       10: dt3_2_OBUF.LFBK   19: qdbg<22>.PIN 
  2: busy<1>.PIN       11: dt3_3_OBUF.LFBK   20: qdbg<2>.PIN 
  3: busy<2>.PIN       12: qdbg<10>.PIN      21: qdbg<3>.PIN 
  4: dn1_2_OBUF.LFBK   13: qdbg<11>.PIN      22: qdbg<6>.PIN 
  5: dn2_2_OBUF.LFBK   14: qdbg<14>.PIN      23: qdbg<9>.PIN 
  6: dt1_1_OBUF.LFBK   15: qdbg<17>.PIN      24: u_queue/ct<0> 
  7: dt1_2_OBUF.LFBK   16: qdbg<18>.PIN      25: u_queue/ct<1> 
  8: dt1_3_OBUF.LFBK   17: qdbg<19>.PIN      26: u_queue/hd<0> 
  9: dt2_2_OBUF.LFBK   18: qdbg<1>.PIN       27: u_queue/hd<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
fifo_tim<2>          ...........X...X...X.....XX............. 5       5
dt3<3>               XXX.......X.X...X...X..XXXX............. 11      11
ld2                  XX.....................XX............... 4       4
dn2<2>               XX..X........X....X..X.XXXX............. 10      10
dt2<2>               XX......X..X...X...X...XXXX............. 10      10
dn1<2>               X..X.........X....X..X.XXXX............. 9       9
dt1<1>               X....X........X..X....XXXXX............. 9       9
dt1<2>               X.....X....X...X...X...XXXX............. 9       9
dt1<3>               X......X....X...X...X..XXXX............. 9       9
dt3<2>               XXX......X.X...X...X...XXXX............. 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               26/10
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
clk1<0>               4       0     0   1     FB4_1   132   I/O     O
clk1<2>               4       0     0   1     FB4_2   140   I/O     I/O
qdbg<0>               4       0     0   1     FB4_3   147   I/O     I/O
qdbg<10>              4       0     0   1     FB4_4   149   I/O     I/O
qdbg<16>              4       0     0   1     FB4_5   142   I/O     I/O
(unused)              0       0     0   5     FB4_6   143   I/O     I
qdbg<18>              4       0     0   1     FB4_7   150   I/O     I/O
qdbg<8>               4       0     0   1     FB4_8   144   I/O     I/O
clk1<3>               3       0     0   2     FB4_9   145   I/O     I/O
num1<2>               3       0     0   2     FB4_10  151   I/O     O
num1<3>               3       0     0   2     FB4_11  146   I/O     O
busy<0>               2       0     0   3     FB4_12  148   I/O     I/O
ld1                   2       0     0   3     FB4_13  153   I/O     I/O
(unused)              0       0     0   5     FB4_14  152   I/O     I
(unused)              0       0     0   5     FB4_15  154   I/O     I
u_queue/tl<1>         3       0     0   2     FB4_16  155   I/O     (b)
clk1<1>               5       0     0   0     FB4_17  156   I/O     I/O
u_queue/tl<0>         3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy_0_OBUF.LFBK  10: dt1<2>.PIN        19: qdbg_10_OBUF.LFBK 
  2: clk1_0_OBUF.LFBK  11: dt1<3>.PIN        20: qdbg_16_OBUF.LFBK 
  3: clk1_1_OBUF.LFBK  12: in_time<0>        21: qdbg_18_OBUF.LFBK 
  4: clk1_2_OBUF.LFBK  13: in_time<2>        22: qdbg_8_OBUF.LFBK 
  5: clk1_3_OBUF.LFBK  14: in_valid          23: u_queue/ct<0> 
  6: dn1<2>.PIN        15: ld1_OBUF.LFBK     24: u_queue/ct<1> 
  7: dn1<3>.PIN        16: num1_2_OBUF.LFBK  25: u_queue/tl<0>.LFBK 
  8: dt1<0>.PIN        17: num1_3_OBUF.LFBK  26: u_queue/tl<1>.LFBK 
  9: dt1<1>.PIN        18: qdbg_0_OBUF.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
clk1<0>              XXXXX..X......X......................... 7       7
clk1<2>              XXXXX....X....X......................... 7       7
qdbg<0>              ...........X.X...X....XXXX.............. 7       7
qdbg<10>             ............XX....X...XXXX.............. 7       7
qdbg<16>             ...........X.X.....X..XXXX.............. 7       7
qdbg<18>             ............XX......X.XXXX.............. 7       7
qdbg<8>              ...........X.X.......XXXXX.............. 7       7
clk1<3>              XXXXX.....X...X......................... 7       7
num1<2>              X.XXXX........XX........................ 7       7
num1<3>              X.XXX.X.......X.X....................... 7       7
busy<0>              X.XXX.........X......................... 5       5
ld1                  X.....................XX................ 3       3
u_queue/tl<1>        .............X........XXXX.............. 5       5
clk1<1>              XXXXX...X.....X......................... 7       7
u_queue/tl<0>        .............X........XXXX.............. 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               26/10
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
clk3<1>               5       0     0   0     FB5_1   65    I/O     I/O
clk2<0>               4       0     0   1     FB5_2   58    I/O     O
clk2<2>               4       0     0   1     FB5_3   66    I/O     I/O
clk3<0>               4       0     0   1     FB5_4   67    I/O     O
(unused)              0       0     0   5     FB5_5   59    I/O     
clk3<2>               4       0     0   1     FB5_6   60    I/O     I/O
clk2<3>               3       0     0   2     FB5_7   74    I/O     I/O
clk3<3>               3       0     0   2     FB5_8   62    I/O     I/O
num2<2>               3       0     0   2     FB5_9   63    I/O     O
num2<3>               3       0     0   2     FB5_10  76    I/O     O
num3<0>               3       0     0   2     FB5_11  64    I/O     O
busy<1>               2       0     0   3     FB5_12  68    I/O     I/O
busy<2>               2       0     0   3     FB5_13  78    I/O     I/O
(unused)              0       0     0   5     FB5_14  69    I/O     
(unused)              0       0     0   5     FB5_15  72    I/O     
(unused)              0       0     0   5     FB5_16  83    I/O     
clk2<1>               5       0     0   0     FB5_17  77    I/O     I/O
(unused)              0       0     0   5     FB5_18        (b)     

Signals Used by Logic in Function Block
  1: busy_1_OBUF.LFBK  10: clk3_3_OBUF.LFBK  19: dt3<1>.PIN 
  2: busy_2_OBUF.LFBK  11: dn2<2>.PIN        20: dt3<2>.PIN 
  3: clk2_0_OBUF.LFBK  12: dn2<3>.PIN        21: dt3<3>.PIN 
  4: clk2_1_OBUF.LFBK  13: dn3<0>.PIN        22: ld2.PIN 
  5: clk2_2_OBUF.LFBK  14: dt2<0>.PIN        23: ld3.PIN 
  6: clk2_3_OBUF.LFBK  15: dt2<1>.PIN        24: num2_2_OBUF.LFBK 
  7: clk3_0_OBUF.LFBK  16: dt2<2>.PIN        25: num2_3_OBUF.LFBK 
  8: clk3_1_OBUF.LFBK  17: dt2<3>.PIN        26: num3_0_OBUF.LFBK 
  9: clk3_2_OBUF.LFBK  18: dt3<0>.PIN       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
clk3<1>              .X....XXXX........X...X................. 7       7
clk2<0>              X.XXXX.......X.......X.................. 7       7
clk2<2>              X.XXXX.........X.....X.................. 7       7
clk3<0>              .X....XXXX.......X....X................. 7       7
clk3<2>              .X....XXXX.........X..X................. 7       7
clk2<3>              X.XXXX..........X....X.................. 7       7
clk3<3>              .X....XXXX..........X.X................. 7       7
num2<2>              X..XXX....X..........X.X................ 7       7
num2<3>              X..XXX.....X.........X..X............... 7       7
num3<0>              .X.....XXX..X.........X..X.............. 7       7
busy<1>              X..XXX...............X.................. 5       5
busy<2>              .X.....XXX............X................. 5       5
clk2<1>              X.XXXX........X......X.................. 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               21/15
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
qdbg<12>              4       0     0   1     FB6_2   117   I/O     I/O
qdbg<13>              4       0     0   1     FB6_3   119   I/O     I/O
qdbg<14>              4       0     0   1     FB6_4   123   I/O     I/O
qdbg<15>              4       0     0   1     FB6_5   122   I/O     I/O
qdbg<20>              4       0     0   1     FB6_6   124   I/O     I/O
qdbg<21>              4       0     0   1     FB6_7   125   I/O     I/O
qdbg<22>              4       0     0   1     FB6_8   126   I/O     I/O
qdbg<23>              4       0     0   1     FB6_9   129   I/O     I/O
qdbg<4>               4       0     0   1     FB6_10  128   I/O     I/O
qdbg<5>               4       0     0   1     FB6_11  133   I/O     I/O
qdbg<6>               4       0     0   1     FB6_12  134   I/O     I/O
qdbg<7>               4       0     0   1     FB6_13  130   I/O     I/O
(unused)              0       0     0   5     FB6_14  135   I/O     
(unused)              0       0     0   5     FB6_15  138   I/O     
(unused)              0       0     0   5     FB6_16  131   I/O     
(unused)              0       0     0   5     FB6_17  139   I/O     
(unused)              0       0     0   5     FB6_18        (b)     

Signals Used by Logic in Function Block
  1: in_num<0>           8: qdbg_14_OBUF.LFBK  15: qdbg_5_OBUF.LFBK 
  2: in_num<1>           9: qdbg_15_OBUF.LFBK  16: qdbg_6_OBUF.LFBK 
  3: in_num<2>          10: qdbg_20_OBUF.LFBK  17: qdbg_7_OBUF.LFBK 
  4: in_num<3>          11: qdbg_21_OBUF.LFBK  18: u_queue/ct<0> 
  5: in_valid           12: qdbg_22_OBUF.LFBK  19: u_queue/ct<1> 
  6: qdbg_12_OBUF.LFBK  13: qdbg_23_OBUF.LFBK  20: u_queue/tl<0> 
  7: qdbg_13_OBUF.LFBK  14: qdbg_4_OBUF.LFBK   21: u_queue/tl<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
qdbg<12>             X...XX...........XXXX................... 7       7
qdbg<13>             .X..X.X..........XXXX................... 7       7
qdbg<14>             ..X.X..X.........XXXX................... 7       7
qdbg<15>             ...XX...X........XXXX................... 7       7
qdbg<20>             X...X....X.......XXXX................... 7       7
qdbg<21>             .X..X.....X......XXXX................... 7       7
qdbg<22>             ..X.X......X.....XXXX................... 7       7
qdbg<23>             ...XX.......X....XXXX................... 7       7
qdbg<4>              X...X........X...XXXX................... 7       7
qdbg<5>              .X..X.........X..XXXX................... 7       7
qdbg<6>              ..X.X..........X.XXXX................... 7       7
qdbg<7>              ...XX...........XXXXX................... 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/4   1     FB7_1         (b)     (b)
dn3<0>               10       5<-   0   0     FB7_2   79    I/O     I/O
num3<3>               3       0   /\1   1     FB7_3   84    I/O     O
dn1<0>                8       3<-   0   0     FB7_4   85    I/O     I/O
(unused)              0       0   /\3   2     FB7_5   82    I/O     I
qdbg<17>              4       0     0   1     FB7_6   86    I/O     I/O
(unused)              0       0     0   5     FB7_7   87    I/O     
qdbg<1>               4       0     0   1     FB7_8   88    I/O     I/O
(unused)              0       0     0   5     FB7_9   90    I/O     
qdbg<2>               4       0     0   1     FB7_10  89    I/O     I/O
(unused)              0       0     0   5     FB7_11  92    I/O     I
qdbg<9>               4       0     0   1     FB7_12  95    I/O     I/O
(unused)              0       0     0   5     FB7_13  91    I/O     
fifo_tim<1>           3       0     0   2     FB7_14  96    I/O     O
(unused)              0       0     0   5     FB7_15  97    I/O     
num3<1>               3       0     0   2     FB7_16  93    I/O     O
num3<2>               3       0     0   2     FB7_17  98    I/O     O
(unused)              0       0     0   5     FB7_18        (b)     

Signals Used by Logic in Function Block
  1: busy<0>.PIN       12: in_time<1>        22: qdbg_17_OBUF.LFBK 
  2: busy<1>.PIN       13: in_time<2>        23: qdbg_1_OBUF.LFBK 
  3: busy<2>.PIN       14: in_valid          24: qdbg_2_OBUF.LFBK 
  4: clk3<1>.PIN       15: ld3.PIN           25: qdbg_9_OBUF.LFBK 
  5: clk3<2>.PIN       16: num3_1_OBUF.LFBK  26: u_queue/ct<0> 
  6: clk3<3>.PIN       17: num3_2_OBUF.LFBK  27: u_queue/ct<1> 
  7: dn1_0_OBUF.LFBK   18: num3_3_OBUF.LFBK  28: u_queue/hd<0> 
  8: dn3<1>.PIN        19: qdbg<12>.PIN      29: u_queue/hd<1> 
  9: dn3<2>.PIN        20: qdbg<20>.PIN      30: u_queue/tl<0> 
 10: dn3<3>.PIN        21: qdbg<4>.PIN       31: u_queue/tl<1> 
 11: dn3_0_OBUF.LFBK  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dn3<0>               XXX.......X.......XXX....XXXX........... 11      11
num3<3>              ..XXXX...X....X..X...................... 7       7
dn1<0>               X.....X...........XXX....XXXX........... 9       9
qdbg<17>             ...........X.X.......X...XX..XX......... 7       7
qdbg<1>              ...........X.X........X..XX..XX......... 7       7
qdbg<2>              ............XX.........X.XX..XX......... 7       7
qdbg<9>              ...........X.X..........XXX..XX......... 7       7
fifo_tim<1>          .....................XX.X..XX........... 5       5
num3<1>              ..XXXX.X......XX........................ 7       7
num3<2>              ..XXXX..X.....X.X....................... 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
qdbg<11>              4       0     0   1     FB8_2   101   I/O     I/O
qdbg<19>              4       0     0   1     FB8_3   105   I/O     I/O
qdbg<3>               4       0     0   1     FB8_4   107   I/O     I/O
fifo_num<2>           3       0     0   2     FB8_5   102   I/O     O
fifo_num<3>           3       0     0   2     FB8_6   103   I/O     O
fifo_tim<0>           3       0     0   2     FB8_7   109   I/O     O
fifo_tim<3>           3       0     0   2     FB8_8   104   I/O     O
num1<0>               3       0     0   2     FB8_9   106   I/O     O
num1<1>               3       0     0   2     FB8_10  112   I/O     O
fifo_full             1       0     0   4     FB8_11  108   I/O     O
(unused)              0       0   \/2   3     FB8_12  111   I/O     I
dt2<3>                9       4<-   0   0     FB8_13  114   I/O     I/O
(unused)              0       0   /\2   3     FB8_14  113   I/O     (b)
(unused)              0       0     0   5     FB8_15  115   I/O     
(unused)              0       0     0   5     FB8_16  118   I/O     
(unused)              0       0     0   5     FB8_17  116   I/O     
(unused)              0       0     0   5     FB8_18        (b)     

Signals Used by Logic in Function Block
  1: busy<0>.PIN       12: num1_0_OBUF.LFBK  22: qdbg<8>.PIN 
  2: busy<1>.PIN       13: num1_1_OBUF.LFBK  23: qdbg_11_OBUF.LFBK 
  3: clk1<1>.PIN       14: qdbg<0>.PIN       24: qdbg_19_OBUF.LFBK 
  4: clk1<2>.PIN       15: qdbg<14>.PIN      25: qdbg_3_OBUF.LFBK 
  5: clk1<3>.PIN       16: qdbg<15>.PIN      26: u_queue/ct<0> 
  6: dn1<0>.PIN        17: qdbg<16>.PIN      27: u_queue/ct<1> 
  7: dn1<1>.PIN        18: qdbg<22>.PIN      28: u_queue/hd<0> 
  8: dt2_3_OBUF.LFBK   19: qdbg<23>.PIN      29: u_queue/hd<1> 
  9: in_time<3>        20: qdbg<6>.PIN       30: u_queue/tl<0> 
 10: in_valid          21: qdbg<7>.PIN       31: u_queue/tl<1> 
 11: ld1.PIN          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
qdbg<11>             ........XX............X..XX..XX......... 7       7
qdbg<19>             ........XX.............X.XX..XX......... 7       7
qdbg<3>              ........XX..............XXX..XX......... 7       7
fifo_num<2>          ..............X..X.X.......XX........... 5       5
fifo_num<3>          ...............X..X.X......XX........... 5       5
fifo_tim<0>          .............X..X....X.....XX........... 5       5
fifo_tim<3>          ......................XXX..XX........... 5       5
num1<0>              X.XXXX....XX............................ 7       7
num1<1>              X.XXX.X...X.X........................... 7       7
fifo_full            .........................XX............. 2       2
dt2<3>               XX.....X..............XXXXXXX........... 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********













































FDCPE_busy0: FDCPE port map (busy(0),busy_D(0),clk,NOT rst_n,'0');
busy_D(0) <= ((NOT busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK)
	OR (NOT ld1_OBUF.LFBK AND NOT clk1_1_OBUF.LFBK AND 
	NOT clk1_2_OBUF.LFBK AND NOT clk1_3_OBUF.LFBK));

FDCPE_busy1: FDCPE port map (busy(1),busy_D(1),clk,NOT rst_n,'0');
busy_D(1) <= ((NOT busy_1_OBUF.LFBK AND NOT ld2.PIN)
	OR (NOT clk2_1_OBUF.LFBK AND NOT clk2_2_OBUF.LFBK AND 
	NOT clk2_3_OBUF.LFBK AND NOT ld2.PIN));

FDCPE_busy2: FDCPE port map (busy(2),busy_D(2),clk,NOT rst_n,'0');
busy_D(2) <= ((NOT busy_2_OBUF.LFBK AND NOT ld3.PIN)
	OR (NOT clk3_1_OBUF.LFBK AND NOT clk3_2_OBUF.LFBK AND 
	NOT clk3_3_OBUF.LFBK AND NOT ld3.PIN));

FDCPE_clk10: FDCPE port map (clk1(0),clk1_D(0),clk,NOT rst_n,'0');
clk1_D(0) <= ((ld1_OBUF.LFBK AND NOT dt1(0).PIN)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	clk1_0_OBUF.LFBK)
	OR (NOT busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_0_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK AND NOT clk1_3_OBUF.LFBK));

FDCPE_clk11: FDCPE port map (clk1(1),clk1_D(1),clk,NOT rst_n,'0');
clk1_D(1) <= ((ld1_OBUF.LFBK AND dt1(1).PIN)
	OR (NOT busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	clk1_1_OBUF.LFBK)
	OR (NOT ld1_OBUF.LFBK AND clk1_1_OBUF.LFBK AND 
	clk1_0_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND clk1_2_OBUF.LFBK AND NOT clk1_0_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND clk1_3_OBUF.LFBK AND NOT clk1_0_OBUF.LFBK));

FTCPE_clk12: FTCPE port map (clk1(2),clk1_T(2),clk,NOT rst_n,'0');
clk1_T(2) <= ((ld1_OBUF.LFBK AND clk1_2_OBUF.LFBK AND NOT dt1(2).PIN)
	OR (ld1_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK AND dt1(2).PIN)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND clk1_2_OBUF.LFBK AND NOT clk1_0_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND clk1_3_OBUF.LFBK AND NOT clk1_0_OBUF.LFBK));

FDCPE_clk13: FDCPE port map (clk1(3),clk1_D(3),clk,NOT rst_n,'0');
clk1_D(3) <= ((ld1_OBUF.LFBK AND NOT dt1(3).PIN)
	OR (NOT ld1_OBUF.LFBK AND NOT clk1_3_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK AND NOT clk1_0_OBUF.LFBK));

FDCPE_clk20: FDCPE port map (clk2(0),clk2_D(0),clk,NOT rst_n,'0');
clk2_D(0) <= ((ld2.PIN AND NOT dt2(0).PIN)
	OR (busy_1_OBUF.LFBK AND clk2_0_OBUF.LFBK AND NOT ld2.PIN)
	OR (NOT busy_1_OBUF.LFBK AND NOT clk2_0_OBUF.LFBK AND NOT ld2.PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK AND NOT ld2.PIN));

FDCPE_clk21: FDCPE port map (clk2(1),clk2_D(1),clk,NOT rst_n,'0');
clk2_D(1) <= ((ld2.PIN AND dt2(1).PIN)
	OR (NOT busy_1_OBUF.LFBK AND clk2_1_OBUF.LFBK AND NOT ld2.PIN)
	OR (clk2_1_OBUF.LFBK AND clk2_0_OBUF.LFBK AND NOT ld2.PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	clk2_2_OBUF.LFBK AND NOT clk2_0_OBUF.LFBK AND NOT ld2.PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	clk2_3_OBUF.LFBK AND NOT clk2_0_OBUF.LFBK AND NOT ld2.PIN));

FTCPE_clk22: FTCPE port map (clk2(2),clk2_T(2),clk,NOT rst_n,'0');
clk2_T(2) <= ((clk2_2_OBUF.LFBK AND ld2.PIN AND NOT dt2(2).PIN)
	OR (NOT clk2_2_OBUF.LFBK AND ld2.PIN AND dt2(2).PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	clk2_2_OBUF.LFBK AND NOT clk2_0_OBUF.LFBK AND NOT ld2.PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	clk2_3_OBUF.LFBK AND NOT clk2_0_OBUF.LFBK AND NOT ld2.PIN));

FDCPE_clk23: FDCPE port map (clk2(3),clk2_D(3),clk,NOT rst_n,'0');
clk2_D(3) <= ((NOT clk2_3_OBUF.LFBK AND NOT ld2.PIN)
	OR (ld2.PIN AND NOT dt2(3).PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_0_OBUF.LFBK AND NOT ld2.PIN));

FDCPE_clk30: FDCPE port map (clk3(0),clk3_D(0),clk,NOT rst_n,'0');
clk3_D(0) <= ((ld3.PIN AND NOT dt3(0).PIN)
	OR (busy_2_OBUF.LFBK AND clk3_0_OBUF.LFBK AND NOT ld3.PIN)
	OR (NOT busy_2_OBUF.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT ld3.PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK AND NOT ld3.PIN));

FDCPE_clk31: FDCPE port map (clk3(1),clk3_D(1),clk,NOT rst_n,'0');
clk3_D(1) <= ((ld3.PIN AND dt3(1).PIN)
	OR (NOT busy_2_OBUF.LFBK AND clk3_1_OBUF.LFBK AND NOT ld3.PIN)
	OR (clk3_1_OBUF.LFBK AND clk3_0_OBUF.LFBK AND NOT ld3.PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	clk3_2_OBUF.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT ld3.PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	clk3_3_OBUF.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT ld3.PIN));

FTCPE_clk32: FTCPE port map (clk3(2),clk3_T(2),clk,NOT rst_n,'0');
clk3_T(2) <= ((clk3_2_OBUF.LFBK AND ld3.PIN AND NOT dt3(2).PIN)
	OR (NOT clk3_2_OBUF.LFBK AND ld3.PIN AND dt3(2).PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	clk3_2_OBUF.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT ld3.PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	clk3_3_OBUF.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT ld3.PIN));

FDCPE_clk33: FDCPE port map (clk3(3),clk3_D(3),clk,NOT rst_n,'0');
clk3_D(3) <= ((NOT clk3_3_OBUF.LFBK AND NOT ld3.PIN)
	OR (ld3.PIN AND NOT dt3(3).PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT ld3.PIN));

FDCPE_dn10: FDCPE port map (dn1(0),dn1_D(0),clk,NOT rst_n,'0');
dn1_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(20).PIN)
	OR (dn1_0_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1_0_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(20).PIN));

FDCPE_dn11: FDCPE port map (dn1(1),dn1_D(1),clk,NOT rst_n,'0');
dn1_D(1) <= ((fifo_num_0_OBUF.EXP)
	OR (u_queue/ct(0).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND NOT busy(0).PIN AND qdbg(5).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND NOT busy(0).PIN AND qdbg(13).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND NOT busy(0).PIN AND qdbg(21).PIN)
	OR (u_queue/ct(1).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND NOT busy(0).PIN AND qdbg(5).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND NOT busy(0).PIN AND qdbg(21).PIN)
	OR (dn1_1_OBUF.LFBK AND busy(0).PIN)
	OR (dn1_1_OBUF.LFBK AND NOT u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK));

FDCPE_dn12: FDCPE port map (dn1(2),dn1_D(2),clk,NOT rst_n,'0');
dn1_D(2) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(14).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(22).PIN)
	OR (dn1_2_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1_2_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(14).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(22).PIN));

FDCPE_dn13: FDCPE port map (dn1(3),dn1_D(3),clk,NOT rst_n,'0');
dn1_D(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(23).PIN)
	OR (dn1_3_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1_3_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(23).PIN));

FDCPE_dn20: FDCPE port map (dn2(0),dn2_D(0),clk,NOT rst_n,'0');
dn2_D(0) <= ((u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(12).PIN)
	OR (u_queue/ct(1).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(4).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(12).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(20).PIN)
	OR (dn2_0_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn2_0_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK AND 
	dn2_0_OBUF.LFBK)
	OR (u_queue/ct(0).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(4).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(20).PIN));

FDCPE_dn21: FDCPE port map (dn2(1),dn2_D(1),clk,NOT rst_n,'0');
dn2_D(1) <= ((dn1_1_OBUF.EXP)
	OR (dn2_1_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK AND 
	dn2_1_OBUF.LFBK)
	OR (u_queue/ct(0).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(5).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(13).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND NOT busy(1).PIN AND qdbg(21).PIN)
	OR (dn2_1_OBUF.LFBK AND NOT busy(0).PIN));

FDCPE_dn22: FDCPE port map (dn2(2),dn2_D(2),clk,NOT rst_n,'0');
dn2_D(2) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(14).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(14).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(22).PIN)
	OR (dn2_2_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn2_2_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2_2_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(22).PIN));

FDCPE_dn23: FDCPE port map (dn2(3),dn2_D(3),clk,NOT rst_n,'0');
dn2_D(3) <= ((NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(23).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(15).PIN)
	OR (dn2_3_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn2_3_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2_3_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(23).PIN));

FDCPE_dn30: FDCPE port map (dn3(0),dn3_D(0),clk,NOT rst_n,'0');
dn3_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(4).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(20).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(12).PIN)
	OR (dn3_0_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn3_0_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dn3_0_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3_0_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(20).PIN));

FDCPE_dn31: FDCPE port map (dn3(1),dn3_D(1),clk,NOT rst_n,'0');
dn3_D(1) <= ((u_queue/ct(0).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(5).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(13).PIN)
	OR (u_queue/ct(1).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(5).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(13).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(21).PIN)
	OR (dn3_1_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn3_1_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dn3_1_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK AND 
	dn3_1_OBUF.LFBK)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(21).PIN));

FDCPE_dn32: FDCPE port map (dn3(2),dn3_D(2),clk,NOT rst_n,'0');
dn3_D(2) <= ((u_queue/ct(0).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(6).PIN)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(14).PIN)
	OR (u_queue/ct(1).LFBK AND u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(6).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(14).PIN)
	OR (u_queue/ct(1).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(22).PIN)
	OR (dn3_2_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn3_2_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dn3_2_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK AND 
	dn3_2_OBUF.LFBK)
	OR (u_queue/ct(0).LFBK AND NOT u_queue/hd(1).LFBK AND 
	NOT u_queue/hd(0).LFBK AND busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND 
	qdbg(22).PIN));

FDCPE_dn33: FDCPE port map (dn3(3),dn3_D(3),clk,NOT rst_n,'0');
dn3_D(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(7).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(23).PIN)
	OR (dn3_3_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dn3_3_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dn3_3_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3_3_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(23).PIN));

FDCPE_dt10: FDCPE port map (dt1(0),dt1_D(0),clk,NOT rst_n,'0');
dt1_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(16).PIN)
	OR (dt1_0_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1_0_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(16).PIN));

FDCPE_dt11: FDCPE port map (dt1(1),dt1_D(1),clk,NOT rst_n,'0');
dt1_D(1) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(9).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(17).PIN)
	OR (dt1_1_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1_1_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(9).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(17).PIN));

FDCPE_dt12: FDCPE port map (dt1(2),dt1_D(2),clk,NOT rst_n,'0');
dt1_D(2) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(2).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(2).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(10).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(10).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(18).PIN)
	OR (dt1_2_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1_2_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(18).PIN));

FDCPE_dt13: FDCPE port map (dt1(3),dt1_D(3),clk,NOT rst_n,'0');
dt1_D(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(3).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(19).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).PIN AND qdbg(11).PIN)
	OR (dt1_3_OBUF.LFBK AND busy(0).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1_3_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(3).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(11).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).PIN AND qdbg(19).PIN));

FDCPE_dt20: FDCPE port map (dt2(0),dt2_D(0),clk,NOT rst_n,'0');
dt2_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(16).PIN)
	OR (dt2_0_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt2_0_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2_0_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(16).PIN));

FDCPE_dt21: FDCPE port map (dt2(1),dt2_D(1),clk,NOT rst_n,'0');
dt2_D(1) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(9).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(9).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(17).PIN)
	OR (dt2_1_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt2_1_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2_1_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(17).PIN));

FDCPE_dt22: FDCPE port map (dt2(2),dt2_D(2),clk,NOT rst_n,'0');
dt2_D(2) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(2).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(10).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(10).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(18).PIN)
	OR (dt2_2_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt2_2_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2_2_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(2).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND NOT busy(1).PIN AND qdbg(18).PIN));

FDCPE_dt23: FDCPE port map (dt2(3),dt2_D(3),clk,NOT rst_n,'0');
dt2_D(3) <= ((NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	qdbg_11_OBUF.LFBK AND busy(0).PIN AND NOT busy(1).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	qdbg_19_OBUF.LFBK AND busy(0).PIN AND NOT busy(1).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	qdbg_3_OBUF.LFBK AND busy(0).PIN AND NOT busy(1).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	qdbg_11_OBUF.LFBK AND busy(0).PIN AND NOT busy(1).PIN)
	OR (dt2_3_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt2_3_OBUF.LFBK AND busy(1).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2_3_OBUF.LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	qdbg_3_OBUF.LFBK AND busy(0).PIN AND NOT busy(1).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	qdbg_19_OBUF.LFBK AND busy(0).PIN AND NOT busy(1).PIN));

FDCPE_dt30: FDCPE port map (dt3(0),dt3_D(0),clk,NOT rst_n,'0');
dt3_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(0).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(16).PIN)
	OR (dt3_0_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt3_0_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dt3_0_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3_0_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(16).PIN));

FDCPE_dt31: FDCPE port map (dt3(1),dt3_D(1),clk,NOT rst_n,'0');
dt3_D(1) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(1).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(9).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(9).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(17).PIN)
	OR (dt3_1_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt3_1_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dt3_1_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3_1_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(17).PIN));

FDCPE_dt32: FDCPE port map (dt3(2),dt3_D(2),clk,NOT rst_n,'0');
dt3_D(2) <= ((EXP11_.EXP)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(2).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(2).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(10).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(18).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(18).PIN)
	OR (dt3_2_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt3_2_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dt3_2_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3_2_OBUF.LFBK));

FDCPE_dt33: FDCPE port map (dt3(3),dt3_D(3),clk,NOT rst_n,'0');
dt3_D(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(3).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(19).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(3).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(11).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(11).PIN)
	OR (dt3_3_OBUF.LFBK AND NOT busy(0).PIN)
	OR (dt3_3_OBUF.LFBK AND NOT busy(1).PIN)
	OR (dt3_3_OBUF.LFBK AND busy(2).PIN)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3_3_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	busy(0).PIN AND busy(1).PIN AND NOT busy(2).PIN AND qdbg(19).PIN));


fifo_emp <= (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK);


fifo_full <= (u_queue/ct(0) AND u_queue/ct(1));


fifo_num(0) <= ((u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND 
	qdbg(4).PIN)
	OR (NOT u_queue/hd(1).LFBK AND u_queue/hd(0).LFBK AND 
	qdbg(12).PIN)
	OR (NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND 
	qdbg(20).PIN));


fifo_num(1) <= ((u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND 
	qdbg(5).PIN)
	OR (NOT u_queue/hd(1).LFBK AND u_queue/hd(0).LFBK AND 
	qdbg(13).PIN)
	OR (NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND 
	qdbg(21).PIN));


fifo_num(2) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND qdbg(14).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(22).PIN));


fifo_num(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(23).PIN));

FDCPE_fifo_re: FDCPE port map (fifo_re,fifo_re_D,clk,NOT rst_n,'0');
fifo_re_D <= ((NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
	OR (busy(0).PIN AND busy(1).PIN AND busy(2).PIN));


fifo_tim(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(16).PIN));


fifo_tim(1) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg_1_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND 
	qdbg_17_OBUF.LFBK));


fifo_tim(2) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(2).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND qdbg(10).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg(18).PIN));


fifo_tim(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND qdbg_3_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND 
	qdbg_11_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND 
	qdbg_19_OBUF.LFBK));

FDCPE_ld1: FDCPE port map (ld1,ld1_D,clk,NOT rst_n,'0');
ld1_D <= ((u_queue/ct(0) AND NOT busy_0_OBUF.LFBK)
	OR (u_queue/ct(1) AND NOT busy_0_OBUF.LFBK));

FDCPE_ld2: FDCPE port map (ld2,ld2_D,clk,NOT rst_n,'0');
ld2_D <= ((u_queue/ct(0) AND busy(0).PIN AND NOT busy(1).PIN)
	OR (u_queue/ct(1) AND busy(0).PIN AND NOT busy(1).PIN));

FDCPE_ld3: FDCPE port map (ld3,ld3_D,clk,NOT rst_n,'0');
ld3_D <= ((u_queue/ct(0) AND busy(0).PIN AND busy(1).PIN AND 
	NOT busy(2).PIN)
	OR (u_queue/ct(1) AND busy(0).PIN AND busy(1).PIN AND 
	NOT busy(2).PIN));

FDCPE_num10: FDCPE port map (num1(0),num1_D(0),clk,NOT rst_n,'0');
num1_D(0) <= ((NOT num1_0_OBUF.LFBK AND NOT ld1.PIN)
	OR (ld1.PIN AND NOT dn1(0).PIN)
	OR (busy(0).PIN AND NOT ld1.PIN AND NOT clk1(1).PIN AND 
	NOT clk1(2).PIN AND NOT clk1(3).PIN));

FDCPE_num11: FDCPE port map (num1(1),num1_D(1),clk,NOT rst_n,'0');
num1_D(1) <= ((NOT num1_1_OBUF.LFBK AND NOT ld1.PIN)
	OR (ld1.PIN AND NOT dn1(1).PIN)
	OR (busy(0).PIN AND NOT ld1.PIN AND NOT clk1(1).PIN AND 
	NOT clk1(2).PIN AND NOT clk1(3).PIN));

FDCPE_num12: FDCPE port map (num1(2),num1_D(2),clk,NOT rst_n,'0');
num1_D(2) <= ((ld1_OBUF.LFBK AND NOT dn1(2).PIN)
	OR (NOT ld1_OBUF.LFBK AND NOT num1_2_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK AND NOT clk1_3_OBUF.LFBK));

FDCPE_num13: FDCPE port map (num1(3),num1_D(3),clk,NOT rst_n,'0');
num1_D(3) <= ((ld1_OBUF.LFBK AND NOT dn1(3).PIN)
	OR (NOT ld1_OBUF.LFBK AND NOT num1_3_OBUF.LFBK)
	OR (busy_0_OBUF.LFBK AND NOT ld1_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK AND NOT clk1_3_OBUF.LFBK));

FDCPE_num20: FDCPE port map (num2(0),num2_D(0),clk,NOT rst_n,'0');
num2_D(0) <= ((NOT dn2_0_OBUF.LFBK AND ld2.PIN)
	OR (NOT num2_0_OBUF.LFBK AND NOT ld2.PIN)
	OR (busy(1).PIN AND NOT ld2.PIN AND NOT clk2(1).PIN AND 
	NOT clk2(2).PIN AND NOT clk2(3).PIN));

FDCPE_num21: FDCPE port map (num2(1),num2_D(1),clk,NOT rst_n,'0');
num2_D(1) <= ((NOT dn2_1_OBUF.LFBK AND ld2.PIN)
	OR (NOT num2_1_OBUF.LFBK AND NOT ld2.PIN)
	OR (busy(1).PIN AND NOT ld2.PIN AND NOT clk2(1).PIN AND 
	NOT clk2(2).PIN AND NOT clk2(3).PIN));

FDCPE_num22: FDCPE port map (num2(2),num2_D(2),clk,NOT rst_n,'0');
num2_D(2) <= ((NOT num2_2_OBUF.LFBK AND NOT ld2.PIN)
	OR (ld2.PIN AND NOT dn2(2).PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK AND NOT ld2.PIN));

FDCPE_num23: FDCPE port map (num2(3),num2_D(3),clk,NOT rst_n,'0');
num2_D(3) <= ((NOT num2_3_OBUF.LFBK AND NOT ld2.PIN)
	OR (ld2.PIN AND NOT dn2(3).PIN)
	OR (busy_1_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK AND NOT ld2.PIN));

FDCPE_num30: FDCPE port map (num3(0),num3_D(0),clk,NOT rst_n,'0');
num3_D(0) <= ((NOT num3_0_OBUF.LFBK AND NOT ld3.PIN)
	OR (ld3.PIN AND NOT dn3(0).PIN)
	OR (busy_2_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK AND NOT ld3.PIN));

FDCPE_num31: FDCPE port map (num3(1),num3_D(1),clk,NOT rst_n,'0');
num3_D(1) <= ((NOT num3_1_OBUF.LFBK AND NOT ld3.PIN)
	OR (ld3.PIN AND NOT dn3(1).PIN)
	OR (NOT ld3.PIN AND busy(2).PIN AND NOT clk3(1).PIN AND 
	NOT clk3(2).PIN AND NOT clk3(3).PIN));

FDCPE_num32: FDCPE port map (num3(2),num3_D(2),clk,NOT rst_n,'0');
num3_D(2) <= ((NOT num3_2_OBUF.LFBK AND NOT ld3.PIN)
	OR (ld3.PIN AND NOT dn3(2).PIN)
	OR (NOT ld3.PIN AND busy(2).PIN AND NOT clk3(1).PIN AND 
	NOT clk3(2).PIN AND NOT clk3(3).PIN));

FDCPE_num33: FDCPE port map (num3(3),num3_D(3),clk,NOT rst_n,'0');
num3_D(3) <= ((NOT num3_3_OBUF.LFBK AND NOT ld3.PIN)
	OR (ld3.PIN AND NOT dn3(3).PIN)
	OR (NOT ld3.PIN AND busy(2).PIN AND NOT clk3(1).PIN AND 
	NOT clk3(2).PIN AND NOT clk3(3).PIN));

FTCPE_qdbg0: FTCPE port map (qdbg(0),qdbg_T(0),clk,NOT rst_n,'0');
qdbg_T(0) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(0) AND 
	NOT qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(0) AND 
	qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_time(0) AND 
	NOT qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(0) AND 
	qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK));

FTCPE_qdbg1: FTCPE port map (qdbg(1),qdbg_T(1),clk,NOT rst_n,'0');
qdbg_T(1) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_1_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_1_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_1_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_1_OBUF.LFBK));

FTCPE_qdbg2: FTCPE port map (qdbg(2),qdbg_T(2),clk,NOT rst_n,'0');
qdbg_T(2) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_2_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_2_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_2_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_2_OBUF.LFBK));

FTCPE_qdbg3: FTCPE port map (qdbg(3),qdbg_T(3),clk,NOT rst_n,'0');
qdbg_T(3) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_3_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_3_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_3_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_3_OBUF.LFBK));

FTCPE_qdbg4: FTCPE port map (qdbg(4),qdbg_T(4),clk,NOT rst_n,'0');
qdbg_T(4) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_4_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_4_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_4_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_4_OBUF.LFBK));

FTCPE_qdbg5: FTCPE port map (qdbg(5),qdbg_T(5),clk,NOT rst_n,'0');
qdbg_T(5) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_5_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_5_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_5_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_5_OBUF.LFBK));

FTCPE_qdbg6: FTCPE port map (qdbg(6),qdbg_T(6),clk,NOT rst_n,'0');
qdbg_T(6) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_6_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_6_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_6_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_6_OBUF.LFBK));

FTCPE_qdbg7: FTCPE port map (qdbg(7),qdbg_T(7),clk,NOT rst_n,'0');
qdbg_T(7) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_7_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_7_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_7_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_7_OBUF.LFBK));

FTCPE_qdbg8: FTCPE port map (qdbg(8),qdbg_T(8),clk,NOT rst_n,'0');
qdbg_T(8) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(0) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_8_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(0) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_8_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_time(0) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_8_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(0) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_8_OBUF.LFBK));

FTCPE_qdbg9: FTCPE port map (qdbg(9),qdbg_T(9),clk,NOT rst_n,'0');
qdbg_T(9) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_9_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_9_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_9_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_9_OBUF.LFBK));

FTCPE_qdbg10: FTCPE port map (qdbg(10),qdbg_T(10),clk,NOT rst_n,'0');
qdbg_T(10) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(2) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_10_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(2) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_10_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_time(2) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_10_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(2) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_10_OBUF.LFBK));

FTCPE_qdbg11: FTCPE port map (qdbg(11),qdbg_T(11),clk,NOT rst_n,'0');
qdbg_T(11) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_11_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_11_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_11_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_11_OBUF.LFBK));

FTCPE_qdbg12: FTCPE port map (qdbg(12),qdbg_T(12),clk,NOT rst_n,'0');
qdbg_T(12) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_12_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_12_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_12_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_12_OBUF.LFBK));

FTCPE_qdbg13: FTCPE port map (qdbg(13),qdbg_T(13),clk,NOT rst_n,'0');
qdbg_T(13) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_13_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_13_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_13_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_13_OBUF.LFBK));

FTCPE_qdbg14: FTCPE port map (qdbg(14),qdbg_T(14),clk,NOT rst_n,'0');
qdbg_T(14) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_14_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_14_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_14_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_14_OBUF.LFBK));

FTCPE_qdbg15: FTCPE port map (qdbg(15),qdbg_T(15),clk,NOT rst_n,'0');
qdbg_T(15) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_15_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_15_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_15_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_15_OBUF.LFBK));

FTCPE_qdbg16: FTCPE port map (qdbg(16),qdbg_T(16),clk,NOT rst_n,'0');
qdbg_T(16) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(0) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_16_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(0) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_16_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_time(0) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_16_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(0) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_16_OBUF.LFBK));

FTCPE_qdbg17: FTCPE port map (qdbg(17),qdbg_T(17),clk,NOT rst_n,'0');
qdbg_T(17) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_17_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_17_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_17_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_17_OBUF.LFBK));

FTCPE_qdbg18: FTCPE port map (qdbg(18),qdbg_T(18),clk,NOT rst_n,'0');
qdbg_T(18) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(2) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_18_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(2) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_18_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_time(2) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_18_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(2) AND 
	NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_18_OBUF.LFBK));

FTCPE_qdbg19: FTCPE port map (qdbg(19),qdbg_T(19),clk,NOT rst_n,'0');
qdbg_T(19) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_19_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_19_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_19_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_19_OBUF.LFBK));

FTCPE_qdbg20: FTCPE port map (qdbg(20),qdbg_T(20),clk,NOT rst_n,'0');
qdbg_T(20) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_20_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_20_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_20_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_20_OBUF.LFBK));

FTCPE_qdbg21: FTCPE port map (qdbg(21),qdbg_T(21),clk,NOT rst_n,'0');
qdbg_T(21) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_21_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_21_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_21_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_21_OBUF.LFBK));

FTCPE_qdbg22: FTCPE port map (qdbg(22),qdbg_T(22),clk,NOT rst_n,'0');
qdbg_T(22) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_22_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_22_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_22_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_22_OBUF.LFBK));

FTCPE_qdbg23: FTCPE port map (qdbg(23),qdbg_T(23),clk,NOT rst_n,'0');
qdbg_T(23) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_23_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_23_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_23_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_23_OBUF.LFBK));

FTCPE_u_queue/ct0: FTCPE port map (u_queue/ct(0),u_queue/ct_T(0),clk,NOT rst_n,'0');
u_queue/ct_T(0) <= ((in_valid AND u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK AND fifo_re_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(0).LFBK AND 
	u_queue/ct(1).LFBK AND fifo_re_OBUF.LFBK)
	OR (NOT in_valid AND NOT fifo_re_OBUF.LFBK)
	OR (NOT in_valid AND NOT u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK)
	OR (u_queue/ct(0).LFBK AND u_queue/ct(1).LFBK AND 
	NOT fifo_re_OBUF.LFBK));

FTCPE_u_queue/ct1: FTCPE port map (u_queue/ct(1),u_queue/ct_T(1),clk,NOT rst_n,'0');
u_queue/ct_T(1) <= ((in_valid AND u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK AND NOT fifo_re_OBUF.LFBK)
	OR (NOT in_valid AND NOT u_queue/ct(0).LFBK AND 
	u_queue/ct(1).LFBK AND fifo_re_OBUF.LFBK));

FTCPE_u_queue/hd0: FTCPE port map (u_queue/hd(0),u_queue/hd_T(0),clk,NOT rst_n,'0');
u_queue/hd_T(0) <= ((NOT fifo_re_OBUF.LFBK)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
	OR (u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK));

FTCPE_u_queue/hd1: FTCPE port map (u_queue/hd(1),u_queue/hd_T(1),clk,NOT rst_n,'0');
u_queue/hd_T(1) <= ((NOT fifo_re_OBUF.LFBK)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
	OR (NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK));

FTCPE_u_queue/tl0: FTCPE port map (u_queue/tl(0),u_queue/tl_T(0),clk,NOT rst_n,'0');
u_queue/tl_T(0) <= ((NOT in_valid)
	OR (u_queue/ct(0) AND u_queue/ct(1))
	OR (NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK));

FTCPE_u_queue/tl1: FTCPE port map (u_queue/tl(1),u_queue/tl_T(1),clk,NOT rst_n,'0');
u_queue/tl_T(1) <= ((NOT in_valid)
	OR (u_queue/ct(0) AND u_queue/ct(1))
	OR (NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144-7-PQ160


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              81 VCC                           
  2 TIE                              82 in_time<0>                    
  3 dt3<0>                           83 TIE                           
  4 TIE                              84 num3<3>                       
  5 dt3<1>                           85 dn1<0>                        
  6 TIE                              86 qdbg<17>                      
  7 dn2<3>                           87 TIE                           
  8 TIE                              88 qdbg<1>                       
  9 dt2<1>                           89 qdbg<2>                       
 10 VCC                              90 TIE                           
 11 dn1<3>                           91 TIE                           
 12 TIE                              92 in_time<2>                    
 13 ld3                              93 num3<1>                       
 14 dt1<0>                           94 VCC                           
 15 dt2<0>                           95 qdbg<9>                       
 16 TIE                              96 fifo_tim<1>                   
 17 TIE                              97 TIE                           
 18 dn3<2>                           98 num3<2>                       
 19 dn2<0>                           99 GND                           
 20 GND                             100 GND                           
 21 in_num<0>                       101 qdbg<11>                      
 22 dn1<1>                          102 fifo_num<2>                   
 23 fifo_num<0>                     103 fifo_num<3>                   
 24 fifo_num<1>                     104 fifo_tim<3>                   
 25 TIE                             105 qdbg<19>                      
 26 num2<1>                         106 num1<0>                       
 27 dn2<1>                          107 qdbg<3>                       
 28 fifo_re                         108 fifo_full                     
 29 TIE                             109 fifo_tim<0>                   
 30 TIE                             110 GND                           
 31 GND                             111 in_num<3>                     
 32 TIE                             112 num1<1>                       
 33 clk                             113 TIE                           
 34 num2<0>                         114 dt2<3>                        
 35 TIE                             115 TIE                           
 36 ld2                             116 TIE                           
 37 TIE                             117 qdbg<12>                      
 38 fifo_emp                        118 TIE                           
 39 dn3<1>                          119 qdbg<13>                      
 40 GND                             120 GND                           
 41 VCC                             121 VCC                           
 42 TIE                             122 qdbg<15>                      
 43 TIE                             123 qdbg<14>                      
 44 dt2<2>                          124 qdbg<20>                      
 45 fifo_tim<2>                     125 qdbg<21>                      
 46 VCC                             126 qdbg<22>                      
 47 dn1<2>                          127 GND                           
 48 dt3<3>                          128 qdbg<4>                       
 49 in_num<2>                       129 qdbg<23>                      
 50 dn2<2>                          130 qdbg<7>                       
 51 GND                             131 TIE                           
 52 TIE                             132 clk1<0>                       
 53 dt1<1>                          133 qdbg<5>                       
 54 in_valid                        134 qdbg<6>                       
 55 dt1<3>                          135 TIE                           
 56 dt1<2>                          136 TDO                           
 57 dt3<2>                          137 GND                           
 58 clk2<0>                         138 TIE                           
 59 TIE                             139 TIE                           
 60 clk3<2>                         140 clk1<2>                       
 61 VCC                             141 VCC                           
 62 clk3<3>                         142 qdbg<16>                      
 63 num2<2>                         143 in_time<3>                    
 64 num3<0>                         144 qdbg<8>                       
 65 clk3<1>                         145 clk1<3>                       
 66 clk2<2>                         146 num1<3>                       
 67 clk3<0>                         147 qdbg<0>                       
 68 busy<1>                         148 busy<0>                       
 69 TIE                             149 qdbg<10>                      
 70 GND                             150 qdbg<18>                      
 71 TDI                             151 num1<2>                       
 72 TIE                             152 in_time<1>                    
 73 TMS                             153 ld1                           
 74 clk2<3>                         154 in_num<1>                     
 75 TCK                             155 TIE                           
 76 num2<3>                         156 clk1<1>                       
 77 clk2<1>                         157 VCC                           
 78 busy<2>                         158 dn3<3>                        
 79 dn3<0>                          159 rst_n                         
 80 GND                             160 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
