```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity exp3 is
port( a: in std_logic_vector(2 downto 0);
  b: out std_logic_vector(7 downto 0));
end exp3;
architecture Behavioral of exp3 is
begin
process(a)
begin
 case a is
  when "000"=> b <="11111110";
  when "001"=> b <="11111101";
  when "010"=> b <="11111011";
  when "011"=> b <="11110111";
  when "100"=> b <="11101111";
  when "101"=> b <="11011111";
  when "110"=> b <="10111111";
  when "111"=> b <="01111111";
  when others=> b <="11111111";
 end case;
end process;
end Behavioral;

```

