
*** Running vivado
    with args -log bram_reader.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_reader.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bram_reader.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rasmus/apps/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bram_reader -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29046 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1730.195 ; gain = 152.715 ; free physical = 2910 ; free virtual = 13649
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_reader' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:13]
WARNING: [Synth 8-5640] Port 'ddr_addr' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_ba' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_cas_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_ck_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_ck_p' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_cke' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_cs_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_dm' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_dq' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_dqs_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_dqs_p' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_odt' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_ras_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_reset_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'ddr_we_n' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'fixed_io_ddr_vrn' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'fixed_io_ddr_vrp' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'fixed_io_mio' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_clk' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_porb' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_srstb' is missing in component declaration [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:15]
INFO: [Synth 8-3491] module 'design_bram_wrapper' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/hdl/design_bram_wrapper.vhd:14' bound to instance 'mapping_1' of component 'design_bram_wrapper' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:35]
INFO: [Synth 8-638] synthesizing module 'design_bram_wrapper' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/hdl/design_bram_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'design_bram' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:14' bound to instance 'design_bram_i' of component 'design_bram' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/hdl/design_bram_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_bram' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:51]
INFO: [Synth 8-3491] module 'design_bram_axi_bram_ctrl_0_0' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_bram_axi_bram_ctrl_0_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:468]
INFO: [Synth 8-638] synthesizing module 'design_bram_axi_bram_ctrl_0_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_axi_bram_ctrl_0_0_stub.vhdl:58]
INFO: [Synth 8-3491] module 'design_bram_axi_bram_ctrl_0_bram_0' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'design_bram_axi_bram_ctrl_0_bram_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:518]
INFO: [Synth 8-638] synthesizing module 'design_bram_axi_bram_ctrl_0_bram_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_axi_bram_ctrl_0_bram_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_bram_axi_smc_0' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_bram_axi_smc_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:530]
INFO: [Synth 8-638] synthesizing module 'design_bram_axi_smc_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_axi_smc_0_stub.vhdl:84]
INFO: [Synth 8-3491] module 'design_bram_blk_mem_gen_0_0' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_bram_blk_mem_gen_0_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:606]
INFO: [Synth 8-638] synthesizing module 'design_bram_blk_mem_gen_0_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_bram_processing_system7_0_0' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_bram_processing_system7_0_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:626]
INFO: [Synth 8-638] synthesizing module 'design_bram_processing_system7_0_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_processing_system7_0_0_stub.vhdl:76]
INFO: [Synth 8-3491] module 'design_bram_rst_ps7_0_50M_0' declared at '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'design_bram_rst_ps7_0_50M_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:694]
INFO: [Synth 8-638] synthesizing module 'design_bram_rst_ps7_0_50M_0' [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/.Xil/Vivado-29022-Lenovo-Ideapad/realtime/design_bram_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_bram' (1#1) [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/synth/design_bram.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_bram_wrapper' (2#1) [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/hdl/design_bram_wrapper.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bram_reader' (3#1) [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/new/bram_reader.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.914 ; gain = 211.434 ; free physical = 2935 ; free virtual = 13675
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.883 ; gain = 214.402 ; free physical = 2932 ; free virtual = 13672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.883 ; gain = 214.402 ; free physical = 2932 ; free virtual = 13672
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc] for cell 'mapping_1/design_bram_i/processing_system7_0'
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc] for cell 'mapping_1/design_bram_i/processing_system7_0'
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_blk_mem_gen_0_0/design_bram_blk_mem_gen_0_0/design_bram_blk_mem_gen_0_0_in_context.xdc] for cell 'mapping_1/design_bram_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_blk_mem_gen_0_0/design_bram_blk_mem_gen_0_0/design_bram_blk_mem_gen_0_0_in_context.xdc] for cell 'mapping_1/design_bram_i/blk_mem_gen_0'
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mapping_1/design_bram_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mapping_1/design_bram_i/axi_bram_ctrl_0'
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_axi_smc_0/design_bram_axi_smc_0/design_bram_axi_smc_0_in_context.xdc] for cell 'mapping_1/design_bram_i/axi_smc'
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_axi_smc_0/design_bram_axi_smc_0/design_bram_axi_smc_0_in_context.xdc] for cell 'mapping_1/design_bram_i/axi_smc'
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0_in_context.xdc] for cell 'mapping_1/design_bram_i/rst_ps7_0_50M'
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0_in_context.xdc] for cell 'mapping_1/design_bram_i/rst_ps7_0_50M'
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'mapping_1/design_bram_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'mapping_1/design_bram_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/constrs_1/imports/lab_ps_pl_test_help/pynq_constrain.xdc]
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/constrs_1/imports/lab_ps_pl_test_help/pynq_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.srcs/constrs_1/imports/lab_ps_pl_test_help/pynq_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bram_reader_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bram_reader_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.539 ; gain = 0.000 ; free physical = 2835 ; free virtual = 13575
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.539 ; gain = 0.000 ; free physical = 2835 ; free virtual = 13575
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mapping_1/design_bram_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mapping_1/design_bram_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2908 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2908 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mapping_1/design_bram_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2908 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2909 ; free virtual = 13650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2905 ; free virtual = 13647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mapping_1/design_bram_i/processing_system7_0/FCLK_CLK0' to pin 'mapping_1/design_bram_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mapping_1/design_bram_i/axi_bram_ctrl_0/bram_clk_a' to pin 'mapping_1/design_bram_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mapping_1/design_bram_i/axi_bram_ctrl_0/bram_clk_b' to pin 'mapping_1/design_bram_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2766 ; free virtual = 13514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2766 ; free virtual = 13514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2764 ; free virtual = 13513
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_bram_axi_bram_ctrl_0_0      |         1|
|2     |design_bram_axi_bram_ctrl_0_bram_0 |         1|
|3     |design_bram_axi_smc_0              |         1|
|4     |design_bram_blk_mem_gen_0_0        |         1|
|5     |design_bram_processing_system7_0_0 |         1|
|6     |design_bram_rst_ps7_0_50M_0        |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |design_bram_axi_bram_ctrl_0_0_bbox_0      |     1|
|2     |design_bram_axi_bram_ctrl_0_bram_0_bbox_1 |     1|
|3     |design_bram_axi_smc_0_bbox_2              |     1|
|4     |design_bram_blk_mem_gen_0_0_bbox_3        |     1|
|5     |design_bram_processing_system7_0_0_bbox_4 |     1|
|6     |design_bram_rst_ps7_0_50M_0_bbox_5        |     1|
|7     |IBUF                                      |     1|
|8     |OBUF                                      |     4|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   630|
|2     |  mapping_1       |design_bram_wrapper |   625|
|3     |    design_bram_i |design_bram         |   625|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2774 ; free virtual = 13523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1915.508 ; gain = 214.402 ; free physical = 2832 ; free virtual = 13580
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.508 ; gain = 338.027 ; free physical = 2832 ; free virtual = 13580
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1915.508 ; gain = 0.000 ; free physical = 2778 ; free virtual = 13526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1915.508 ; gain = 523.625 ; free physical = 2867 ; free virtual = 13615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1915.508 ; gain = 0.000 ; free physical = 2867 ; free virtual = 13615
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1/bram_reader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_reader_utilization_synth.rpt -pb bram_reader_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 13:29:17 2019...
