Analysis & Synthesis report for quartus
Mon Aug 26 16:31:52 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state
 11. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state
 12. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state
 13. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state
 14. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state
 15. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state
 16. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state
 17. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state
 18. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state
 19. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state
 20. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state
 21. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state
 22. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state
 23. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state
 24. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state
 25. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state
 26. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state
 27. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state
 28. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state
 29. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state
 30. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state
 31. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state
 32. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state
 33. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state
 34. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state
 35. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state
 36. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state
 37. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state
 38. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state
 39. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state
 40. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state
 41. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state
 42. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state
 43. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state
 44. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state
 45. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state
 46. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state
 47. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state
 48. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state
 49. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state
 50. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state
 51. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state
 52. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state
 53. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state
 54. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state
 55. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state
 56. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state
 57. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state
 58. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state
 59. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state
 60. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state
 61. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state
 62. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state
 63. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state
 64. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state
 65. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state
 66. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state
 67. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state
 68. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state
 69. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state
 70. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state
 71. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state
 72. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state
 73. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state
 74. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state
 75. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state
 76. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state
 77. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state
 78. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state
 79. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state
 80. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state
 81. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state
 82. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state
 83. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state
 84. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state
 85. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state
 86. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state
 87. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state
 88. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state
 89. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state
 90. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state
 91. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state
 92. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state
 93. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state
 94. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state
 95. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state
 96. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state
 97. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state
 98. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state
 99. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state
100. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state
101. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state
102. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state
103. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state
104. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state
105. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state
106. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state
107. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state
108. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state
109. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state
110. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state
111. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state
112. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state
113. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state
114. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state
115. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state
116. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state
117. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state
118. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state
119. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state
120. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state
121. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state
122. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state
123. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state
124. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state
125. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state
126. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state
127. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state
128. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state
129. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state
130. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state
131. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state
132. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state
133. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state
134. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state
135. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state
136. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state
137. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state
138. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state
139. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state
140. Registers Removed During Synthesis
141. Removed Registers Triggering Further Register Optimizations
142. General Register Statistics
143. Inverted Register Statistics
144. Registers Packed Into Inferred Megafunctions
145. Multiplexer Restructuring Statistics (Restructuring Performed)
146. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
147. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
148. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
149. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
150. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated
151. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated
152. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
153. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
154. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
155. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
156. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
157. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
158. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
159. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
160. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
161. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
162. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
163. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
164. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
165. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
166. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
167. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
168. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
169. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
170. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
171. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
172. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
173. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
174. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
175. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
176. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
177. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
178. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
179. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
180. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
181. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
182. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
183. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
184. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
185. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
186. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
187. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
188. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
189. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
190. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
191. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
192. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
193. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
194. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
195. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
196. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
197. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
198. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
199. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
200. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
201. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
202. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
203. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
204. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
205. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
206. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
207. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
208. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
209. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
210. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
211. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
212. Parameter Settings for User Entity Instance: Top-level Entity: |top_ms
213. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb
214. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec
215. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb
216. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb
217. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb
218. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb
219. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo
220. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst
221. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo
222. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo
223. Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0
224. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb
225. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb
226. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb
227. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags
228. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb
229. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1
230. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr
231. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu
232. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
233. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
234. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec
235. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs
236. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu
237. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1
238. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr
239. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu
240. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
241. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
242. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec
243. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs
244. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu
245. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1
246. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr
247. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu
248. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
249. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
250. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec
251. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs
252. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu
253. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1
254. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr
255. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu
256. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
257. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
258. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec
259. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs
260. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu
261. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1
262. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr
263. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu
264. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
265. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
266. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec
267. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs
268. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu
269. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1
270. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr
271. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu
272. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
273. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
274. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec
275. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs
276. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu
277. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1
278. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr
279. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu
280. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
281. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
282. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec
283. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs
284. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu
285. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1
286. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr
287. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu
288. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
289. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
290. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec
291. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs
292. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu
293. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1
294. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr
295. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu
296. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
297. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
298. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec
299. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs
300. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu
301. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1
302. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr
303. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu
304. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
305. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
306. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec
307. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs
308. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu
309. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1
310. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr
311. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu
312. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
313. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
314. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec
315. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs
316. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu
317. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1
318. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr
319. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu
320. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
321. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
322. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec
323. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs
324. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu
325. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1
326. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr
327. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu
328. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
329. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
330. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec
331. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs
332. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu
333. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1
334. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr
335. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu
336. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
337. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
338. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec
339. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs
340. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu
341. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1
342. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr
343. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu
344. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
345. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
346. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec
347. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs
348. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu
349. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1
350. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr
351. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu
352. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
353. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
354. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec
355. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs
356. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu
357. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1
358. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr
359. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu
360. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
361. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
362. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec
363. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs
364. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu
365. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1
366. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr
367. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu
368. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
369. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
370. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec
371. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs
372. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu
373. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1
374. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr
375. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu
376. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
377. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
378. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec
379. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs
380. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu
381. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1
382. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr
383. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu
384. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
385. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
386. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec
387. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs
388. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu
389. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1
390. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr
391. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu
392. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
393. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
394. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec
395. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs
396. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu
397. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1
398. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr
399. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu
400. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
401. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
402. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec
403. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs
404. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu
405. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1
406. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr
407. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu
408. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
409. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
410. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec
411. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs
412. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu
413. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1
414. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr
415. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu
416. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
417. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
418. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec
419. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs
420. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu
421. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1
422. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr
423. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu
424. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
425. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
426. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec
427. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs
428. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu
429. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1
430. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr
431. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu
432. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
433. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
434. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec
435. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs
436. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu
437. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1
438. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr
439. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu
440. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
441. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
442. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec
443. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs
444. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu
445. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1
446. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr
447. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu
448. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
449. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
450. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec
451. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs
452. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu
453. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1
454. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr
455. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu
456. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
457. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
458. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec
459. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs
460. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu
461. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1
462. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr
463. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu
464. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
465. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
466. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec
467. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs
468. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu
469. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1
470. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr
471. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu
472. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
473. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
474. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec
475. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs
476. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu
477. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1
478. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr
479. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu
480. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
481. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
482. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec
483. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs
484. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu
485. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1
486. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr
487. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu
488. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
489. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
490. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec
491. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs
492. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu
493. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1
494. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr
495. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu
496. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
497. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
498. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec
499. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs
500. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu
501. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1
502. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr
503. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu
504. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
505. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
506. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec
507. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs
508. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu
509. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1
510. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr
511. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu
512. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
513. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
514. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec
515. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs
516. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu
517. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1
518. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr
519. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu
520. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
521. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
522. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec
523. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs
524. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu
525. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1
526. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr
527. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu
528. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
529. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
530. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec
531. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs
532. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu
533. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1
534. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr
535. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu
536. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
537. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
538. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec
539. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs
540. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu
541. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1
542. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr
543. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu
544. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
545. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
546. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec
547. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs
548. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu
549. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1
550. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr
551. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu
552. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
553. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
554. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec
555. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs
556. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu
557. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1
558. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr
559. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu
560. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
561. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
562. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec
563. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs
564. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu
565. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1
566. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr
567. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu
568. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
569. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
570. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec
571. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs
572. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu
573. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1
574. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr
575. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu
576. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
577. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
578. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec
579. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs
580. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu
581. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1
582. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr
583. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu
584. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
585. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
586. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec
587. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs
588. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu
589. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1
590. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr
591. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu
592. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
593. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
594. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec
595. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs
596. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu
597. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1
598. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr
599. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu
600. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
601. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
602. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec
603. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs
604. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu
605. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1
606. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr
607. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu
608. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
609. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
610. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec
611. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs
612. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu
613. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1
614. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr
615. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu
616. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
617. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
618. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec
619. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs
620. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu
621. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1
622. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr
623. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu
624. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
625. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
626. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec
627. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs
628. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu
629. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1
630. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr
631. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu
632. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
633. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
634. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec
635. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs
636. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu
637. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1
638. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr
639. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu
640. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
641. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
642. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec
643. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs
644. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu
645. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1
646. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr
647. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu
648. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
649. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
650. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec
651. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs
652. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu
653. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1
654. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr
655. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu
656. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
657. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
658. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec
659. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs
660. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu
661. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1
662. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr
663. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu
664. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
665. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
666. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec
667. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs
668. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu
669. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1
670. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr
671. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu
672. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
673. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
674. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec
675. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs
676. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu
677. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1
678. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr
679. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu
680. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
681. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
682. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec
683. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs
684. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu
685. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1
686. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr
687. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu
688. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
689. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
690. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec
691. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs
692. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu
693. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1
694. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr
695. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu
696. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
697. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
698. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec
699. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs
700. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu
701. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1
702. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr
703. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu
704. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
705. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
706. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec
707. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs
708. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu
709. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1
710. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr
711. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu
712. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
713. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
714. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec
715. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs
716. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu
717. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1
718. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr
719. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu
720. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
721. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
722. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec
723. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs
724. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu
725. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1
726. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr
727. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu
728. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
729. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
730. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec
731. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs
732. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu
733. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1
734. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr
735. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu
736. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
737. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
738. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec
739. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs
740. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu
741. Parameter Settings for User Entity Instance: seven_display:ssd_0
742. Parameter Settings for User Entity Instance: seven_display:ssd_1
743. Parameter Settings for User Entity Instance: seven_display:ssd_2
744. Parameter Settings for User Entity Instance: seven_display:ssd_3
745. Parameter Settings for User Entity Instance: seven_display:ssd_4
746. Parameter Settings for User Entity Instance: seven_display:ssd_5
747. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
748. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
749. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
750. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
751. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
752. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0
753. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
754. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
755. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
756. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
757. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
758. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
759. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
760. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
761. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
762. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
763. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
764. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
765. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
766. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
767. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
768. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
769. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
770. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
771. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
772. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
773. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
774. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
775. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
776. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
777. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
778. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
779. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
780. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
781. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
782. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
783. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
784. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
785. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
786. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
787. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
788. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
789. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
790. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
791. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
792. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
793. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
794. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
795. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
796. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
797. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
798. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
799. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
800. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
801. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
802. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
803. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
804. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
805. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
806. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
807. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
808. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
809. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
810. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
811. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
812. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
813. altsyncram Parameter Settings by Entity Instance
814. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec"
815. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
816. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
817. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu"
818. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr"
819. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1"
820. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec"
821. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
822. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
823. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu"
824. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr"
825. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1"
826. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec"
827. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
828. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
829. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu"
830. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr"
831. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1"
832. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec"
833. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
834. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
835. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu"
836. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr"
837. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1"
838. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec"
839. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
840. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
841. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu"
842. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr"
843. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1"
844. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec"
845. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
846. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
847. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu"
848. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr"
849. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1"
850. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec"
851. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
852. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
853. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu"
854. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr"
855. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1"
856. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec"
857. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
858. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
859. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu"
860. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr"
861. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1"
862. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec"
863. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
864. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
865. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu"
866. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr"
867. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1"
868. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec"
869. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
870. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
871. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu"
872. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr"
873. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1"
874. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec"
875. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
876. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
877. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu"
878. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr"
879. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1"
880. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec"
881. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
882. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
883. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu"
884. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr"
885. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1"
886. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec"
887. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
888. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
889. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu"
890. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr"
891. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1"
892. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec"
893. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
894. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
895. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu"
896. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr"
897. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1"
898. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec"
899. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
900. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
901. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu"
902. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr"
903. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1"
904. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec"
905. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
906. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
907. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu"
908. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr"
909. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1"
910. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec"
911. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
912. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
913. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu"
914. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr"
915. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1"
916. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec"
917. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
918. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
919. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu"
920. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr"
921. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1"
922. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec"
923. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
924. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
925. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu"
926. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr"
927. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1"
928. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec"
929. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
930. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
931. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu"
932. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr"
933. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1"
934. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec"
935. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
936. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
937. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu"
938. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr"
939. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1"
940. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec"
941. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
942. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
943. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu"
944. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr"
945. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1"
946. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec"
947. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
948. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
949. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu"
950. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr"
951. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1"
952. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec"
953. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
954. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
955. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu"
956. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr"
957. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1"
958. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec"
959. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
960. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
961. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu"
962. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr"
963. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1"
964. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec"
965. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
966. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
967. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu"
968. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr"
969. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1"
970. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec"
971. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
972. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
973. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu"
974. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr"
975. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1"
976. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec"
977. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
978. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
979. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu"
980. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr"
981. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1"
982. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec"
983. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
984. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
985. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu"
986. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr"
987. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1"
988. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec"
989. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
990. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
991. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu"
992. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr"
993. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1"
994. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec"
995. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
996. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
997. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu"
998. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr"
999. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1"
1000. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec"
1001. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1002. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1003. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu"
1004. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr"
1005. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1"
1006. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"
1007. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1008. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1009. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"
1010. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr"
1011. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"
1012. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"
1013. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1014. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1015. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"
1016. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr"
1017. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"
1018. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"
1019. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1020. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1021. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"
1022. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr"
1023. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"
1024. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"
1025. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1026. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1027. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"
1028. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr"
1029. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"
1030. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"
1031. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1032. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1033. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"
1034. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr"
1035. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"
1036. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"
1037. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1038. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1039. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"
1040. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr"
1041. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"
1042. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"
1043. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1044. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1045. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"
1046. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr"
1047. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"
1048. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"
1049. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1050. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1051. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"
1052. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr"
1053. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"
1054. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"
1055. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1056. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1057. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"
1058. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr"
1059. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"
1060. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"
1061. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1062. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1063. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"
1064. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr"
1065. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"
1066. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"
1067. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1068. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1069. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"
1070. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr"
1071. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"
1072. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"
1073. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1074. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1075. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"
1076. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr"
1077. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"
1078. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"
1079. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1080. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1081. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"
1082. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr"
1083. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"
1084. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"
1085. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1086. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1087. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"
1088. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr"
1089. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"
1090. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"
1091. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1092. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1093. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"
1094. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr"
1095. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"
1096. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"
1097. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1098. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1099. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"
1100. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr"
1101. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"
1102. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"
1103. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1104. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1105. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"
1106. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr"
1107. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"
1108. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"
1109. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1110. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1111. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"
1112. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr"
1113. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"
1114. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"
1115. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1116. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1117. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"
1118. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr"
1119. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"
1120. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"
1121. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1122. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1123. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"
1124. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr"
1125. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"
1126. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"
1127. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1128. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1129. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"
1130. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr"
1131. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"
1132. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"
1133. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1134. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1135. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"
1136. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr"
1137. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"
1138. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"
1139. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1140. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1141. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"
1142. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr"
1143. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"
1144. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"
1145. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1146. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1147. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"
1148. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr"
1149. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"
1150. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"
1151. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1152. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1153. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"
1154. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr"
1155. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"
1156. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"
1157. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1158. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1159. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"
1160. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr"
1161. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"
1162. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"
1163. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1164. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1165. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"
1166. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr"
1167. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"
1168. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"
1169. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1170. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1171. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"
1172. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr"
1173. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"
1174. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"
1175. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1176. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1177. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"
1178. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr"
1179. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"
1180. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"
1181. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1182. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1183. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"
1184. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr"
1185. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"
1186. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"
1187. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1188. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1189. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"
1190. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr"
1191. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"
1192. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"
1193. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1194. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1195. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"
1196. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr"
1197. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"
1198. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"
1199. Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"
1200. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo"
1201. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo"
1202. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"
1203. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"
1204. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"
1205. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"
1206. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"
1207. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"
1208. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb"
1209. Port Connectivity Checks: "vmicro16_soc:soc"
1210. Post-Synthesis Netlist Statistics for Top Partition
1211. Elapsed Time Per Partition
1212. Analysis & Synthesis Messages
1213. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Aug 26 16:31:51 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; quartus                                     ;
; Top-level Entity Name           ; top_ms                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 26658                                       ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 159,744                                     ;
; Total DSP Blocks                ; 64                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_ms             ; quartus            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.69        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.3%      ;
;     Processor 3            ;  23.3%      ;
;     Processor 4            ;  22.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../../vmicro16_periph.v                        ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v                                           ;         ;
; ../../uart/uart.v                              ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/uart.v                                                 ;         ;
; ../../uart/uart_fifo.v                         ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v                                            ;         ;
; ../../uart/fifo.v                              ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v                                                 ;         ;
; ../../uart/apb_uart.v                          ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v                                             ;         ;
; ../../vmicro16_soc_config.v                    ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc_config.v                                       ;         ;
; ../../vmicro16_soc.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v                                              ;         ;
; ../../vmicro16_isa.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_isa.v                                              ;         ;
; ../../vmicro16.v                               ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16.v                                                  ;         ;
; ../../top_ms.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/top_ms.v                                                    ;         ;
; ../../formal.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/formal.v                                                    ;         ;
; ../../clog2.v                                  ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/clog2.v                                                     ;         ;
; ../../apb_intercon.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v                                              ;         ;
; /projects/uni/vmicro16/sw/asm.s.hex            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /projects/uni/vmicro16/sw/asm.s.hex                                                           ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                         ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_a4v1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;         ;
; db/altsyncram_tev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;         ;
; db/altsyncram_acv1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_acv1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 26468       ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 34060       ;
;     -- 7 input functions                    ; 633         ;
;     -- 6 input functions                    ; 16215       ;
;     -- 5 input functions                    ; 5392        ;
;     -- 4 input functions                    ; 5398        ;
;     -- <=3 input functions                  ; 6422        ;
;                                             ;             ;
; Dedicated logic registers                   ; 26658       ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 159744      ;
;                                             ;             ;
; Total DSP Blocks                            ; 64          ;
;                                             ;             ;
; Maximum fan-out node                        ; CLK50~input ;
; Maximum fan-out                             ; 27705       ;
; Total fan-out                               ; 263784      ;
; Average fan-out                             ; 4.26        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_ms                                            ; 34060 (0)           ; 26658 (0)                 ; 159744            ; 64         ; 58   ; 0            ; |top_ms                                                                                                                                          ; top_ms               ; work         ;
;    |seven_display:ssd_0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_0                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_1                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_2                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_3                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_4                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_5                                                                                                                      ; seven_display        ; work         ;
;    |vmicro16_soc:soc|                              ; 34018 (0)           ; 26658 (0)                 ; 159744            ; 64         ; 0    ; 0            ; |top_ms|vmicro16_soc:soc                                                                                                                         ; vmicro16_soc         ; work         ;
;       |apb_intercon_s:apb|                         ; 2856 (2829)         ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb                                                                                                      ; apb_intercon_s       ; work         ;
;          |addr_dec:gen_pselx_dec.paddr_dec|        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec                                                                     ; addr_dec             ; work         ;
;       |apb_uart_tx:uart0_apb|                      ; 124 (0)             ; 174 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb                                                                                                   ; apb_uart_tx          ; work         ;
;          |uart_fifo:uart_fifo|                     ; 124 (1)             ; 174 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo                                                                               ; uart_fifo            ; work         ;
;             |fifo:tx_fifo|                         ; 37 (37)             ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo                                                                  ; fifo                 ; work         ;
;             |uart:uart_inst|                       ; 86 (86)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst                                                                ; uart                 ; work         ;
;       |timer_apb:timr0|                            ; 66 (66)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|timer_apb:timr0                                                                                                         ; timer_apb            ; work         ;
;       |vmicro16_bram_ex_apb:bram_apb|              ; 33 (33)             ; 1 (1)                     ; 94208             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb                                                                                           ; vmicro16_bram_ex_apb ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb                                                                    ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                               ; altsyncram           ; work         ;
;                |altsyncram_tev1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated                ; altsyncram_tev1      ; work         ;
;          |vmicro16_bram:ram_exflags|               ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags                                                                 ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                                            ; altsyncram           ; work         ;
;                |altsyncram_acv1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated             ; altsyncram_acv1      ; work         ;
;       |vmicro16_core:cores[0].c1|                  ; 481 (160)           ; 409 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (20)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[10].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[11].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[12].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[13].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[14].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[15].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[16].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[17].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[18].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[19].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[1].c1|                  ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[20].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[21].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[22].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[23].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[24].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[25].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[26].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[27].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[28].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[29].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[2].c1|                  ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[30].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[31].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[32].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[33].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[34].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[35].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[36].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[37].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[38].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[39].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[3].c1|                  ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[40].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[41].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[42].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[43].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[44].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[45].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[46].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[47].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[48].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[49].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[4].c1|                  ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[50].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[51].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[52].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[53].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[54].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[55].c1|                 ; 483 (159)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 26 (22)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[56].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[57].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[58].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[59].c1|                 ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[5].c1|                  ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[60].c1|                 ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[61].c1|                 ; 489 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 212 (211)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[62].c1|                 ; 485 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 209 (208)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[63].c1|                 ; 486 (159)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 210 (209)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 26 (22)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[6].c1|                  ; 484 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[7].c1|                  ; 481 (160)           ; 409 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 193 (189)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[8].c1|                  ; 482 (160)           ; 408 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 208 (207)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 22 (19)             ; 192 (189)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[9].c1|                  ; 482 (160)           ; 410 (73)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 205 (204)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|branch:setc_check                                                            ; branch               ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr                                                                       ; vmicro16_bram        ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_gpio_apb:gpio0_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio1_apb|                ; 3 (3)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio2_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_regs_apb:regs0_apb|                ; 13 (1)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb                                                                                             ; vmicro16_regs_apb    ; work         ;
;          |vmicro16_regs:regs_apb|                  ; 12 (12)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb                                                                      ; vmicro16_regs        ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 7            ; 4096         ; 7            ; 28672 ; db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 64          ;
; Total number of DSP blocks      ; 64          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 64          ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state ;
+---------------------------+------------------+---------------------------+---------------------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING             ;
+---------------------------+------------------+---------------------------+---------------------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                               ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                               ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                               ;
+---------------------------+------------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state                                                                                                   ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PSELx                                           ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PSELx                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PSELx                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PSELx                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PSELx                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5,7..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,5,7..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,5,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr|mem_out[15]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr[15]                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5,7..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,5,7..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_out[15]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[15]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~5                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~6                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~7                                                               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state~4                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~5                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~7                                                                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state~4                                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_RECEIVED                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|write_ptr[4]                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|read_ptr[4]                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0..5]                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0..3]                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0..10]                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE                        ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START                 ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP                  ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                        ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state.MMU_STATE_T2           ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state.MMU_STATE_T2                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state.STATE_HALT                                                       ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state.STATE_HALT                                                      ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 1637                                                                            ;                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                 ;
+----------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6 ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[1],             ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0],             ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[5],             ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[4],             ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[3],             ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2],             ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0],        ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0],           ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1],           ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2],           ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[3],           ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[4],           ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[5],           ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE,          ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START,   ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP,    ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART, ;
;                                                                                        ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR          ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_out[15]         ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[15]                                                 ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr|mem_out[15]        ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr[15]                                                ;
;                                                                                        ; due to stuck port data_in ;                                                                                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7 ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS      ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~6                                  ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                   ; Lost Fanouts              ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state.STATE_HALT                                          ;
+----------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26658 ;
; Number of registers using Synchronous Clear  ; 2752  ;
; Number of registers using Synchronous Load   ; 1559  ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24801 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_out            ; 3       ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|cdelay                                       ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[5] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[2] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6] ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][3]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][6]              ; 1       ;
; Total number of inverted registers = 9                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                       ; Megafunction                                                                                   ; Type ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_out[0..15]                ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0                ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_out[0..6]              ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0             ; RAM  ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[10]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_bits_remaining[2] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|timer_apb:timr0|r_counter[12]                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[1]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[2]      ;
; 20:1               ; 7 bits    ; 91 LEs        ; 77 LEs               ; 14 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_data[6]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0]    ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux13                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|reg_wd[3]                                       ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux26                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec|seli[1]                   ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux55                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux52                                                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux49                                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux44                                                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux20                                                      ;
; 25:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux12                                                      ;
; 49:1               ; 3 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux20                                                      ;
; 49:1               ; 6 bits    ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux20                                                      ;
; 208:1              ; 4 bits    ; 552 LEs       ; 512 LEs              ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux17                                                      ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PWDATA[13]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|active[5]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr_rda[8]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr_rda[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_pc[1]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_pc[3]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_rs1[2]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux6                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux3                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|Mux15                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|Mux14                           ;
; 64:1               ; 17 bits   ; 714 LEs       ; 714 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux25                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_wd[8]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_wd[0]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_wd[11]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|Mux7                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|Mux2                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux10                                                      ;
; 25:1               ; 4 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux2                                                       ;
; 49:1               ; 3 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux6                                                       ;
; 49:1               ; 12 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux1                                                       ;
; 224:1              ; 2 bits    ; 298 LEs       ; 256 LEs              ; 42 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux4                                                       ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[5]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[1]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[7]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[0]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[12]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[2]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[13]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_pc[13]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_pc[2]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_rs1[1]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[8]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[4]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[6]                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[14]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[5]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[6]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux6                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux10                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux3                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[5]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_pc[4]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_rs1[1]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[15]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[5]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[1]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[15]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[7]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[6]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux1                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[15]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[5]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[2]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[7]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[4]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[10]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[5]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[13]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_pc[0]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_pc[5]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_rs1[1]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[15]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[0]                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[3]                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[9]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[7]                                         ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux10                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[3]                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PWDATA[14]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[1]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[15]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[4]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[8]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_pc[1]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_pc[8]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[1]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[5]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_rs1[1]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|Mux5                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|Mux0                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector12           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[10]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[5]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[6]                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[11]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[5]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[3]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector6            ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux4                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux3                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PWDATA[11]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_pc[4]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_pc[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[15]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[5]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[3]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[8]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[7]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[6]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[14]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[5]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[8]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[1]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[6]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[14]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[5]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[8]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[4]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[14]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[5]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                 ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[4]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[10]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_pc[0]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_pc[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[15]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[0]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[3]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[9]                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[3]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[5]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[1]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[7]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[5]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[2]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[5]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[1]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PWDATA[11]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_pc[4]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_pc[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_wd[15]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_wd[0]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[15]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_wd[8]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_wd[4]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_wd[6]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_wd[14]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_wd[4]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_wd[8]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_wd[1]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_wd[6]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_wd[14]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_wd[4]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_wd[8]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_wd[14]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_wd[4]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                 ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr_rda[4]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr_rda[10]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_pc[0]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_pc[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_wd[15]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_wd[0]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_wd[3]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_wd[9]                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_wd[3]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_wd[0]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_wd[7]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_wd[0]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PWDATA[11]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr_rda[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_pc[4]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_pc[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_wd[0]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_wd[15]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_wd[8]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_wd[14]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_wd[8]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_wd[14]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr_rda[12]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_pc[13]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_pc[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_wd[8]                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_wd[4]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_wd[14]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                 ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr_rda[4]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr_rda[10]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr_rda[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_pc[0]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_pc[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_wd[15]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_wd[0]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_wd[3]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_wd[9]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_wd[3]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[22]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr_rda[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr_rda[5]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr_rda[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_pc[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_rs1[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_wd[15]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_wd[5]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_wd[15]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_wd[7]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_wd[6]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[23]                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PWRITE                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr_rda[10]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[7]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc[5]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_pc[0]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rs1[2]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|Mux3                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|Mux3                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_wd[11]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_wd[1]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_wd[2]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[10]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[4]                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[6]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux6                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux3                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[13]                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[0]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[12]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[2]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[13]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_pc[13]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc[2]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rs1[1]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[8]                                         ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[2]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[1]                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[13]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[5]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[6]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux6                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux1                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_ms ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; GPIO_PINS      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; BUS_WIDTH           ; 24    ; Signed Integer                                     ;
; DATA_WIDTH          ; 16    ; Signed Integer                                     ;
; MASTER_PORTS        ; 64    ; Signed Integer                                     ;
; SLAVE_PORTS         ; 8     ; Signed Integer                                     ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                     ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                     ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                     ;
; HAS_PSELX_ADDR      ; 1     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                                                           ;
; SLAVE_PORTS    ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 24    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPIO0 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 24    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 16    ; Signed Integer                                                   ;
; NAME           ; GPIO1 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 24    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPI02 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                             ;
; CELL_DEPTH     ; 8     ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_EXP       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ADDR_EXP       ; 4     ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; CLOCK_DIVIDE     ; 109   ; Signed Integer                                                                              ;
; RX_IDLE          ; 0     ; Signed Integer                                                                              ;
; RX_CHECK_START   ; 1     ; Signed Integer                                                                              ;
; RX_READ_BITS     ; 2     ; Signed Integer                                                                              ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                                                              ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                                                              ;
; RX_ERROR         ; 5     ; Signed Integer                                                                              ;
; RX_RECEIVED      ; 6     ; Signed Integer                                                                              ;
; TX_IDLE          ; 0     ; Signed Integer                                                                              ;
; TX_SENDING       ; 1     ; Signed Integer                                                                              ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; BUS_WIDTH         ; 24    ; Signed Integer                                                ;
; DATA_WIDTH        ; 16    ; Signed Integer                                                ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R0 ; 64    ; Signed Integer                                                ;
; PARAM_DEFAULTS_R1 ; 8     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; CELL_WIDTH        ; 16    ; Signed Integer                                                                       ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                                       ;
; CELL_SEL_BITS     ; 3     ; Signed Integer                                                                       ;
; CELL_DEFAULTS     ; 0     ; Signed Integer                                                                       ;
; DEBUG_NAME        ;       ; String                                                                               ;
; CORE_ID           ; 0     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R0 ; 64    ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R1 ; 8     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb ;
+----------------+------------------+---------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                    ;
+----------------+------------------+---------------------------------------------------------+
; BUS_WIDTH      ; 24               ; Signed Integer                                          ;
; MEM_WIDTH      ; 16               ; Signed Integer                                          ;
; MEM_DEPTH      ; 4096             ; Signed Integer                                          ;
; CORE_ID_BITS   ; 6                ; Signed Integer                                          ;
; SWEX_SUCCESS   ; 0000000000000000 ; Unsigned Binary                                         ;
; SWEX_FAIL      ; 0000000000000001 ; Unsigned Binary                                         ;
+----------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 7      ; Signed Integer                                                                           ;
; MEM_DEPTH         ; 4096   ; Signed Integer                                                                           ;
; CORE_ID           ; 0      ; Signed Integer                                                                           ;
; USE_INITS         ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R2 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R3 ; 0      ; Signed Integer                                                                           ;
; NAME              ; rexram ; String                                                                                   ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                              ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16         ; Signed Integer                                                                    ;
; MEM_DEPTH         ; 4096       ; Signed Integer                                                                    ;
; CORE_ID           ; 0          ; Signed Integer                                                                    ;
; USE_INITS         ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R0 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R1 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R2 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R3 ; 0          ; Signed Integer                                                                    ;
; NAME              ; BRAMexinst ; String                                                                            ;
+-------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 0     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 0         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 0     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 0                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 1     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 1         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 1     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 1      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 1                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 2     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 2         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 2     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 2      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 2                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 3     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 3         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 3     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 3      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 3                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 4     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 4         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 4     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 4      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 4                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 5     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 5         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 5     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 5      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 5                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 6     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 6         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 6     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 6      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 6                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 7     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 7         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 7     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 7      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 7                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 7     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 8     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 8         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 8     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 8      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 8                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 9     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 9         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 9     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 9      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 9                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 10    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 10        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 10    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 10     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 10               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 11    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 11        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 11    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 11     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 11               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 11    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 12    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 12        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 12    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 12     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 12               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 12    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 13    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 13        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 13    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 13     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 13               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 13    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 14    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 14        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 14    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 14     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 14               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 14    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 15    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 15        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 15    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 15     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 15               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 15    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 16    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 16        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 16    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 16     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 16               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 17    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 17        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 17    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 17     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 17               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 17    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 18    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 18        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 18    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 18     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 18               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 18    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 19    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 19        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 19    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 19     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 19               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 19    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 20    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 20        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 20    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 20     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 20               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 21    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 21        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 21    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 21     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 21               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 21    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 22    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 22        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 22    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 22     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 22               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 22    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 23    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 23        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 23    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 23     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 23               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 23    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 24    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 24        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 24    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 24     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 24               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 24    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 25    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 25        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 25    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 25     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 25               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 25    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 26    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 26        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 26    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 26     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 26               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 26    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 27    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 27        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 27    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 27     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 27               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 27    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 28    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 28        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 28    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 28     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 28               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 28    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 29    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 29        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 29    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 29     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 29               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 30    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 30        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 30    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 30     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 30               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 30    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 31    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 31        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 31    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 31     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 31               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 31    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 32    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 32        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 32    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 32               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 33    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 33        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 33    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 33     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 33               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 33    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 34    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 34        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 34    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 34     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 34               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 34    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 35    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 35        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 35    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 35     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 35               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 35    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 36    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 36        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 36    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 36     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 36               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 36    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 37    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 37        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 37    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 37     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 37               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 37    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 38    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 38        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 38    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 38     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 38               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 38    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 39    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 39        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 39    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 39     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 39               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 39    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 40    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 40        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 40    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 40     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 40               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 40    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 41    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 41        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 41    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 41     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 41               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 41    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 42    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 42        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 42    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 42     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 42               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 42    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 43    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 43        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 43    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 43     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 43               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 43    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 44    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 44        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 44    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 44     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 44               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 44    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 45    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 45        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 45    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 45     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 45               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 45    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 46    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 46        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 46    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 46     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 46               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 46    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 47    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 47        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 47    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 47     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 47               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 47    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 48    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 48        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 48    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 48     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 48               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 48    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 49    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 49        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 49    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 49     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 49               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 49    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 50    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 50        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 50    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 50     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 50               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 50    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 51    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 51        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 51    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 51     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 51               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 51    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 52    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 52        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 52    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 52     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 52               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 52    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 53    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 53        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 53    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 53     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 53               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 53    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 54    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 54        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 54    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 54     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 54               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 54    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 55    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 55        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 55    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 55     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 55               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 55    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 56    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 56        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 56    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 56     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 56               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 56    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 57    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 57        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 57    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 57     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 57               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 57    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 58    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 58        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 58    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 58     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 58               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 58    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 59    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 59        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 59    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 59     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 59               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 59    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 60    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 60        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 60    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 60     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 60               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 60    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 61    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 61        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 61    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 61     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 61               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 61    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 62    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 62        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 62    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 62     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 62               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 62    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 63    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                             ;
+-------------------+-----------+----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                   ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                   ;
; CORE_ID           ; 63        ; Signed Integer                                                                   ;
; USE_INITS         ; 1         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                   ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                   ;
; NAME              ; INSTR_MEM ; String                                                                           ;
+-------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 63    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 63     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 63               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 63    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                  ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                               ;
; WIDTH_A                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WIDTH_B                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_tev1                                ; Untyped                                               ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                     ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                  ;
; WIDTH_A                            ; 7                                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_B                            ; 7                                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_acv1                                ; Untyped                                                  ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 66                                                                                                        ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 7                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 7                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                        ;
; mem_we ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (3 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR  ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (2 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; int_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_byte       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_fifo_pop   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (2 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rx_wire ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (1 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (1 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (1 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (16 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; M_PSELx[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc"                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; gpio0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "gpio0[7..4]" have no fanouts   ;
; dbug0 ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (1 bits) it drives; bit(s) "dbug0[63..1]" have no fanouts ;
; halt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; dbug1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 26658                       ;
;     ENA               ; 21018                       ;
;     ENA SCLR          ; 2240                        ;
;     ENA SCLR SLD      ; 512                         ;
;     ENA SLD           ; 1031                        ;
;     SLD               ; 16                          ;
;     plain             ; 1841                        ;
; arriav_lcell_comb     ; 34067                       ;
;     arith             ; 4147                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1074                        ;
;         2 data inputs ; 1856                        ;
;         4 data inputs ; 960                         ;
;         5 data inputs ; 256                         ;
;     extend            ; 633                         ;
;         7 data inputs ; 633                         ;
;     normal            ; 28199                       ;
;         1 data inputs ; 140                         ;
;         2 data inputs ; 882                         ;
;         3 data inputs ; 1388                        ;
;         4 data inputs ; 4438                        ;
;         5 data inputs ; 5136                        ;
;         6 data inputs ; 16215                       ;
;     shared            ; 1088                        ;
;         0 data inputs ; 64                          ;
;         2 data inputs ; 1024                        ;
; arriav_mac            ; 64                          ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 1047                        ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 6.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Aug 26 16:28:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/uart_prog.v
    Info (12023): Found entity 1: uart_prog File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 5
Info (12021): Found 7 design units, including 7 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_periph.v
    Info (12023): Found entity 1: vmicro16_watchdog_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 7
    Info (12023): Found entity 2: timer_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 52
    Info (12023): Found entity 3: vmicro16_bram_prog_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 152
    Info (12023): Found entity 4: vmicro16_bram_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 207
    Info (12023): Found entity 5: vmicro16_bram_ex_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 261
    Info (12023): Found entity 6: vmicro16_regs_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 409
    Info (12023): Found entity 7: vmicro16_gpio_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 463
Warning (12019): Can't analyze file -- file ../../uart/fifo2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/uart.v
    Info (12023): Found entity 1: uart File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 24
Warning (12019): Can't analyze file -- file ../../uart/uart_tx.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 12
Warning (12019): Can't analyze file -- file ../../uart/uart_baud_gen.v is missing
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../uart/fifo.v(58) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/fifo.v
    Info (12023): Found entity 1: fifo File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/apb_uart.v
    Info (12023): Found entity 1: apb_uart_tx File: E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_soc_config.v
Info (12021): Found 2 design units, including 2 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_soc.v
    Info (12023): Found entity 1: pow_reset File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 8
    Info (12023): Found entity 2: vmicro16_soc File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_isa.v
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(41) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(359) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 359
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(379) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 379
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(419) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 419
Warning (10335): Unrecognized synthesis attribute "rom_style" at ../../vmicro16.v(1076) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1076
Info (12021): Found 7 design units, including 7 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16.v
    Info (12023): Found entity 1: vmicro16_bram File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 21
    Info (12023): Found entity 2: vmicro16_core_mmu File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 181
    Info (12023): Found entity 3: vmicro16_regs File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 397
    Info (12023): Found entity 4: vmicro16_dec File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 464
    Info (12023): Found entity 5: vmicro16_alu File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 645
    Info (12023): Found entity 6: branch File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 744
    Info (12023): Found entity 7: vmicro16_core File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 766
Info (12021): Found 2 design units, including 2 entities, in source file /projects/uni/vmicro16/vmicro16/top_ms.v
    Info (12023): Found entity 1: seven_display File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 2
    Info (12023): Found entity 2: top_ms File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/formal.v
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/clog2.v
Info (12021): Found 2 design units, including 2 entities, in source file /projects/uni/vmicro16/vmicro16/apb_intercon.v
    Info (12023): Found entity 1: addr_dec File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 13
    Info (12023): Found entity 2: apb_intercon_s File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(232): created implicit net for "we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 232
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(301): created implicit net for "we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(432): created implicit net for "reg_we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 432
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(484): created implicit net for "ports_we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 484
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(408): created implicit net for "ints" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 408
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(409): created implicit net for "ints_data" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 409
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(1105): created implicit net for "ints_vector" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1105
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(1106): created implicit net for "ints_mask" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1106
Warning (10037): Verilog HDL or VHDL warning at uart_prog.v(17): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 17
Warning (10037): Verilog HDL or VHDL warning at uart_prog.v(48): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 48
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(174): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 174
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(185): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 185
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(274): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 274
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(308): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 308
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(79): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 79
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(88): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 88
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(108): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 108
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(153): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 153
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(173): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 173
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(193): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 193
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(251): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 251
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(270): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 270
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(273): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 273
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(288): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 288
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(289): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 289
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(290): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 290
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(787): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 787
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(186): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 186
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(207): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 207
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(253): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 253
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(412): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 412
Info (12127): Elaborating entity "top_ms" for the top level hierarchy
Info (12128): Elaborating entity "vmicro16_soc" for hierarchy "vmicro16_soc:soc" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 92
Warning (10858): Verilog HDL warning at vmicro16_soc.v(447): object instr_fetch_times used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 447
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(461): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 461
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(470): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 470
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(483): variable "bus_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 483
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(484): variable "bus_reqs_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 484
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(485): variable "work_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 485
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(486): variable "fetch_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 486
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(489): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 489
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(490): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 490
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(491): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 491
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(492): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 492
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(521): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 521
Warning (10034): Output port "dbug1" at vmicro16_soc.v(48) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 48
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(106): object "state" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(148): object "a_S_PRDATA" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(149): object "a_S_PREADY" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 149
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(106): truncated value with size 32 to match size of target (2) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 106
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(135): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 135
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(192): truncated value with size 8 to match size of target (1) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 192
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(193): truncated value with size 24 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 193
Info (12128): Elaborating entity "addr_dec" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec" File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 167
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 169
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 189
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 209
Info (12128): Elaborating entity "apb_uart_tx" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at apb_uart.v(39): object "uart_rx_rdy_clear" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 39
Info (12128): Elaborating entity "uart_fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo" File: E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at uart_fifo.v(112): object "rxwrising" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 112
Info (12128): Elaborating entity "uart" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst" File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 136
Warning (10230): Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 58
Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 59
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 93
Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart.v(96): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart.v(98): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 98
Warning (10230): Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (4) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 139
Warning (10230): Verilog HDL assignment warning at uart.v(183): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 183
Warning (10230): Verilog HDL assignment warning at uart.v(193): truncated value with size 32 to match size of target (4) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 193
Info (12128): Elaborating entity "fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 156
Warning (10230): Verilog HDL assignment warning at fifo.v(85): truncated value with size 32 to match size of target (5) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 85
Warning (10230): Verilog HDL assignment warning at fifo.v(86): truncated value with size 32 to match size of target (5) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 86
Warning (10230): Verilog HDL assignment warning at fifo.v(102): truncated value with size 32 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 102
Info (12128): Elaborating entity "timer_apb" for hierarchy "vmicro16_soc:soc|timer_apb:timr0" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 246
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(113): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 113
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(140): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 140
Info (12128): Elaborating entity "vmicro16_regs_apb" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 267
Warning (10175): Verilog HDL warning at vmicro16_periph.v(440): ignoring unsupported system task File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 440
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 459
Warning (10230): Verilog HDL assignment warning at vmicro16.v(432): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 432
Warning (10230): Verilog HDL assignment warning at vmicro16.v(433): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 433
Warning (10230): Verilog HDL assignment warning at vmicro16.v(448): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 448
Warning (10230): Verilog HDL assignment warning at vmicro16.v(449): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 449
Info (12128): Elaborating entity "vmicro16_bram_ex_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 285
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(359): truncated value with size 32 to match size of target (7) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 359
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 380
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (7) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (7) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (7) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (7) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 405
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 392
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_dec" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1148
Warning (10034): Output port "has_imm12" at vmicro16.v(488) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 488
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "branch" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 739
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "seven_display" for hierarchy "seven_display:ssd_0" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 104
Info (276014): Found 128 instances of uninferred RAM logic
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
Info (19000): Inferred 66 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4v1.tdf
    Info (12023): Found entity 1: altsyncram_a4v1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tev1.tdf
    Info (12023): Found entity 1: altsyncram_tev1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acv1.tdf
    Info (12023): Found entity 1: altsyncram_acv1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_acv1.tdf Line: 27
Warning (12241): 201 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 350 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Projects/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
Info (21057): Implemented 56499 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 55330 logic cells
    Info (21064): Implemented 1047 RAM segments
    Info (21062): Implemented 64 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1129 warnings
    Info: Peak virtual memory: 5361 megabytes
    Info: Processing ended: Mon Aug 26 16:31:52 2019
    Info: Elapsed time: 00:02:53
    Info: Total CPU time (on all processors): 00:03:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Projects/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg.


