Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri Apr 25 22:26:17 2025
| Host             : Kahu running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xczu1cg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.295        |
| Design Power Budget (W)  | 45.000       |
| Power Budget Margin (W)  | 43.705 (MET) |
| Dynamic (W)              | 1.052        |
| Device Static (W)        | 0.243        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        5 |       --- |             --- |
| CLB Logic                |    <0.001 |     5636 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2648 |     37440 |            7.07 |
|   CARRY8                 |    <0.001 |       98 |      4680 |            2.09 |
|   Register               |    <0.001 |     2043 |     74880 |            2.73 |
|   LUT as Distributed RAM |    <0.001 |       72 |     15840 |            0.45 |
|   Others                 |     0.000 |       90 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        24 |            4.17 |
| Signals                  |    <0.001 |     5185 |       --- |             --- |
| Block RAM                |     0.015 |       40 |       108 |           37.04 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| I/O                      |     0.002 |       17 |        82 |           20.73 |
| PS8                      |     0.930 |        1 |       --- |             --- |
| Static Power             |     0.243 |          |           |                 |
|   PS Static              |     0.093 |          |           |                 |
|   PL Static              |     0.151 |          |           |                 |
| Total                    |     1.295 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+-------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)  |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+-------------+
| Vccint          |       0.850 |     0.052 |       0.027 |      0.025 |       NA    |       3.000 | 2.948 (MET) |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA          |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vccaux          |       1.800 |     0.080 |       0.054 |      0.026 |       NA    | Unspecified | NA          |
| Vccaux_io       |       1.800 |     0.026 |       0.001 |      0.025 |       NA    | Unspecified | NA          |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA          |
| VCC_PSINTFP     |       0.850 |     0.354 |       0.329 |      0.025 |       NA    | Unspecified | NA          |
| VCC_PSINTLP     |       0.850 |     0.218 |       0.211 |      0.007 |       NA    | Unspecified | NA          |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCC_PSINTFP_DDR |       0.850 |     0.196 |       0.192 |      0.004 |       NA    | Unspecified | NA          |
| VCC_PSPLL       |       1.200 |     0.067 |       0.065 |      0.002 |       NA    | Unspecified | NA          |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSDDR_504  |       1.200 |     0.220 |       0.186 |      0.034 |       NA    | Unspecified | NA          |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA          |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO0_500  |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA          |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+-------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                            | Constraint (ns) |
+----------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| clk_pl_0                               | U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/pl_clk0                          |            10.0 |
| clk_pl_0                               | U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]             |            10.0 |
| system_clk_zynqTOclkwizard_clk_wiz_0_0 | U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0 |            10.0 |
+----------------------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| toplevel                |     1.052 |
|   U_zynq_bd             |     1.028 |
|     zynqTOclkwizard_i   |     1.028 |
|       clk_wiz_0         |     0.098 |
|       zynq_ultra_ps_e_0 |     0.930 |
|   aee_ram               |     0.001 |
|   aee_rom               |     0.004 |
|     rom                 |     0.004 |
|       U0                |     0.004 |
|   main_memory           |     0.010 |
|   processor             |     0.005 |
|     processor           |     0.004 |
|       csr_unit          |     0.002 |
+-------------------------+-----------+


