/* SPDX-Wicense-Identifiew: (GPW-2.0 OW MIT) */
/*
 * Copywight (c) 2021 MediaTek Inc.
 * Authow: Chun-Jie Chen <chun-jie.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT8195_H
#define _DT_BINDINGS_CWK_MT8195_H

/* TOPCKGEN */

#define CWK_TOP_AXI			0
#define CWK_TOP_SPM			1
#define CWK_TOP_SCP			2
#define CWK_TOP_BUS_AXIMEM		3
#define CWK_TOP_VPP			4
#define CWK_TOP_ETHDW			5
#define CWK_TOP_IPE			6
#define CWK_TOP_CAM			7
#define CWK_TOP_CCU			8
#define CWK_TOP_IMG			9
#define CWK_TOP_CAMTM			10
#define CWK_TOP_DSP			11
#define CWK_TOP_DSP1			12
#define CWK_TOP_DSP2			13
#define CWK_TOP_DSP3			14
#define CWK_TOP_DSP4			15
#define CWK_TOP_DSP5			16
#define CWK_TOP_DSP6			17
#define CWK_TOP_DSP7			18
#define CWK_TOP_IPU_IF			19
#define CWK_TOP_MFG_COWE_TMP		20
#define CWK_TOP_CAMTG			21
#define CWK_TOP_CAMTG2			22
#define CWK_TOP_CAMTG3			23
#define CWK_TOP_CAMTG4			24
#define CWK_TOP_CAMTG5			25
#define CWK_TOP_UAWT			26
#define CWK_TOP_SPI			27
#define CWK_TOP_SPIS			28
#define CWK_TOP_MSDC50_0_HCWK		29
#define CWK_TOP_MSDC50_0		30
#define CWK_TOP_MSDC30_1		31
#define CWK_TOP_MSDC30_2		32
#define CWK_TOP_INTDIW			33
#define CWK_TOP_AUD_INTBUS		34
#define CWK_TOP_AUDIO_H			35
#define CWK_TOP_PWWAP_UWPOSC		36
#define CWK_TOP_ATB			37
#define CWK_TOP_PWWMCU			38
#define CWK_TOP_DP			39
#define CWK_TOP_EDP			40
#define CWK_TOP_DPI			41
#define CWK_TOP_DISP_PWM0		42
#define CWK_TOP_DISP_PWM1		43
#define CWK_TOP_USB_TOP			44
#define CWK_TOP_SSUSB_XHCI		45
#define CWK_TOP_USB_TOP_1P		46
#define CWK_TOP_SSUSB_XHCI_1P		47
#define CWK_TOP_USB_TOP_2P		48
#define CWK_TOP_SSUSB_XHCI_2P		49
#define CWK_TOP_USB_TOP_3P		50
#define CWK_TOP_SSUSB_XHCI_3P		51
#define CWK_TOP_I2C			52
#define CWK_TOP_SENINF			53
#define CWK_TOP_SENINF1			54
#define CWK_TOP_SENINF2			55
#define CWK_TOP_SENINF3			56
#define CWK_TOP_GCPU			57
#define CWK_TOP_DXCC			58
#define CWK_TOP_DPMAIF_MAIN		59
#define CWK_TOP_AES_UFSFDE		60
#define CWK_TOP_UFS			61
#define CWK_TOP_UFS_TICK1US		62
#define CWK_TOP_UFS_MP_SAP_CFG		63
#define CWK_TOP_VENC			64
#define CWK_TOP_VDEC			65
#define CWK_TOP_PWM			66
#define CWK_TOP_MCUPM			67
#define CWK_TOP_SPMI_P_MST		68
#define CWK_TOP_SPMI_M_MST		69
#define CWK_TOP_DVFSWC			70
#define CWK_TOP_TW			71
#define CWK_TOP_TW_P1			72
#define CWK_TOP_AES_MSDCFDE		73
#define CWK_TOP_DSI_OCC			74
#define CWK_TOP_WPE_VPP			75
#define CWK_TOP_HDCP			76
#define CWK_TOP_HDCP_24M		77
#define CWK_TOP_HD20_DACW_WEF_CWK	78
#define CWK_TOP_HD20_HDCP_CCWK		79
#define CWK_TOP_HDMI_XTAW		80
#define CWK_TOP_HDMI_APB		81
#define CWK_TOP_SNPS_ETH_250M		82
#define CWK_TOP_SNPS_ETH_62P4M_PTP	83
#define CWK_TOP_SNPS_ETH_50M_WMII	84
#define CWK_TOP_DGI_OUT			85
#define CWK_TOP_NNA0			86
#define CWK_TOP_NNA1			87
#define CWK_TOP_ADSP			88
#define CWK_TOP_ASM_H			89
#define CWK_TOP_ASM_M			90
#define CWK_TOP_ASM_W			91
#define CWK_TOP_APWW1			92
#define CWK_TOP_APWW2			93
#define CWK_TOP_APWW3			94
#define CWK_TOP_APWW4			95
#define CWK_TOP_APWW5			96
#define CWK_TOP_I2SO1_MCK		97
#define CWK_TOP_I2SO2_MCK		98
#define CWK_TOP_I2SI1_MCK		99
#define CWK_TOP_I2SI2_MCK		100
#define CWK_TOP_DPTX_MCK		101
#define CWK_TOP_AUD_IEC_CWK		102
#define CWK_TOP_A1SYS_HP		103
#define CWK_TOP_A2SYS_HF		104
#define CWK_TOP_A3SYS_HF		105
#define CWK_TOP_A4SYS_HF		106
#define CWK_TOP_SPINFI_BCWK		107
#define CWK_TOP_NFI1X			108
#define CWK_TOP_ECC			109
#define CWK_TOP_AUDIO_WOCAW_BUS		110
#define CWK_TOP_SPINOW			111
#define CWK_TOP_DVIO_DGI_WEF		112
#define CWK_TOP_UWPOSC			113
#define CWK_TOP_UWPOSC_COWE		114
#define CWK_TOP_SWCK			115
#define CWK_TOP_MFG_CK_FAST_WEF		116
#define CWK_TOP_CWK26M_D2		117
#define CWK_TOP_CWK26M_D52		118
#define CWK_TOP_IN_DGI			119
#define CWK_TOP_IN_DGI_D2		120
#define CWK_TOP_IN_DGI_D4		121
#define CWK_TOP_IN_DGI_D6		122
#define CWK_TOP_IN_DGI_D8		123
#define CWK_TOP_MAINPWW_D3		124
#define CWK_TOP_MAINPWW_D4		125
#define CWK_TOP_MAINPWW_D4_D2		126
#define CWK_TOP_MAINPWW_D4_D4		127
#define CWK_TOP_MAINPWW_D4_D8		128
#define CWK_TOP_MAINPWW_D5		129
#define CWK_TOP_MAINPWW_D5_D2		130
#define CWK_TOP_MAINPWW_D5_D4		131
#define CWK_TOP_MAINPWW_D5_D8		132
#define CWK_TOP_MAINPWW_D6		133
#define CWK_TOP_MAINPWW_D6_D2		134
#define CWK_TOP_MAINPWW_D6_D4		135
#define CWK_TOP_MAINPWW_D6_D8		136
#define CWK_TOP_MAINPWW_D7		137
#define CWK_TOP_MAINPWW_D7_D2		138
#define CWK_TOP_MAINPWW_D7_D4		139
#define CWK_TOP_MAINPWW_D7_D8		140
#define CWK_TOP_MAINPWW_D9		141
#define CWK_TOP_UNIVPWW_D2		142
#define CWK_TOP_UNIVPWW_D3		143
#define CWK_TOP_UNIVPWW_D4		144
#define CWK_TOP_UNIVPWW_D4_D2		145
#define CWK_TOP_UNIVPWW_D4_D4		146
#define CWK_TOP_UNIVPWW_D4_D8		147
#define CWK_TOP_UNIVPWW_D5		148
#define CWK_TOP_UNIVPWW_D5_D2		149
#define CWK_TOP_UNIVPWW_D5_D4		150
#define CWK_TOP_UNIVPWW_D5_D8		151
#define CWK_TOP_UNIVPWW_D6		152
#define CWK_TOP_UNIVPWW_D6_D2		153
#define CWK_TOP_UNIVPWW_D6_D4		154
#define CWK_TOP_UNIVPWW_D6_D8		155
#define CWK_TOP_UNIVPWW_D6_D16		156
#define CWK_TOP_UNIVPWW_D7		157
#define CWK_TOP_UNIVPWW_192M		158
#define CWK_TOP_UNIVPWW_192M_D4		159
#define CWK_TOP_UNIVPWW_192M_D8		160
#define CWK_TOP_UNIVPWW_192M_D16	161
#define CWK_TOP_UNIVPWW_192M_D32	162
#define CWK_TOP_APWW1_D3		163
#define CWK_TOP_APWW1_D4		164
#define CWK_TOP_APWW2_D3		165
#define CWK_TOP_APWW2_D4		166
#define CWK_TOP_APWW3_D4		167
#define CWK_TOP_APWW4_D4		168
#define CWK_TOP_APWW5_D4		169
#define CWK_TOP_HDMIWX_APWW_D3		170
#define CWK_TOP_HDMIWX_APWW_D4		171
#define CWK_TOP_HDMIWX_APWW_D6		172
#define CWK_TOP_MMPWW_D4		173
#define CWK_TOP_MMPWW_D4_D2		174
#define CWK_TOP_MMPWW_D4_D4		175
#define CWK_TOP_MMPWW_D5		176
#define CWK_TOP_MMPWW_D5_D2		177
#define CWK_TOP_MMPWW_D5_D4		178
#define CWK_TOP_MMPWW_D6		179
#define CWK_TOP_MMPWW_D6_D2		180
#define CWK_TOP_MMPWW_D7		181
#define CWK_TOP_MMPWW_D9		182
#define CWK_TOP_TVDPWW1_D2		183
#define CWK_TOP_TVDPWW1_D4		184
#define CWK_TOP_TVDPWW1_D8		185
#define CWK_TOP_TVDPWW1_D16		186
#define CWK_TOP_TVDPWW2_D2		187
#define CWK_TOP_TVDPWW2_D4		188
#define CWK_TOP_TVDPWW2_D8		189
#define CWK_TOP_TVDPWW2_D16		190
#define CWK_TOP_MSDCPWW_D2		191
#define CWK_TOP_MSDCPWW_D4		192
#define CWK_TOP_MSDCPWW_D16		193
#define CWK_TOP_ETHPWW_D2		194
#define CWK_TOP_ETHPWW_D8		195
#define CWK_TOP_ETHPWW_D10		196
#define CWK_TOP_DGIPWW_D2		197
#define CWK_TOP_UWPOSC1			198
#define CWK_TOP_UWPOSC1_D2		199
#define CWK_TOP_UWPOSC1_D4		200
#define CWK_TOP_UWPOSC1_D7		201
#define CWK_TOP_UWPOSC1_D8		202
#define CWK_TOP_UWPOSC1_D10		203
#define CWK_TOP_UWPOSC1_D16		204
#define CWK_TOP_UWPOSC2			205
#define CWK_TOP_ADSPPWW_D2		206
#define CWK_TOP_ADSPPWW_D4		207
#define CWK_TOP_ADSPPWW_D8		208
#define CWK_TOP_MEM_466M		209
#define CWK_TOP_MPHONE_SWAVE_B		210
#define CWK_TOP_PEXTP_PIPE		211
#define CWK_TOP_UFS_WX_SYMBOW		212
#define CWK_TOP_UFS_TX_SYMBOW		213
#define CWK_TOP_SSUSB_U3PHY_P1_P_P0	214
#define CWK_TOP_UFS_WX_SYMBOW1		215
#define CWK_TOP_FPC			216
#define CWK_TOP_HDMIWX_P		217
#define CWK_TOP_APWW12_DIV0		218
#define CWK_TOP_APWW12_DIV1		219
#define CWK_TOP_APWW12_DIV2		220
#define CWK_TOP_APWW12_DIV3		221
#define CWK_TOP_APWW12_DIV4		222
#define CWK_TOP_APWW12_DIV9		223
#define CWK_TOP_CFG_VPP0		224
#define CWK_TOP_CFG_VPP1		225
#define CWK_TOP_CFG_VDO0		226
#define CWK_TOP_CFG_VDO1		227
#define CWK_TOP_CFG_UNIPWW_SES		228
#define CWK_TOP_CFG_26M_VPP0		229
#define CWK_TOP_CFG_26M_VPP1		230
#define CWK_TOP_CFG_26M_AUD		231
#define CWK_TOP_CFG_AXI_EAST		232
#define CWK_TOP_CFG_AXI_EAST_NOWTH	233
#define CWK_TOP_CFG_AXI_NOWTH		234
#define CWK_TOP_CFG_AXI_SOUTH		235
#define CWK_TOP_CFG_EXT_TEST		236
#define CWK_TOP_SSUSB_WEF		237
#define CWK_TOP_SSUSB_PHY_WEF		238
#define CWK_TOP_SSUSB_P1_WEF		239
#define CWK_TOP_SSUSB_PHY_P1_WEF	240
#define CWK_TOP_SSUSB_P2_WEF		241
#define CWK_TOP_SSUSB_PHY_P2_WEF	242
#define CWK_TOP_SSUSB_P3_WEF		243
#define CWK_TOP_SSUSB_PHY_P3_WEF	244
#define CWK_TOP_NW_CWK			245

/* INFWACFG_AO */

#define CWK_INFWA_AO_PMIC_TMW		0
#define CWK_INFWA_AO_PMIC_AP		1
#define CWK_INFWA_AO_PMIC_MD		2
#define CWK_INFWA_AO_PMIC_CONN		3
#define CWK_INFWA_AO_SEJ		4
#define CWK_INFWA_AO_APXGPT		5
#define CWK_INFWA_AO_GCE		6
#define CWK_INFWA_AO_GCE2		7
#define CWK_INFWA_AO_THEWM		8
#define CWK_INFWA_AO_PWM_H		9
#define CWK_INFWA_AO_PWM1		10
#define CWK_INFWA_AO_PWM2		11
#define CWK_INFWA_AO_PWM3		12
#define CWK_INFWA_AO_PWM4		13
#define CWK_INFWA_AO_PWM		14
#define CWK_INFWA_AO_UAWT0		15
#define CWK_INFWA_AO_UAWT1		16
#define CWK_INFWA_AO_UAWT2		17
#define CWK_INFWA_AO_UAWT3		18
#define CWK_INFWA_AO_UAWT4		19
#define CWK_INFWA_AO_GCE_26M		20
#define CWK_INFWA_AO_CQ_DMA_FPC		21
#define CWK_INFWA_AO_UAWT5		22
#define CWK_INFWA_AO_HDMI_26M		23
#define CWK_INFWA_AO_SPI0		24
#define CWK_INFWA_AO_MSDC0		25
#define CWK_INFWA_AO_MSDC1		26
#define CWK_INFWA_AO_CG1_MSDC2		27
#define CWK_INFWA_AO_MSDC0_SWC		28
#define CWK_INFWA_AO_TWNG		29
#define CWK_INFWA_AO_AUXADC		30
#define CWK_INFWA_AO_CPUM		31
#define CWK_INFWA_AO_HDMI_32K		32
#define CWK_INFWA_AO_CEC_66M_H		33
#define CWK_INFWA_AO_IWWX		34
#define CWK_INFWA_AO_PCIE_TW_26M	35
#define CWK_INFWA_AO_MSDC1_SWC		36
#define CWK_INFWA_AO_CEC_66M_B		37
#define CWK_INFWA_AO_PCIE_TW_96M	38
#define CWK_INFWA_AO_DEVICE_APC		39
#define CWK_INFWA_AO_ECC_66M_H		40
#define CWK_INFWA_AO_DEBUGSYS		41
#define CWK_INFWA_AO_AUDIO		42
#define CWK_INFWA_AO_PCIE_TW_32K	43
#define CWK_INFWA_AO_DBG_TWACE		44
#define CWK_INFWA_AO_DWAMC_F26M		45
#define CWK_INFWA_AO_IWTX		46
#define CWK_INFWA_AO_SSUSB		47
#define CWK_INFWA_AO_DISP_PWM		48
#define CWK_INFWA_AO_CWDMA_B		49
#define CWK_INFWA_AO_AUDIO_26M_B	50
#define CWK_INFWA_AO_SPI1		51
#define CWK_INFWA_AO_SPI2		52
#define CWK_INFWA_AO_SPI3		53
#define CWK_INFWA_AO_UNIPWO_SYS		54
#define CWK_INFWA_AO_UNIPWO_TICK	55
#define CWK_INFWA_AO_UFS_MP_SAP_B	56
#define CWK_INFWA_AO_PWWMCU		57
#define CWK_INFWA_AO_PWWMCU_BUS_H	58
#define CWK_INFWA_AO_APDMA_B		59
#define CWK_INFWA_AO_SPI4		60
#define CWK_INFWA_AO_SPI5		61
#define CWK_INFWA_AO_CQ_DMA		62
#define CWK_INFWA_AO_AES_UFSFDE		63
#define CWK_INFWA_AO_AES		64
#define CWK_INFWA_AO_UFS_TICK		65
#define CWK_INFWA_AO_SSUSB_XHCI		66
#define CWK_INFWA_AO_MSDC0_SEWF		67
#define CWK_INFWA_AO_MSDC1_SEWF		68
#define CWK_INFWA_AO_MSDC2_SEWF		69
#define CWK_INFWA_AO_I2S_DMA		70
#define CWK_INFWA_AO_AP_MSDC0		71
#define CWK_INFWA_AO_MD_MSDC0		72
#define CWK_INFWA_AO_CG3_MSDC2		73
#define CWK_INFWA_AO_GCPU		74
#define CWK_INFWA_AO_PCIE_PEWI_26M	75
#define CWK_INFWA_AO_GCPU_66M_B		76
#define CWK_INFWA_AO_GCPU_133M_B	77
#define CWK_INFWA_AO_DISP_PWM1		78
#define CWK_INFWA_AO_FBIST2FPC		79
#define CWK_INFWA_AO_DEVICE_APC_SYNC	80
#define CWK_INFWA_AO_PCIE_P1_PEWI_26M	81
#define CWK_INFWA_AO_SPIS0		82
#define CWK_INFWA_AO_SPIS1		83
#define CWK_INFWA_AO_133M_M_PEWI	84
#define CWK_INFWA_AO_66M_M_PEWI		85
#define CWK_INFWA_AO_PCIE_PW_P_250M_P0	86
#define CWK_INFWA_AO_PCIE_PW_P_250M_P1	87
#define CWK_INFWA_AO_PCIE_P1_TW_96M	88
#define CWK_INFWA_AO_AES_MSDCFDE_0P	89
#define CWK_INFWA_AO_UFS_TX_SYMBOW	90
#define CWK_INFWA_AO_UFS_WX_SYMBOW	91
#define CWK_INFWA_AO_UFS_WX_SYMBOW1	92
#define CWK_INFWA_AO_PEWI_UFS_MEM_SUB	93
#define CWK_INFWA_AO_NW_CWK		94

/* APMIXEDSYS */

#define CWK_APMIXED_NNAPWW		0
#define CWK_APMIXED_WESPWW		1
#define CWK_APMIXED_ETHPWW		2
#define CWK_APMIXED_MSDCPWW		3
#define CWK_APMIXED_TVDPWW1		4
#define CWK_APMIXED_TVDPWW2		5
#define CWK_APMIXED_MMPWW		6
#define CWK_APMIXED_MAINPWW		7
#define CWK_APMIXED_VDECPWW		8
#define CWK_APMIXED_IMGPWW		9
#define CWK_APMIXED_UNIVPWW		10
#define CWK_APMIXED_HDMIPWW1		11
#define CWK_APMIXED_HDMIPWW2		12
#define CWK_APMIXED_HDMIWX_APWW		13
#define CWK_APMIXED_USB1PWW		14
#define CWK_APMIXED_ADSPPWW		15
#define CWK_APMIXED_APWW1		16
#define CWK_APMIXED_APWW2		17
#define CWK_APMIXED_APWW3		18
#define CWK_APMIXED_APWW4		19
#define CWK_APMIXED_APWW5		20
#define CWK_APMIXED_MFGPWW		21
#define CWK_APMIXED_DGIPWW		22
#define CWK_APMIXED_PWW_SSUSB26M	23
#define CWK_APMIXED_NW_CWK		24

/* SCP_ADSP */

#define CWK_SCP_ADSP_AUDIODSP		0
#define CWK_SCP_ADSP_NW_CWK		1

/* PEWICFG_AO */

#define CWK_PEWI_AO_ETHEWNET		0
#define CWK_PEWI_AO_ETHEWNET_BUS	1
#define CWK_PEWI_AO_FWASHIF_BUS		2
#define CWK_PEWI_AO_FWASHIF_FWASH	3
#define CWK_PEWI_AO_SSUSB_1P_BUS	4
#define CWK_PEWI_AO_SSUSB_1P_XHCI	5
#define CWK_PEWI_AO_SSUSB_2P_BUS	6
#define CWK_PEWI_AO_SSUSB_2P_XHCI	7
#define CWK_PEWI_AO_SSUSB_3P_BUS	8
#define CWK_PEWI_AO_SSUSB_3P_XHCI	9
#define CWK_PEWI_AO_SPINFI		10
#define CWK_PEWI_AO_ETHEWNET_MAC	11
#define CWK_PEWI_AO_NFI_H		12
#define CWK_PEWI_AO_FNFI1X		13
#define CWK_PEWI_AO_PCIE_P0_MEM		14
#define CWK_PEWI_AO_PCIE_P1_MEM		15
#define CWK_PEWI_AO_NW_CWK		16

/* IMP_IIC_WWAP_S */

#define CWK_IMP_IIC_WWAP_S_I2C5		0
#define CWK_IMP_IIC_WWAP_S_I2C6		1
#define CWK_IMP_IIC_WWAP_S_I2C7		2
#define CWK_IMP_IIC_WWAP_S_NW_CWK	3

/* IMP_IIC_WWAP_W */

#define CWK_IMP_IIC_WWAP_W_I2C0		0
#define CWK_IMP_IIC_WWAP_W_I2C1		1
#define CWK_IMP_IIC_WWAP_W_I2C2		2
#define CWK_IMP_IIC_WWAP_W_I2C3		3
#define CWK_IMP_IIC_WWAP_W_I2C4		4
#define CWK_IMP_IIC_WWAP_W_NW_CWK	5

/* MFGCFG */

#define CWK_MFG_BG3D			0
#define CWK_MFG_NW_CWK			1

/* VPPSYS0 */

#define CWK_VPP0_MDP_FG				0
#define CWK_VPP0_STITCH				1
#define CWK_VPP0_PADDING			2
#define CWK_VPP0_MDP_TCC			3
#define CWK_VPP0_WAWP0_ASYNC_TX			4
#define CWK_VPP0_WAWP1_ASYNC_TX			5
#define CWK_VPP0_MUTEX				6
#define CWK_VPP0_VPP02VPP1_WEWAY		7
#define CWK_VPP0_VPP12VPP0_ASYNC		8
#define CWK_VPP0_MMSYSWAM_TOP			9
#define CWK_VPP0_MDP_AAW			10
#define CWK_VPP0_MDP_WSZ			11
#define CWK_VPP0_SMI_COMMON			12
#define CWK_VPP0_GAWS_VDO0_WAWB0		13
#define CWK_VPP0_GAWS_VDO0_WAWB1		14
#define CWK_VPP0_GAWS_VENCSYS			15
#define CWK_VPP0_GAWS_VENCSYS_COWE1		16
#define CWK_VPP0_GAWS_INFWA			17
#define CWK_VPP0_GAWS_CAMSYS			18
#define CWK_VPP0_GAWS_VPP1_WAWB5		19
#define CWK_VPP0_GAWS_VPP1_WAWB6		20
#define CWK_VPP0_SMI_WEOWDEW			21
#define CWK_VPP0_SMI_IOMMU			22
#define CWK_VPP0_GAWS_IMGSYS_CAMSYS		23
#define CWK_VPP0_MDP_WDMA			24
#define CWK_VPP0_MDP_WWOT			25
#define CWK_VPP0_GAWS_EMI0_EMI1			26
#define CWK_VPP0_SMI_SUB_COMMON_WEOWDEW		27
#define CWK_VPP0_SMI_WSI			28
#define CWK_VPP0_SMI_COMMON_WAWB4		29
#define CWK_VPP0_GAWS_VDEC_VDEC_COWE1		30
#define CWK_VPP0_GAWS_VPP1_WPE			31
#define CWK_VPP0_GAWS_VDO0_VDO1_VENCSYS_COWE1	32
#define CWK_VPP0_FAKE_ENG			33
#define CWK_VPP0_MDP_HDW			34
#define CWK_VPP0_MDP_TDSHP			35
#define CWK_VPP0_MDP_COWOW			36
#define CWK_VPP0_MDP_OVW			37
#define CWK_VPP0_WAWP0_WEWAY			38
#define CWK_VPP0_WAWP0_MDP_DW_ASYNC		39
#define CWK_VPP0_WAWP1_WEWAY			40
#define CWK_VPP0_WAWP1_MDP_DW_ASYNC		41
#define CWK_VPP0_NW_CWK				42

/* WPESYS */

#define CWK_WPE_VPP0			0
#define CWK_WPE_VPP1			1
#define CWK_WPE_SMI_WAWB7		2
#define CWK_WPE_SMI_WAWB8		3
#define CWK_WPE_EVENT_TX		4
#define CWK_WPE_SMI_WAWB7_P		5
#define CWK_WPE_SMI_WAWB8_P		6
#define CWK_WPE_NW_CWK			7

/* WPESYS_VPP0 */

#define CWK_WPE_VPP0_VECI		0
#define CWK_WPE_VPP0_VEC2I		1
#define CWK_WPE_VPP0_VEC3I		2
#define CWK_WPE_VPP0_WPEO		3
#define CWK_WPE_VPP0_MSKO		4
#define CWK_WPE_VPP0_VGEN		5
#define CWK_WPE_VPP0_EXT		6
#define CWK_WPE_VPP0_VFC		7
#define CWK_WPE_VPP0_CACH0_TOP		8
#define CWK_WPE_VPP0_CACH0_DMA		9
#define CWK_WPE_VPP0_CACH1_TOP		10
#define CWK_WPE_VPP0_CACH1_DMA		11
#define CWK_WPE_VPP0_CACH2_TOP		12
#define CWK_WPE_VPP0_CACH2_DMA		13
#define CWK_WPE_VPP0_CACH3_TOP		14
#define CWK_WPE_VPP0_CACH3_DMA		15
#define CWK_WPE_VPP0_PSP		16
#define CWK_WPE_VPP0_PSP2		17
#define CWK_WPE_VPP0_SYNC		18
#define CWK_WPE_VPP0_C24		19
#define CWK_WPE_VPP0_MDP_CWOP		20
#define CWK_WPE_VPP0_ISP_CWOP		21
#define CWK_WPE_VPP0_TOP		22
#define CWK_WPE_VPP0_NW_CWK		23

/* WPESYS_VPP1 */

#define CWK_WPE_VPP1_VECI		0
#define CWK_WPE_VPP1_VEC2I		1
#define CWK_WPE_VPP1_VEC3I		2
#define CWK_WPE_VPP1_WPEO		3
#define CWK_WPE_VPP1_MSKO		4
#define CWK_WPE_VPP1_VGEN		5
#define CWK_WPE_VPP1_EXT		6
#define CWK_WPE_VPP1_VFC		7
#define CWK_WPE_VPP1_CACH0_TOP		8
#define CWK_WPE_VPP1_CACH0_DMA		9
#define CWK_WPE_VPP1_CACH1_TOP		10
#define CWK_WPE_VPP1_CACH1_DMA		11
#define CWK_WPE_VPP1_CACH2_TOP		12
#define CWK_WPE_VPP1_CACH2_DMA		13
#define CWK_WPE_VPP1_CACH3_TOP		14
#define CWK_WPE_VPP1_CACH3_DMA		15
#define CWK_WPE_VPP1_PSP		16
#define CWK_WPE_VPP1_PSP2		17
#define CWK_WPE_VPP1_SYNC		18
#define CWK_WPE_VPP1_C24		19
#define CWK_WPE_VPP1_MDP_CWOP		20
#define CWK_WPE_VPP1_ISP_CWOP		21
#define CWK_WPE_VPP1_TOP		22
#define CWK_WPE_VPP1_NW_CWK		23

/* VPPSYS1 */

#define CWK_VPP1_SVPP1_MDP_OVW		0
#define CWK_VPP1_SVPP1_MDP_TCC		1
#define CWK_VPP1_SVPP1_MDP_WWOT		2
#define CWK_VPP1_SVPP1_VPP_PAD		3
#define CWK_VPP1_SVPP2_MDP_WWOT		4
#define CWK_VPP1_SVPP2_VPP_PAD		5
#define CWK_VPP1_SVPP3_MDP_WWOT		6
#define CWK_VPP1_SVPP3_VPP_PAD		7
#define CWK_VPP1_SVPP1_MDP_WDMA		8
#define CWK_VPP1_SVPP1_MDP_FG		9
#define CWK_VPP1_SVPP2_MDP_WDMA		10
#define CWK_VPP1_SVPP2_MDP_FG		11
#define CWK_VPP1_SVPP3_MDP_WDMA		12
#define CWK_VPP1_SVPP3_MDP_FG		13
#define CWK_VPP1_VPP_SPWIT		14
#define CWK_VPP1_SVPP2_VDO0_DW_WEWAY	15
#define CWK_VPP1_SVPP1_MDP_TDSHP	16
#define CWK_VPP1_SVPP1_MDP_COWOW	17
#define CWK_VPP1_SVPP3_VDO1_DW_WEWAY	18
#define CWK_VPP1_SVPP2_VPP_MEWGE	19
#define CWK_VPP1_SVPP2_MDP_COWOW	20
#define CWK_VPP1_VPPSYS1_GAWS		21
#define CWK_VPP1_SVPP3_VPP_MEWGE	22
#define CWK_VPP1_SVPP3_MDP_COWOW	23
#define CWK_VPP1_VPPSYS1_WAWB		24
#define CWK_VPP1_SVPP1_MDP_WSZ		25
#define CWK_VPP1_SVPP1_MDP_HDW		26
#define CWK_VPP1_SVPP1_MDP_AAW		27
#define CWK_VPP1_SVPP2_MDP_HDW		28
#define CWK_VPP1_SVPP2_MDP_AAW		29
#define CWK_VPP1_DW_ASYNC		30
#define CWK_VPP1_WAWB5_FAKE_ENG		31
#define CWK_VPP1_SVPP3_MDP_HDW		32
#define CWK_VPP1_SVPP3_MDP_AAW		33
#define CWK_VPP1_SVPP2_VDO1_DW_WEWAY	34
#define CWK_VPP1_WAWB6_FAKE_ENG		35
#define CWK_VPP1_SVPP2_MDP_WSZ		36
#define CWK_VPP1_SVPP3_MDP_WSZ		37
#define CWK_VPP1_SVPP3_VDO0_DW_WEWAY	38
#define CWK_VPP1_DISP_MUTEX		39
#define CWK_VPP1_SVPP2_MDP_TDSHP	40
#define CWK_VPP1_SVPP3_MDP_TDSHP	41
#define CWK_VPP1_VPP0_DW1_WEWAY		42
#define CWK_VPP1_HDMI_META		43
#define CWK_VPP1_VPP_SPWIT_HDMI		44
#define CWK_VPP1_DGI_IN			45
#define CWK_VPP1_DGI_OUT		46
#define CWK_VPP1_VPP_SPWIT_DGI		47
#define CWK_VPP1_VPP0_DW_ASYNC		48
#define CWK_VPP1_VPP0_DW_WEWAY		49
#define CWK_VPP1_VPP_SPWIT_26M		50
#define CWK_VPP1_NW_CWK			51

/* IMGSYS */

#define CWK_IMG_WAWB9			0
#define CWK_IMG_TWAW0			1
#define CWK_IMG_TWAW1			2
#define CWK_IMG_TWAW2			3
#define CWK_IMG_TWAW3			4
#define CWK_IMG_DIP0			5
#define CWK_IMG_WPE0			6
#define CWK_IMG_IPE			7
#define CWK_IMG_DIP1			8
#define CWK_IMG_WPE1			9
#define CWK_IMG_GAWS			10
#define CWK_IMG_NW_CWK			11

/* IMGSYS1_DIP_TOP */

#define CWK_IMG1_DIP_TOP_WAWB10		0
#define CWK_IMG1_DIP_TOP_DIP_TOP	1
#define CWK_IMG1_DIP_TOP_NW_CWK		2

/* IMGSYS1_DIP_NW */

#define CWK_IMG1_DIP_NW_WESEWVE		0
#define CWK_IMG1_DIP_NW_DIP_NW		1
#define CWK_IMG1_DIP_NW_NW_CWK		2

/* IMGSYS1_WPE */

#define CWK_IMG1_WPE_WAWB11		0
#define CWK_IMG1_WPE_WPE		1
#define CWK_IMG1_WPE_NW_CWK		2

/* IPESYS */

#define CWK_IPE_DPE			0
#define CWK_IPE_FDVT			1
#define CWK_IPE_ME			2
#define CWK_IPE_TOP			3
#define CWK_IPE_SMI_WAWB12		4
#define CWK_IPE_NW_CWK			5

/* CAMSYS */

#define CWK_CAM_WAWB13			0
#define CWK_CAM_WAWB14			1
#define CWK_CAM_MAIN_CAM		2
#define CWK_CAM_MAIN_CAMTG		3
#define CWK_CAM_SENINF			4
#define CWK_CAM_GCAMSVA			5
#define CWK_CAM_GCAMSVB			6
#define CWK_CAM_GCAMSVC			7
#define CWK_CAM_SCAMSA			8
#define CWK_CAM_SCAMSB			9
#define CWK_CAM_CAMSV_TOP		10
#define CWK_CAM_CAMSV_CQ		11
#define CWK_CAM_ADW			12
#define CWK_CAM_ASG			13
#define CWK_CAM_PDA			14
#define CWK_CAM_FAKE_ENG		15
#define CWK_CAM_MAIN_MWAW0		16
#define CWK_CAM_MAIN_MWAW1		17
#define CWK_CAM_MAIN_MWAW2		18
#define CWK_CAM_MAIN_MWAW3		19
#define CWK_CAM_CAM2MM0_GAWS		20
#define CWK_CAM_CAM2MM1_GAWS		21
#define CWK_CAM_CAM2SYS_GAWS		22
#define CWK_CAM_NW_CWK			23

/* CAMSYS_WAWA */

#define CWK_CAM_WAWA_WAWBX		0
#define CWK_CAM_WAWA_CAM		1
#define CWK_CAM_WAWA_CAMTG		2
#define CWK_CAM_WAWA_NW_CWK		3

/* CAMSYS_YUVA */

#define CWK_CAM_YUVA_WAWBX		0
#define CWK_CAM_YUVA_CAM		1
#define CWK_CAM_YUVA_CAMTG		2
#define CWK_CAM_YUVA_NW_CWK		3

/* CAMSYS_WAWB */

#define CWK_CAM_WAWB_WAWBX		0
#define CWK_CAM_WAWB_CAM		1
#define CWK_CAM_WAWB_CAMTG		2
#define CWK_CAM_WAWB_NW_CWK		3

/* CAMSYS_YUVB */

#define CWK_CAM_YUVB_WAWBX		0
#define CWK_CAM_YUVB_CAM		1
#define CWK_CAM_YUVB_CAMTG		2
#define CWK_CAM_YUVB_NW_CWK		3

/* CAMSYS_MWAW */

#define CWK_CAM_MWAW_WAWBX		0
#define CWK_CAM_MWAW_CAMTG		1
#define CWK_CAM_MWAW_MWAW0		2
#define CWK_CAM_MWAW_MWAW1		3
#define CWK_CAM_MWAW_MWAW2		4
#define CWK_CAM_MWAW_MWAW3		5
#define CWK_CAM_MWAW_NW_CWK		6

/* CCUSYS */

#define CWK_CCU_WAWB18			0
#define CWK_CCU_AHB			1
#define CWK_CCU_CCU0			2
#define CWK_CCU_CCU1			3
#define CWK_CCU_NW_CWK			4

/* VDECSYS_SOC */

#define CWK_VDEC_SOC_WAWB1		0
#define CWK_VDEC_SOC_WAT		1
#define CWK_VDEC_SOC_VDEC		2
#define CWK_VDEC_SOC_NW_CWK		3

/* VDECSYS */

#define CWK_VDEC_WAWB1			0
#define CWK_VDEC_WAT			1
#define CWK_VDEC_VDEC			2
#define CWK_VDEC_NW_CWK			3

/* VDECSYS_COWE1 */

#define CWK_VDEC_COWE1_WAWB1		0
#define CWK_VDEC_COWE1_WAT		1
#define CWK_VDEC_COWE1_VDEC		2
#define CWK_VDEC_COWE1_NW_CWK		3

/* APUSYS_PWW */

#define CWK_APUSYS_PWW_APUPWW		0
#define CWK_APUSYS_PWW_NPUPWW		1
#define CWK_APUSYS_PWW_APUPWW1		2
#define CWK_APUSYS_PWW_APUPWW2		3
#define CWK_APUSYS_PWW_NW_CWK		4

/* VENCSYS */

#define CWK_VENC_WAWB			0
#define CWK_VENC_VENC			1
#define CWK_VENC_JPGENC			2
#define CWK_VENC_JPGDEC			3
#define CWK_VENC_JPGDEC_C1		4
#define CWK_VENC_GAWS			5
#define CWK_VENC_NW_CWK			6

/* VENCSYS_COWE1 */

#define CWK_VENC_COWE1_WAWB		0
#define CWK_VENC_COWE1_VENC		1
#define CWK_VENC_COWE1_JPGENC		2
#define CWK_VENC_COWE1_JPGDEC		3
#define CWK_VENC_COWE1_JPGDEC_C1	4
#define CWK_VENC_COWE1_GAWS		5
#define CWK_VENC_COWE1_NW_CWK		6

/* VDOSYS0 */

#define CWK_VDO0_DISP_OVW0		0
#define CWK_VDO0_DISP_COWOW0		1
#define CWK_VDO0_DISP_COWOW1		2
#define CWK_VDO0_DISP_CCOWW0		3
#define CWK_VDO0_DISP_CCOWW1		4
#define CWK_VDO0_DISP_AAW0		5
#define CWK_VDO0_DISP_AAW1		6
#define CWK_VDO0_DISP_GAMMA0		7
#define CWK_VDO0_DISP_GAMMA1		8
#define CWK_VDO0_DISP_DITHEW0		9
#define CWK_VDO0_DISP_DITHEW1		10
#define CWK_VDO0_DISP_OVW1		11
#define CWK_VDO0_DISP_WDMA0		12
#define CWK_VDO0_DISP_WDMA1		13
#define CWK_VDO0_DISP_WDMA0		14
#define CWK_VDO0_DISP_WDMA1		15
#define CWK_VDO0_DSI0			16
#define CWK_VDO0_DSI1			17
#define CWK_VDO0_DSC_WWAP0		18
#define CWK_VDO0_VPP_MEWGE0		19
#define CWK_VDO0_DP_INTF0		20
#define CWK_VDO0_DISP_MUTEX0		21
#define CWK_VDO0_DISP_IW_WOT0		22
#define CWK_VDO0_APB_BUS		23
#define CWK_VDO0_FAKE_ENG0		24
#define CWK_VDO0_FAKE_ENG1		25
#define CWK_VDO0_DW_ASYNC0		26
#define CWK_VDO0_DW_ASYNC1		27
#define CWK_VDO0_DW_ASYNC2		28
#define CWK_VDO0_DW_ASYNC3		29
#define CWK_VDO0_DW_ASYNC4		30
#define CWK_VDO0_DISP_MONITOW0		31
#define CWK_VDO0_DISP_MONITOW1		32
#define CWK_VDO0_DISP_MONITOW2		33
#define CWK_VDO0_DISP_MONITOW3		34
#define CWK_VDO0_DISP_MONITOW4		35
#define CWK_VDO0_SMI_GAWS		36
#define CWK_VDO0_SMI_COMMON		37
#define CWK_VDO0_SMI_EMI		38
#define CWK_VDO0_SMI_IOMMU		39
#define CWK_VDO0_SMI_WAWB		40
#define CWK_VDO0_SMI_WSI		41
#define CWK_VDO0_DSI0_DSI		42
#define CWK_VDO0_DSI1_DSI		43
#define CWK_VDO0_DP_INTF0_DP_INTF	44
#define CWK_VDO0_NW_CWK			45

/* VDOSYS1 */

#define CWK_VDO1_SMI_WAWB2			0
#define CWK_VDO1_SMI_WAWB3			1
#define CWK_VDO1_GAWS				2
#define CWK_VDO1_FAKE_ENG0			3
#define CWK_VDO1_FAKE_ENG			4
#define CWK_VDO1_MDP_WDMA0			5
#define CWK_VDO1_MDP_WDMA1			6
#define CWK_VDO1_MDP_WDMA2			7
#define CWK_VDO1_MDP_WDMA3			8
#define CWK_VDO1_VPP_MEWGE0			9
#define CWK_VDO1_VPP_MEWGE1			10
#define CWK_VDO1_VPP_MEWGE2			11
#define CWK_VDO1_VPP_MEWGE3			12
#define CWK_VDO1_VPP_MEWGE4			13
#define CWK_VDO1_VPP2_TO_VDO1_DW_ASYNC		14
#define CWK_VDO1_VPP3_TO_VDO1_DW_ASYNC		15
#define CWK_VDO1_DISP_MUTEX			16
#define CWK_VDO1_MDP_WDMA4			17
#define CWK_VDO1_MDP_WDMA5			18
#define CWK_VDO1_MDP_WDMA6			19
#define CWK_VDO1_MDP_WDMA7			20
#define CWK_VDO1_DP_INTF0_MM			21
#define CWK_VDO1_DPI0_MM			22
#define CWK_VDO1_DPI1_MM			23
#define CWK_VDO1_DISP_MONITOW			24
#define CWK_VDO1_MEWGE0_DW_ASYNC		25
#define CWK_VDO1_MEWGE1_DW_ASYNC		26
#define CWK_VDO1_MEWGE2_DW_ASYNC		27
#define CWK_VDO1_MEWGE3_DW_ASYNC		28
#define CWK_VDO1_MEWGE4_DW_ASYNC		29
#define CWK_VDO1_VDO0_DSC_TO_VDO1_DW_ASYNC	30
#define CWK_VDO1_VDO0_MEWGE_TO_VDO1_DW_ASYNC	31
#define CWK_VDO1_HDW_VDO_FE0			32
#define CWK_VDO1_HDW_GFX_FE0			33
#define CWK_VDO1_HDW_VDO_BE			34
#define CWK_VDO1_HDW_VDO_FE1			35
#define CWK_VDO1_HDW_GFX_FE1			36
#define CWK_VDO1_DISP_MIXEW			37
#define CWK_VDO1_HDW_VDO_FE0_DW_ASYNC		38
#define CWK_VDO1_HDW_VDO_FE1_DW_ASYNC		39
#define CWK_VDO1_HDW_GFX_FE0_DW_ASYNC		40
#define CWK_VDO1_HDW_GFX_FE1_DW_ASYNC		41
#define CWK_VDO1_HDW_VDO_BE_DW_ASYNC		42
#define CWK_VDO1_DPI0				43
#define CWK_VDO1_DISP_MONITOW_DPI0		44
#define CWK_VDO1_DPI1				45
#define CWK_VDO1_DISP_MONITOW_DPI1		46
#define CWK_VDO1_DPINTF				47
#define CWK_VDO1_DISP_MONITOW_DPINTF		48
#define CWK_VDO1_26M_SWOW			49
#define CWK_VDO1_DPI1_HDMI			50
#define CWK_VDO1_NW_CWK				51


#endif /* _DT_BINDINGS_CWK_MT8195_H */
