multiline_comment|/*&n; * Smp support for ppc.&n; *&n; * Written by Cort Dougan (cort@cs.nmt.edu) borrowing a great&n; * deal of code from the sparc and intel versions.&n; *&n; * Copyright (C) 1999 Cort Dougan &lt;cort@cs.nmt.edu&gt;&n; *&n; * Support for PReP (Motorola MTX/MVME) and Macintosh G4 SMP &n; * by Troy Benjegerdes (hozer@drgw.net)&n; *&n; * Support for DayStar quad CPU cards&n; * Copyright (C) XLR8, Inc. 1994-2000&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
DECL|macro|__KERNEL_SYSCALLS__
mdefine_line|#define __KERNEL_SYSCALLS__
macro_line|#include &lt;linux/unistd.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/spinlock.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/atomic.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/hardirq.h&gt;
macro_line|#include &lt;asm/softirq.h&gt;
macro_line|#include &lt;asm/init.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/residual.h&gt;
macro_line|#include &lt;asm/feature.h&gt;
macro_line|#include &lt;asm/time.h&gt;
macro_line|#include &quot;open_pic.h&quot;
DECL|variable|smp_threads_ready
r_int
id|smp_threads_ready
suffix:semicolon
DECL|variable|smp_commenced
r_volatile
r_int
id|smp_commenced
suffix:semicolon
DECL|variable|smp_num_cpus
r_int
id|smp_num_cpus
op_assign
l_int|1
suffix:semicolon
DECL|variable|smp_tb_synchronized
r_int
id|smp_tb_synchronized
suffix:semicolon
DECL|variable|cpu_data
r_struct
id|cpuinfo_PPC
id|cpu_data
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|klock_info
r_struct
id|klock_info_struct
id|klock_info
op_assign
(brace
id|KLOCK_CLEAR
comma
l_int|0
)brace
suffix:semicolon
DECL|variable|ipi_recv
id|atomic_t
id|ipi_recv
suffix:semicolon
DECL|variable|ipi_sent
id|atomic_t
id|ipi_sent
suffix:semicolon
DECL|variable|kernel_flag
id|spinlock_t
id|kernel_flag
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
DECL|variable|prof_multiplier
r_int
r_int
id|prof_multiplier
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|prof_counter
r_int
r_int
id|prof_counter
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|cacheflush_time
id|cycles_t
id|cacheflush_time
suffix:semicolon
DECL|variable|__initdata
r_static
r_int
id|max_cpus
id|__initdata
op_assign
id|NR_CPUS
suffix:semicolon
DECL|variable|smp_hw_index
r_int
id|smp_hw_index
(braket
id|NR_CPUS
)braket
suffix:semicolon
multiline_comment|/* all cpu mappings are 1-1 -- Cort */
DECL|variable|cpu_callin_map
r_volatile
r_int
r_int
id|cpu_callin_map
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|macro|TB_SYNC_PASSES
mdefine_line|#define TB_SYNC_PASSES 4
DECL|variable|tb_sync_flag
r_volatile
r_int
r_int
id|__initdata
id|tb_sync_flag
op_assign
l_int|0
suffix:semicolon
DECL|variable|tb_offset
r_volatile
r_int
r_int
id|__initdata
id|tb_offset
op_assign
l_int|0
suffix:semicolon
r_int
id|start_secondary
c_func
(paren
r_void
op_star
)paren
suffix:semicolon
r_extern
r_int
id|cpu_idle
c_func
(paren
r_void
op_star
id|unused
)paren
suffix:semicolon
r_void
id|smp_call_function_interrupt
c_func
(paren
r_void
)paren
suffix:semicolon
r_void
id|smp_message_pass
c_func
(paren
r_int
id|target
comma
r_int
id|msg
comma
r_int
r_int
id|data
comma
r_int
id|wait
)paren
suffix:semicolon
r_extern
r_void
id|__secondary_start_psurge
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|__secondary_start_psurge2
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/* Temporary horrible hack */
r_extern
r_void
id|__secondary_start_psurge3
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/* Temporary horrible hack */
multiline_comment|/* Addresses for powersurge registers */
DECL|macro|HAMMERHEAD_BASE
mdefine_line|#define HAMMERHEAD_BASE&t;&t;0xf8000000
DECL|macro|HHEAD_CONFIG
mdefine_line|#define HHEAD_CONFIG&t;&t;0x90
DECL|macro|HHEAD_SEC_INTR
mdefine_line|#define HHEAD_SEC_INTR&t;&t;0xc0
multiline_comment|/* register for interrupting the primary processor on the powersurge */
multiline_comment|/* N.B. this is actually the ethernet ROM! */
DECL|macro|PSURGE_PRI_INTR
mdefine_line|#define PSURGE_PRI_INTR&t;&t;0xf3019000
multiline_comment|/* register for storing the start address for the secondary processor */
multiline_comment|/* N.B. this is the PCI config space address register for the 1st bridge */
DECL|macro|PSURGE_START
mdefine_line|#define PSURGE_START&t;&t;0xf2800000
multiline_comment|/* Daystar/XLR8 4-CPU card */
DECL|macro|PSURGE_QUAD_REG_ADDR
mdefine_line|#define PSURGE_QUAD_REG_ADDR&t;0xf8800000
DECL|macro|PSURGE_QUAD_IRQ_SET
mdefine_line|#define PSURGE_QUAD_IRQ_SET&t;0
DECL|macro|PSURGE_QUAD_IRQ_CLR
mdefine_line|#define PSURGE_QUAD_IRQ_CLR&t;1
DECL|macro|PSURGE_QUAD_IRQ_PRIMARY
mdefine_line|#define PSURGE_QUAD_IRQ_PRIMARY&t;2
DECL|macro|PSURGE_QUAD_CKSTOP_CTL
mdefine_line|#define PSURGE_QUAD_CKSTOP_CTL&t;3
DECL|macro|PSURGE_QUAD_PRIMARY_ARB
mdefine_line|#define PSURGE_QUAD_PRIMARY_ARB&t;4
DECL|macro|PSURGE_QUAD_BOARD_ID
mdefine_line|#define PSURGE_QUAD_BOARD_ID&t;6
DECL|macro|PSURGE_QUAD_WHICH_CPU
mdefine_line|#define PSURGE_QUAD_WHICH_CPU&t;7
DECL|macro|PSURGE_QUAD_CKSTOP_RDBK
mdefine_line|#define PSURGE_QUAD_CKSTOP_RDBK&t;8
DECL|macro|PSURGE_QUAD_RESET_CTL
mdefine_line|#define PSURGE_QUAD_RESET_CTL&t;11
DECL|macro|PSURGE_QUAD_OUT
mdefine_line|#define PSURGE_QUAD_OUT(r, v)&t;(out_8((u8 *)(quad_base+((r)&lt;&lt;2)+1), (v)))
DECL|macro|PSURGE_QUAD_IN
mdefine_line|#define PSURGE_QUAD_IN(r)&t;(in_8((u8 *)(quad_base+((r)&lt;&lt;2)+1)) &amp; 0x0f)
DECL|macro|PSURGE_QUAD_BIS
mdefine_line|#define PSURGE_QUAD_BIS(r, v)&t;(PSURGE_QUAD_OUT((r), PSURGE_QUAD_IN(r) | (v)))
DECL|macro|PSURGE_QUAD_BIC
mdefine_line|#define PSURGE_QUAD_BIC(r, v)&t;(PSURGE_QUAD_OUT((r), PSURGE_QUAD_IN(r) &amp; ~(v)))
multiline_comment|/* virtual addresses for the above */
DECL|variable|hhead_base
r_static
r_volatile
id|u8
op_star
id|hhead_base
suffix:semicolon
DECL|variable|quad_base
r_static
r_volatile
id|u32
op_star
id|quad_base
suffix:semicolon
DECL|variable|psurge_pri_intr
r_static
r_volatile
id|u32
op_star
id|psurge_pri_intr
suffix:semicolon
DECL|variable|psurge_sec_intr
r_static
r_volatile
id|u8
op_star
id|psurge_sec_intr
suffix:semicolon
DECL|variable|psurge_start
r_static
r_volatile
id|u32
op_star
id|psurge_start
suffix:semicolon
multiline_comment|/* what sort of powersurge board we have */
DECL|variable|psurge_type
r_static
r_int
id|psurge_type
suffix:semicolon
multiline_comment|/* values for psurge_type */
DECL|macro|PSURGE_DUAL
mdefine_line|#define PSURGE_DUAL&t;&t;0
DECL|macro|PSURGE_QUAD_OKEE
mdefine_line|#define PSURGE_QUAD_OKEE&t;1
DECL|macro|PSURGE_QUAD_COTTON
mdefine_line|#define PSURGE_QUAD_COTTON&t;2
DECL|macro|PSURGE_QUAD_ICEGRASS
mdefine_line|#define PSURGE_QUAD_ICEGRASS&t;3
multiline_comment|/* l2 cache stuff for dual G4 macs */
r_extern
r_void
id|core99_init_l2
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/* Since OpenPIC has only 4 IPIs, we use slightly different message numbers.&n; * &n; * Make sure this matches openpic_request_IPIs in open_pic.c, or what shows up&n; * in /proc/interrupts will be wrong!!! --Troy */
DECL|macro|PPC_MSG_CALL_FUNCTION
mdefine_line|#define PPC_MSG_CALL_FUNCTION&t;0
DECL|macro|PPC_MSG_RESCHEDULE
mdefine_line|#define PPC_MSG_RESCHEDULE&t;1
DECL|macro|PPC_MSG_INVALIDATE_TLB
mdefine_line|#define PPC_MSG_INVALIDATE_TLB&t;2
DECL|macro|PPC_MSG_XMON_BREAK
mdefine_line|#define PPC_MSG_XMON_BREAK&t;3
DECL|function|set_tb
r_static
r_inline
r_void
id|set_tb
c_func
(paren
r_int
r_int
id|upper
comma
r_int
r_int
id|lower
)paren
(brace
id|mtspr
c_func
(paren
id|SPRN_TBWL
comma
l_int|0
)paren
suffix:semicolon
id|mtspr
c_func
(paren
id|SPRN_TBWU
comma
id|upper
)paren
suffix:semicolon
id|mtspr
c_func
(paren
id|SPRN_TBWL
comma
id|lower
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Set and clear IPIs for powersurge.&n; */
DECL|function|psurge_set_ipi
r_static
r_inline
r_void
id|psurge_set_ipi
c_func
(paren
r_int
id|cpu
)paren
(brace
r_if
c_cond
(paren
id|cpu
op_eq
l_int|0
)paren
id|in_be32
c_func
(paren
id|psurge_pri_intr
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|psurge_type
op_eq
id|PSURGE_DUAL
)paren
id|out_8
c_func
(paren
id|psurge_sec_intr
comma
l_int|0
)paren
suffix:semicolon
r_else
id|PSURGE_QUAD_OUT
c_func
(paren
id|PSURGE_QUAD_IRQ_SET
comma
l_int|1
op_lshift
id|cpu
)paren
suffix:semicolon
)brace
DECL|function|psurge_clr_ipi
r_static
r_inline
r_void
id|psurge_clr_ipi
c_func
(paren
r_int
id|cpu
)paren
(brace
r_if
c_cond
(paren
id|cpu
OG
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|psurge_type
op_eq
id|PSURGE_DUAL
)paren
id|out_8
c_func
(paren
id|psurge_sec_intr
comma
op_complement
l_int|0
)paren
suffix:semicolon
r_else
id|PSURGE_QUAD_OUT
c_func
(paren
id|PSURGE_QUAD_IRQ_CLR
comma
l_int|1
op_lshift
id|cpu
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * On powersurge (old SMP powermac architecture) we don&squot;t have&n; * separate IPIs for separate messages like openpic does.  Instead&n; * we have a bitmap for each processor, where a 1 bit means that&n; * the corresponding message is pending for that processor.&n; * Ideally each cpu&squot;s entry would be in a different cache line.&n; *  -- paulus.&n; */
DECL|variable|psurge_smp_message
r_static
r_int
r_int
id|psurge_smp_message
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|function|psurge_smp_message_recv
r_void
id|psurge_smp_message_recv
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_int
id|msg
suffix:semicolon
multiline_comment|/* clear interrupt */
id|psurge_clr_ipi
c_func
(paren
id|cpu
)paren
suffix:semicolon
r_if
c_cond
(paren
id|smp_num_cpus
OL
l_int|2
)paren
r_return
suffix:semicolon
multiline_comment|/* make sure there is a message there */
r_for
c_loop
(paren
id|msg
op_assign
l_int|0
suffix:semicolon
id|msg
OL
l_int|4
suffix:semicolon
id|msg
op_increment
)paren
r_if
c_cond
(paren
id|test_and_clear_bit
c_func
(paren
id|msg
comma
op_amp
id|psurge_smp_message
(braket
id|cpu
)braket
)paren
)paren
id|smp_message_recv
c_func
(paren
id|msg
comma
id|regs
)paren
suffix:semicolon
)brace
r_void
DECL|function|psurge_primary_intr
id|psurge_primary_intr
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|d
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|psurge_smp_message_recv
c_func
(paren
id|regs
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_psurge_message_pass
id|smp_psurge_message_pass
c_func
(paren
r_int
id|target
comma
r_int
id|msg
comma
r_int
r_int
id|data
comma
r_int
id|wait
)paren
(brace
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|smp_num_cpus
OL
l_int|2
)paren
r_return
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|smp_num_cpus
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|target
op_eq
id|MSG_ALL
op_logical_or
(paren
id|target
op_eq
id|MSG_ALL_BUT_SELF
op_logical_and
id|i
op_ne
id|smp_processor_id
c_func
(paren
)paren
)paren
op_logical_or
id|target
op_eq
id|i
)paren
(brace
id|set_bit
c_func
(paren
id|msg
comma
op_amp
id|psurge_smp_message
(braket
id|i
)braket
)paren
suffix:semicolon
id|psurge_set_ipi
c_func
(paren
id|i
)paren
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/*&n; * Determine a quad card presence. We read the board ID register, we&n; * for the data bus to change to something else, and we read it again.&n; * It it&squot;s stable, then the register probably exist (ugh !)&n; */
DECL|function|psurge_quad_probe
r_static
r_int
id|__init
id|psurge_quad_probe
c_func
(paren
r_void
)paren
(brace
r_int
id|type
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
id|type
op_assign
id|PSURGE_QUAD_IN
c_func
(paren
id|PSURGE_QUAD_BOARD_ID
)paren
suffix:semicolon
r_if
c_cond
(paren
id|type
template_param
id|PSURGE_QUAD_ICEGRASS
op_logical_or
id|type
op_ne
id|PSURGE_QUAD_IN
c_func
(paren
id|PSURGE_QUAD_BOARD_ID
)paren
)paren
r_return
id|PSURGE_DUAL
suffix:semicolon
multiline_comment|/* looks OK, try a slightly more rigorous test */
multiline_comment|/* bogus is not necessarily cacheline-aligned,&n;&t;   though I don&squot;t suppose that really matters.  -- paulus */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|100
suffix:semicolon
id|i
op_increment
)paren
(brace
r_volatile
id|u32
id|bogus
(braket
l_int|8
)braket
suffix:semicolon
id|bogus
(braket
(paren
l_int|0
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0x00000000
suffix:semicolon
id|bogus
(braket
(paren
l_int|1
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0x55555555
suffix:semicolon
id|bogus
(braket
(paren
l_int|2
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0xFFFFFFFF
suffix:semicolon
id|bogus
(braket
(paren
l_int|3
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0xAAAAAAAA
suffix:semicolon
id|bogus
(braket
(paren
l_int|4
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0x33333333
suffix:semicolon
id|bogus
(braket
(paren
l_int|5
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0xCCCCCCCC
suffix:semicolon
id|bogus
(braket
(paren
l_int|6
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0xCCCCCCCC
suffix:semicolon
id|bogus
(braket
(paren
l_int|7
op_plus
id|i
)paren
op_mod
l_int|8
)braket
op_assign
l_int|0x33333333
suffix:semicolon
id|wmb
c_func
(paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;dcbf 0,%0&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
id|bogus
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|type
op_ne
id|PSURGE_QUAD_IN
c_func
(paren
id|PSURGE_QUAD_BOARD_ID
)paren
)paren
r_return
id|PSURGE_DUAL
suffix:semicolon
)brace
r_return
id|type
suffix:semicolon
)brace
DECL|function|psurge_quad_init
r_static
r_void
id|__init
id|psurge_quad_init
c_func
(paren
r_void
)paren
(brace
r_int
id|procbits
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;psurge_quad_init&quot;
comma
l_int|0x351
)paren
suffix:semicolon
id|procbits
op_assign
op_complement
id|PSURGE_QUAD_IN
c_func
(paren
id|PSURGE_QUAD_WHICH_CPU
)paren
suffix:semicolon
r_if
c_cond
(paren
id|psurge_type
op_eq
id|PSURGE_QUAD_ICEGRASS
)paren
id|PSURGE_QUAD_BIS
c_func
(paren
id|PSURGE_QUAD_RESET_CTL
comma
id|procbits
)paren
suffix:semicolon
r_else
id|PSURGE_QUAD_BIC
c_func
(paren
id|PSURGE_QUAD_CKSTOP_CTL
comma
id|procbits
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|33
)paren
suffix:semicolon
id|out_8
c_func
(paren
id|psurge_sec_intr
comma
op_complement
l_int|0
)paren
suffix:semicolon
id|PSURGE_QUAD_OUT
c_func
(paren
id|PSURGE_QUAD_IRQ_CLR
comma
id|procbits
)paren
suffix:semicolon
id|PSURGE_QUAD_BIS
c_func
(paren
id|PSURGE_QUAD_RESET_CTL
comma
id|procbits
)paren
suffix:semicolon
r_if
c_cond
(paren
id|psurge_type
op_ne
id|PSURGE_QUAD_ICEGRASS
)paren
id|PSURGE_QUAD_BIS
c_func
(paren
id|PSURGE_QUAD_CKSTOP_CTL
comma
id|procbits
)paren
suffix:semicolon
id|PSURGE_QUAD_BIC
c_func
(paren
id|PSURGE_QUAD_PRIMARY_ARB
comma
id|procbits
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|33
)paren
suffix:semicolon
id|PSURGE_QUAD_BIC
c_func
(paren
id|PSURGE_QUAD_RESET_CTL
comma
id|procbits
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|33
)paren
suffix:semicolon
id|PSURGE_QUAD_BIS
c_func
(paren
id|PSURGE_QUAD_PRIMARY_ARB
comma
id|procbits
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|33
)paren
suffix:semicolon
)brace
DECL|function|smp_psurge_probe
r_static
r_int
id|__init
id|smp_psurge_probe
c_func
(paren
r_void
)paren
(brace
r_int
id|i
comma
id|ncpus
suffix:semicolon
multiline_comment|/* We don&squot;t do SMP on the PPC601 -- paulus */
r_if
c_cond
(paren
(paren
id|_get_PVR
c_func
(paren
)paren
op_rshift
l_int|16
)paren
op_eq
l_int|1
)paren
r_return
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t; * The powersurge cpu board can be used in the generation&n;&t; * of powermacs that have a socket for an upgradeable cpu card,&n;&t; * including the 7500, 8500, 9500, 9600.&n;&t; * The device tree doesn&squot;t tell you if you have 2 cpus because&n;&t; * OF doesn&squot;t know anything about the 2nd processor.&n;&t; * Instead we look for magic bits in magic registers,&n;&t; * in the hammerhead memory controller in the case of the&n;&t; * dual-cpu powersurge board.  -- paulus.&n;&t; */
r_if
c_cond
(paren
id|find_devices
c_func
(paren
l_string|&quot;hammerhead&quot;
)paren
op_eq
l_int|NULL
)paren
r_return
l_int|1
suffix:semicolon
id|hhead_base
op_assign
id|ioremap
c_func
(paren
id|HAMMERHEAD_BASE
comma
l_int|0x800
)paren
suffix:semicolon
id|quad_base
op_assign
id|ioremap
c_func
(paren
id|PSURGE_QUAD_REG_ADDR
comma
l_int|1024
)paren
suffix:semicolon
id|psurge_sec_intr
op_assign
id|hhead_base
op_plus
id|HHEAD_SEC_INTR
suffix:semicolon
id|psurge_type
op_assign
id|psurge_quad_probe
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|psurge_type
op_ne
id|PSURGE_DUAL
)paren
(brace
id|psurge_quad_init
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* I believe we could &quot;count&quot; CPUs by counting 1 bits&n;&t;&t; * in procbits on a quad board. For now, we assume 4,&n;&t;&t; * non-present CPUs will just be seen as &quot;stuck&quot;.&n;&t;&t; * (hope they are the higher-numbered ones -- paulus)&n;&t;&t; */
id|ncpus
op_assign
l_int|4
suffix:semicolon
)brace
r_else
(brace
id|iounmap
c_func
(paren
(paren
r_void
op_star
)paren
id|quad_base
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|in_8
c_func
(paren
id|hhead_base
op_plus
id|HHEAD_CONFIG
)paren
op_amp
l_int|0x02
)paren
op_eq
l_int|0
)paren
(brace
multiline_comment|/* not a dual-cpu card */
id|iounmap
c_func
(paren
(paren
r_void
op_star
)paren
id|hhead_base
)paren
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
id|ncpus
op_assign
l_int|2
suffix:semicolon
)brace
id|psurge_start
op_assign
id|ioremap
c_func
(paren
id|PSURGE_START
comma
l_int|4
)paren
suffix:semicolon
id|psurge_pri_intr
op_assign
id|ioremap
c_func
(paren
id|PSURGE_PRI_INTR
comma
l_int|4
)paren
suffix:semicolon
multiline_comment|/* this is not actually strictly necessary -- paulus. */
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
id|ncpus
suffix:semicolon
op_increment
id|i
)paren
id|smp_hw_index
(braket
id|i
)braket
op_assign
id|i
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_psurge_probe - done&quot;
comma
l_int|0x352
)paren
suffix:semicolon
r_return
id|ncpus
suffix:semicolon
)brace
DECL|function|smp_psurge_kick_cpu
r_static
r_void
id|__init
id|smp_psurge_kick_cpu
c_func
(paren
r_int
id|nr
)paren
(brace
r_void
(paren
op_star
id|start
)paren
(paren
r_void
)paren
op_assign
id|__secondary_start_psurge
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_psurge_kick_cpu&quot;
comma
l_int|0x353
)paren
suffix:semicolon
multiline_comment|/* setup entry point of secondary processor */
r_switch
c_cond
(paren
id|nr
)paren
(brace
r_case
l_int|2
suffix:colon
id|start
op_assign
id|__secondary_start_psurge2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|start
op_assign
id|__secondary_start_psurge3
suffix:semicolon
r_break
suffix:semicolon
)brace
id|out_be32
c_func
(paren
id|psurge_start
comma
id|__pa
c_func
(paren
id|start
)paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|psurge_set_ipi
c_func
(paren
id|nr
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|psurge_clr_ipi
c_func
(paren
id|nr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_psurge_kick_cpu - done&quot;
comma
l_int|0x354
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * With the dual-cpu powersurge board, the decrementers and timebases&n; * of both cpus are frozen after the secondary cpu is started up,&n; * until we give the secondary cpu another interrupt.  This routine&n; * uses this to get the timebases synchronized.&n; *  -- paulus.&n; */
DECL|function|psurge_dual_sync_tb
r_static
r_void
id|__init
id|psurge_dual_sync_tb
c_func
(paren
r_int
id|cpu_nr
)paren
(brace
r_static
r_volatile
r_int
id|sec_tb_reset
op_assign
l_int|0
suffix:semicolon
r_int
id|t
suffix:semicolon
id|set_dec
c_func
(paren
id|tb_ticks_per_jiffy
)paren
suffix:semicolon
id|set_tb
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|last_jiffy_stamp
c_func
(paren
id|cpu_nr
)paren
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|cpu_nr
OG
l_int|0
)paren
(brace
id|mb
c_func
(paren
)paren
suffix:semicolon
id|sec_tb_reset
op_assign
l_int|1
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/* wait for the secondary to have reset its TB before proceeding */
r_for
c_loop
(paren
id|t
op_assign
l_int|10000000
suffix:semicolon
id|t
OG
l_int|0
op_logical_and
op_logical_neg
id|sec_tb_reset
suffix:semicolon
op_decrement
id|t
)paren
suffix:semicolon
multiline_comment|/* now interrupt the secondary, starting both TBs */
id|psurge_set_ipi
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|smp_tb_synchronized
op_assign
l_int|1
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_psurge_setup_cpu
id|smp_psurge_setup_cpu
c_func
(paren
r_int
id|cpu_nr
)paren
(brace
r_if
c_cond
(paren
id|cpu_nr
op_eq
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|smp_num_cpus
OL
l_int|2
)paren
r_return
suffix:semicolon
multiline_comment|/* reset the entry point so if we get another intr we won&squot;t&n;&t;&t; * try to startup again */
id|out_be32
c_func
(paren
id|psurge_start
comma
l_int|0x100
)paren
suffix:semicolon
r_if
c_cond
(paren
id|request_irq
c_func
(paren
l_int|30
comma
id|psurge_primary_intr
comma
l_int|0
comma
l_string|&quot;primary IPI&quot;
comma
l_int|0
)paren
)paren
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;Couldn&squot;t get primary IPI interrupt&quot;
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|psurge_type
op_eq
id|PSURGE_DUAL
)paren
id|psurge_dual_sync_tb
c_func
(paren
id|cpu_nr
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_openpic_message_pass
id|smp_openpic_message_pass
c_func
(paren
r_int
id|target
comma
r_int
id|msg
comma
r_int
r_int
id|data
comma
r_int
id|wait
)paren
(brace
multiline_comment|/* make sure we&squot;re sending something that translates to an IPI */
r_if
c_cond
(paren
id|msg
OG
l_int|0x3
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;SMP %d: smp_message_pass: unknown msg %d&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|msg
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_switch
c_cond
(paren
id|target
)paren
(brace
r_case
id|MSG_ALL
suffix:colon
id|openpic_cause_IPI
c_func
(paren
id|msg
comma
l_int|0xffffffff
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MSG_ALL_BUT_SELF
suffix:colon
id|openpic_cause_IPI
c_func
(paren
id|msg
comma
l_int|0xffffffff
op_amp
op_complement
(paren
l_int|1
op_lshift
id|smp_hw_index
(braket
id|smp_processor_id
c_func
(paren
)paren
)braket
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|openpic_cause_IPI
c_func
(paren
id|msg
comma
id|smp_hw_index
(braket
l_int|1
op_lshift
id|target
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_int
DECL|function|smp_core99_probe
id|smp_core99_probe
c_func
(paren
r_void
)paren
(brace
r_struct
id|device_node
op_star
id|cpus
suffix:semicolon
r_int
op_star
id|pp
suffix:semicolon
r_int
id|i
comma
id|ncpus
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_core99_probe&quot;
comma
l_int|0x345
)paren
suffix:semicolon
macro_line|#if 0&t;/* Paulus method.. doesn&squot;t seem to work on earlier dual G4&squot;s??*/
id|cpus
op_assign
id|find_devices
c_func
(paren
l_string|&quot;cpus&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cpus
op_ne
l_int|0
)paren
(brace
id|pp
op_assign
(paren
r_int
op_star
)paren
id|get_property
c_func
(paren
id|cpus
comma
l_string|&quot;#cpus&quot;
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pp
op_ne
l_int|NULL
)paren
id|ncpus
op_assign
op_star
id|pp
suffix:semicolon
)brace
macro_line|#else&t;/* My original method -- Troy &lt;hozer@drgw.net&gt; */
id|cpus
op_assign
id|find_type_devices
c_func
(paren
l_string|&quot;cpu&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cpus
)paren
(brace
r_for
c_loop
(paren
id|ncpus
op_assign
l_int|1
suffix:semicolon
id|cpus-&gt;next
suffix:semicolon
id|cpus
op_assign
id|cpus-&gt;next
)paren
(brace
id|ncpus
op_increment
suffix:semicolon
)brace
)brace
macro_line|#endif
id|printk
c_func
(paren
l_string|&quot;smp_core99_probe: OF reports %d cpus&bslash;n&quot;
comma
id|ncpus
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ncpus
OG
l_int|1
)paren
(brace
id|openpic_request_IPIs
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
id|ncpus
suffix:semicolon
op_increment
id|i
)paren
id|smp_hw_index
(braket
id|i
)braket
op_assign
id|i
suffix:semicolon
)brace
r_return
id|ncpus
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_core99_kick_cpu
id|smp_core99_kick_cpu
c_func
(paren
r_int
id|nr
)paren
(brace
r_int
r_int
id|save_int
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_volatile
r_int
r_int
op_star
id|vector
op_assign
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
(paren
id|KERNELBASE
op_plus
l_int|0x500
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|nr
op_ne
l_int|1
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_core99_kick_cpu&quot;
comma
l_int|0x346
)paren
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Save EE vector */
id|save_int
op_assign
op_star
id|vector
suffix:semicolon
multiline_comment|/* Setup fake EE vector that does&t;  &n;&t; *   b __secondary_start_psurge - KERNELBASE&n;&t; */
op_star
id|vector
op_assign
l_int|0x48000002
op_plus
(paren
(paren
r_int
r_int
)paren
id|__secondary_start_psurge
op_minus
id|KERNELBASE
)paren
suffix:semicolon
multiline_comment|/* flush data cache and inval instruction cache */
id|flush_icache_range
c_func
(paren
(paren
r_int
r_int
)paren
id|vector
comma
(paren
r_int
r_int
)paren
id|vector
op_plus
l_int|4
)paren
suffix:semicolon
multiline_comment|/* Put some life in our friend */
id|feature_core99_kick_cpu1
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* FIXME: We wait a bit for the CPU to take the exception, I should&n;&t; * instead wait for the entry code to set something for me. Well,&n;&t; * ideally, all that crap will be done in prom.c and the CPU left&n;&t; * in a RAM-based wait loop like CHRP.&n;&t; */
id|mdelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/* Restore our exception vector */
op_star
id|vector
op_assign
id|save_int
suffix:semicolon
id|flush_icache_range
c_func
(paren
(paren
r_int
r_int
)paren
id|vector
comma
(paren
r_int
r_int
)paren
id|vector
op_plus
l_int|4
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_core99_probe done&quot;
comma
l_int|0x347
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_core99_setup_cpu
id|smp_core99_setup_cpu
c_func
(paren
r_int
id|cpu_nr
)paren
(brace
multiline_comment|/* Setup openpic */
id|do_openpic_setup_cpu
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Setup L2 */
r_if
c_cond
(paren
id|cpu_nr
op_ne
l_int|0
)paren
id|core99_init_l2
c_func
(paren
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;core99_setup_cpu 0 done&quot;
comma
l_int|0x349
)paren
suffix:semicolon
)brace
r_static
r_int
DECL|function|smp_chrp_probe
id|smp_chrp_probe
c_func
(paren
r_void
)paren
(brace
r_extern
r_int
r_int
id|smp_chrp_cpu_nr
suffix:semicolon
r_if
c_cond
(paren
id|smp_chrp_cpu_nr
OG
l_int|1
)paren
id|openpic_request_IPIs
c_func
(paren
)paren
suffix:semicolon
r_return
id|smp_chrp_cpu_nr
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_chrp_kick_cpu
id|smp_chrp_kick_cpu
c_func
(paren
r_int
id|nr
)paren
(brace
op_star
(paren
r_int
r_int
op_star
)paren
id|KERNELBASE
op_assign
id|nr
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;dcbf 0,%0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|KERNELBASE
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_chrp_setup_cpu
id|smp_chrp_setup_cpu
c_func
(paren
r_int
id|cpu_nr
)paren
(brace
r_static
id|atomic_t
id|ready
op_assign
id|ATOMIC_INIT
c_func
(paren
l_int|1
)paren
suffix:semicolon
r_static
r_volatile
r_int
id|frozen
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|cpu_nr
op_eq
l_int|0
)paren
(brace
multiline_comment|/* wait for all the others */
r_while
c_loop
(paren
id|atomic_read
c_func
(paren
op_amp
id|ready
)paren
OL
id|smp_num_cpus
)paren
id|barrier
c_func
(paren
)paren
suffix:semicolon
id|atomic_set
c_func
(paren
op_amp
id|ready
comma
l_int|1
)paren
suffix:semicolon
multiline_comment|/* freeze the timebase */
id|call_rtas
c_func
(paren
l_string|&quot;freeze-time-base&quot;
comma
l_int|0
comma
l_int|1
comma
l_int|NULL
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|frozen
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* XXX assumes this is not a 601 */
id|set_tb
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|last_jiffy_stamp
c_func
(paren
l_int|0
)paren
op_assign
l_int|0
suffix:semicolon
r_while
c_loop
(paren
id|atomic_read
c_func
(paren
op_amp
id|ready
)paren
OL
id|smp_num_cpus
)paren
id|barrier
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* thaw the timebase again */
id|call_rtas
c_func
(paren
l_string|&quot;thaw-time-base&quot;
comma
l_int|0
comma
l_int|1
comma
l_int|NULL
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|frozen
op_assign
l_int|0
suffix:semicolon
id|smp_tb_synchronized
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
id|atomic_inc
c_func
(paren
op_amp
id|ready
)paren
suffix:semicolon
r_while
c_loop
(paren
op_logical_neg
id|frozen
)paren
id|barrier
c_func
(paren
)paren
suffix:semicolon
id|set_tb
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|last_jiffy_stamp
c_func
(paren
l_int|0
)paren
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|atomic_inc
c_func
(paren
op_amp
id|ready
)paren
suffix:semicolon
r_while
c_loop
(paren
id|frozen
)paren
id|barrier
c_func
(paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|OpenPIC_Addr
)paren
id|do_openpic_setup_cpu
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_POWER4
r_static
r_void
DECL|function|smp_xics_message_pass
id|smp_xics_message_pass
c_func
(paren
r_int
id|target
comma
r_int
id|msg
comma
r_int
r_int
id|data
comma
r_int
id|wait
)paren
(brace
multiline_comment|/* for now, only do reschedule messages&n;&t;   since we only have one IPI */
r_if
c_cond
(paren
id|msg
op_ne
id|PPC_MSG_RESCHEDULE
)paren
r_return
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|smp_num_cpus
suffix:semicolon
op_increment
id|i
)paren
(brace
r_if
c_cond
(paren
id|target
op_eq
id|MSG_ALL
op_logical_or
id|target
op_eq
id|i
op_logical_or
(paren
id|target
op_eq
id|MSG_ALL_BUT_SELF
op_logical_and
id|i
op_ne
id|smp_processor_id
c_func
(paren
)paren
)paren
)paren
id|xics_cause_IPI
c_func
(paren
id|i
)paren
suffix:semicolon
)brace
)brace
r_static
r_int
DECL|function|smp_xics_probe
id|smp_xics_probe
c_func
(paren
r_void
)paren
(brace
r_return
id|smp_chrp_cpu_nr
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_xics_setup_cpu
id|smp_xics_setup_cpu
c_func
(paren
r_int
id|cpu_nr
)paren
(brace
r_if
c_cond
(paren
id|cpu_nr
OG
l_int|0
)paren
id|xics_setup_cpu
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_POWER4 */
r_static
r_int
DECL|function|smp_prep_probe
id|smp_prep_probe
c_func
(paren
r_void
)paren
(brace
r_extern
r_int
id|mot_multi
suffix:semicolon
r_if
c_cond
(paren
id|mot_multi
)paren
(brace
id|openpic_request_IPIs
c_func
(paren
)paren
suffix:semicolon
id|smp_hw_index
(braket
l_int|1
)braket
op_assign
l_int|1
suffix:semicolon
r_return
l_int|2
suffix:semicolon
)brace
r_return
l_int|1
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_prep_kick_cpu
id|smp_prep_kick_cpu
c_func
(paren
r_int
id|nr
)paren
(brace
r_extern
r_int
r_int
op_star
id|MotSave_SmpIar
suffix:semicolon
r_extern
r_int
r_char
op_star
id|MotSave_CpusState
(braket
l_int|2
)braket
suffix:semicolon
op_star
id|MotSave_SmpIar
op_assign
(paren
r_int
r_int
)paren
id|__secondary_start_psurge
op_minus
id|KERNELBASE
suffix:semicolon
op_star
id|MotSave_CpusState
(braket
l_int|1
)braket
op_assign
id|CPU_GOOD
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;CPU1 reset, waiting&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|smp_prep_setup_cpu
id|smp_prep_setup_cpu
c_func
(paren
r_int
id|cpu_nr
)paren
(brace
r_if
c_cond
(paren
id|OpenPIC_Addr
)paren
id|do_openpic_setup_cpu
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|struct|smp_ops_t
r_static
r_struct
id|smp_ops_t
(brace
DECL|member|message_pass
r_void
(paren
op_star
id|message_pass
)paren
(paren
r_int
id|target
comma
r_int
id|msg
comma
r_int
r_int
id|data
comma
r_int
id|wait
)paren
suffix:semicolon
DECL|member|probe
r_int
(paren
op_star
id|probe
)paren
(paren
r_void
)paren
suffix:semicolon
DECL|member|kick_cpu
r_void
(paren
op_star
id|kick_cpu
)paren
(paren
r_int
id|nr
)paren
suffix:semicolon
DECL|member|setup_cpu
r_void
(paren
op_star
id|setup_cpu
)paren
(paren
r_int
id|nr
)paren
suffix:semicolon
DECL|variable|smp_ops
)brace
op_star
id|smp_ops
suffix:semicolon
DECL|macro|smp_message_pass
mdefine_line|#define smp_message_pass(t,m,d,w) &bslash;&n;    do { if (smp_ops) &bslash;&n;&t;     atomic_inc(&amp;ipi_sent); &bslash;&n;&t;     smp_ops-&gt;message_pass((t),(m),(d),(w)); &bslash;&n;       } while(0)
multiline_comment|/* PowerSurge-style Macs */
DECL|variable|psurge_smp_ops
r_static
r_struct
id|smp_ops_t
id|psurge_smp_ops
op_assign
(brace
id|smp_psurge_message_pass
comma
id|smp_psurge_probe
comma
id|smp_psurge_kick_cpu
comma
id|smp_psurge_setup_cpu
comma
)brace
suffix:semicolon
multiline_comment|/* Core99 Macs (dual G4s) */
DECL|variable|core99_smp_ops
r_static
r_struct
id|smp_ops_t
id|core99_smp_ops
op_assign
(brace
id|smp_openpic_message_pass
comma
id|smp_core99_probe
comma
id|smp_core99_kick_cpu
comma
id|smp_core99_setup_cpu
comma
)brace
suffix:semicolon
multiline_comment|/* CHRP with openpic */
DECL|variable|chrp_smp_ops
r_static
r_struct
id|smp_ops_t
id|chrp_smp_ops
op_assign
(brace
id|smp_openpic_message_pass
comma
id|smp_chrp_probe
comma
id|smp_chrp_kick_cpu
comma
id|smp_chrp_setup_cpu
comma
)brace
suffix:semicolon
macro_line|#ifdef CONFIG_POWER4
multiline_comment|/* CHRP with new XICS interrupt controller */
DECL|variable|xics_smp_ops
r_static
r_struct
id|smp_ops_t
id|xics_smp_ops
op_assign
(brace
id|smp_xics_message_pass
comma
id|smp_xics_probe
comma
id|smp_chrp_kick_cpu
comma
id|smp_xics_setup_cpu
comma
)brace
suffix:semicolon
macro_line|#endif /* CONFIG_POWER4 */
multiline_comment|/* PReP (MTX) */
DECL|variable|prep_smp_ops
r_static
r_struct
id|smp_ops_t
id|prep_smp_ops
op_assign
(brace
id|smp_openpic_message_pass
comma
id|smp_prep_probe
comma
id|smp_prep_kick_cpu
comma
id|smp_prep_setup_cpu
comma
)brace
suffix:semicolon
multiline_comment|/* &n; * Common functions&n; */
DECL|function|smp_local_timer_interrupt
r_void
id|smp_local_timer_interrupt
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
op_decrement
id|prof_counter
(braket
id|cpu
)braket
)paren
(brace
id|update_process_times
c_func
(paren
id|user_mode
c_func
(paren
id|regs
)paren
)paren
suffix:semicolon
id|prof_counter
(braket
id|cpu
)braket
op_assign
id|prof_multiplier
(braket
id|cpu
)braket
suffix:semicolon
)brace
)brace
DECL|function|smp_message_recv
r_void
id|smp_message_recv
c_func
(paren
r_int
id|msg
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|atomic_inc
c_func
(paren
op_amp
id|ipi_recv
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|msg
)paren
(brace
r_case
id|PPC_MSG_CALL_FUNCTION
suffix:colon
id|smp_call_function_interrupt
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PPC_MSG_RESCHEDULE
suffix:colon
id|current-&gt;need_resched
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PPC_MSG_INVALIDATE_TLB
suffix:colon
id|_tlbia
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
macro_line|#ifdef CONFIG_XMON
r_case
id|PPC_MSG_XMON_BREAK
suffix:colon
id|xmon
c_func
(paren
id|regs
)paren
suffix:semicolon
r_break
suffix:semicolon
macro_line|#endif /* CONFIG_XMON */
r_default
suffix:colon
id|printk
c_func
(paren
l_string|&quot;SMP %d: smp_message_recv(): unknown msg %d&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|msg
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * 750&squot;s don&squot;t broadcast tlb invalidates so&n; * we have to emulate that behavior.&n; *   -- Cort&n; */
DECL|function|smp_send_tlb_invalidate
r_void
id|smp_send_tlb_invalidate
c_func
(paren
r_int
id|cpu
)paren
(brace
r_if
c_cond
(paren
(paren
id|_get_PVR
c_func
(paren
)paren
op_rshift
l_int|16
)paren
op_eq
l_int|8
)paren
id|smp_message_pass
c_func
(paren
id|MSG_ALL_BUT_SELF
comma
id|PPC_MSG_INVALIDATE_TLB
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|smp_send_reschedule
r_void
id|smp_send_reschedule
c_func
(paren
r_int
id|cpu
)paren
(brace
multiline_comment|/*&n;&t; * This is only used if `cpu&squot; is running an idle task,&n;&t; * so it will reschedule itself anyway...&n;&t; *&n;&t; * This isn&squot;t the case anymore since the other CPU could be&n;&t; * sleeping and won&squot;t reschedule until the next interrupt (such&n;&t; * as the timer).&n;&t; *  -- Cort&n;&t; */
multiline_comment|/* This is only used if `cpu&squot; is running an idle task,&n;&t;   so it will reschedule itself anyway... */
id|smp_message_pass
c_func
(paren
id|cpu
comma
id|PPC_MSG_RESCHEDULE
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_XMON
DECL|function|smp_send_xmon_break
r_void
id|smp_send_xmon_break
c_func
(paren
r_int
id|cpu
)paren
(brace
id|smp_message_pass
c_func
(paren
id|cpu
comma
id|PPC_MSG_XMON_BREAK
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_XMON */
DECL|function|stop_this_cpu
r_static
r_void
id|stop_this_cpu
c_func
(paren
r_void
op_star
id|dummy
)paren
(brace
id|__cli
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
suffix:semicolon
)brace
DECL|function|smp_send_stop
r_void
id|smp_send_stop
c_func
(paren
r_void
)paren
(brace
id|smp_call_function
c_func
(paren
id|stop_this_cpu
comma
l_int|NULL
comma
l_int|1
comma
l_int|0
)paren
suffix:semicolon
id|smp_num_cpus
op_assign
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n; * Structure and data for smp_call_function(). This is designed to minimise&n; * static memory requirements. It also looks cleaner.&n; * Stolen from the i386 version.&n; */
DECL|variable|call_lock
r_static
id|spinlock_t
id|call_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
DECL|struct|call_data_struct
r_static
r_struct
id|call_data_struct
(brace
DECL|member|func
r_void
(paren
op_star
id|func
)paren
(paren
r_void
op_star
id|info
)paren
suffix:semicolon
DECL|member|info
r_void
op_star
id|info
suffix:semicolon
DECL|member|started
id|atomic_t
id|started
suffix:semicolon
DECL|member|finished
id|atomic_t
id|finished
suffix:semicolon
DECL|member|wait
r_int
id|wait
suffix:semicolon
DECL|variable|call_data
)brace
op_star
id|call_data
suffix:semicolon
multiline_comment|/*&n; * this function sends a &squot;generic call function&squot; IPI to all other CPUs&n; * in the system.&n; */
DECL|function|smp_call_function
r_int
id|smp_call_function
(paren
r_void
(paren
op_star
id|func
)paren
(paren
r_void
op_star
id|info
)paren
comma
r_void
op_star
id|info
comma
r_int
id|nonatomic
comma
r_int
id|wait
)paren
multiline_comment|/*&n; * [SUMMARY] Run a function on all other CPUs.&n; * &lt;func&gt; The function to run. This must be fast and non-blocking.&n; * &lt;info&gt; An arbitrary pointer to pass to the function.&n; * &lt;nonatomic&gt; currently unused.&n; * &lt;wait&gt; If true, wait (atomically) until function has completed on other CPUs.&n; * [RETURNS] 0 on success, else a negative status code. Does not return until&n; * remote CPUs are nearly ready to execute &lt;&lt;func&gt;&gt; or are or have executed.&n; *&n; * You must not call this function with disabled interrupts or from a&n; * hardware interrupt handler, you may call it from a bottom half handler.&n; */
(brace
r_struct
id|call_data_struct
id|data
suffix:semicolon
r_int
id|ret
op_assign
op_minus
l_int|1
comma
id|cpus
op_assign
id|smp_num_cpus
op_minus
l_int|1
suffix:semicolon
r_int
id|timeout
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cpus
)paren
r_return
l_int|0
suffix:semicolon
id|data.func
op_assign
id|func
suffix:semicolon
id|data.info
op_assign
id|info
suffix:semicolon
id|atomic_set
c_func
(paren
op_amp
id|data.started
comma
l_int|0
)paren
suffix:semicolon
id|data.wait
op_assign
id|wait
suffix:semicolon
r_if
c_cond
(paren
id|wait
)paren
id|atomic_set
c_func
(paren
op_amp
id|data.finished
comma
l_int|0
)paren
suffix:semicolon
id|spin_lock_bh
c_func
(paren
op_amp
id|call_lock
)paren
suffix:semicolon
id|call_data
op_assign
op_amp
id|data
suffix:semicolon
multiline_comment|/* Send a message to all other CPUs and wait for them to respond */
id|smp_message_pass
c_func
(paren
id|MSG_ALL_BUT_SELF
comma
id|PPC_MSG_CALL_FUNCTION
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Wait for response */
id|timeout
op_assign
l_int|1000000
suffix:semicolon
r_while
c_loop
(paren
id|atomic_read
c_func
(paren
op_amp
id|data.started
)paren
op_ne
id|cpus
)paren
(brace
r_if
c_cond
(paren
op_decrement
id|timeout
op_eq
l_int|0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;smp_call_function on cpu %d: other cpus not responding (%d)&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|atomic_read
c_func
(paren
op_amp
id|data.started
)paren
)paren
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
id|barrier
c_func
(paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|wait
)paren
(brace
id|timeout
op_assign
l_int|1000000
suffix:semicolon
r_while
c_loop
(paren
id|atomic_read
c_func
(paren
op_amp
id|data.finished
)paren
op_ne
id|cpus
)paren
(brace
r_if
c_cond
(paren
op_decrement
id|timeout
op_eq
l_int|0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;smp_call_function on cpu %d: other cpus not finishing (%d/%d)&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|atomic_read
c_func
(paren
op_amp
id|data.finished
)paren
comma
id|atomic_read
c_func
(paren
op_amp
id|data.started
)paren
)paren
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
id|barrier
c_func
(paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
)brace
)brace
id|ret
op_assign
l_int|0
suffix:semicolon
id|out
suffix:colon
id|spin_unlock_bh
c_func
(paren
op_amp
id|call_lock
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
DECL|function|smp_call_function_interrupt
r_void
id|smp_call_function_interrupt
c_func
(paren
r_void
)paren
(brace
r_void
(paren
op_star
id|func
)paren
(paren
r_void
op_star
id|info
)paren
op_assign
id|call_data-&gt;func
suffix:semicolon
r_void
op_star
id|info
op_assign
id|call_data-&gt;info
suffix:semicolon
r_int
id|wait
op_assign
id|call_data-&gt;wait
suffix:semicolon
multiline_comment|/*&n;&t; * Notify initiating CPU that I&squot;ve grabbed the data and am&n;&t; * about to execute the function&n;&t; */
id|atomic_inc
c_func
(paren
op_amp
id|call_data-&gt;started
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * At this point the info structure may be out of scope unless wait==1&n;&t; */
(paren
op_star
id|func
)paren
(paren
id|info
)paren
suffix:semicolon
r_if
c_cond
(paren
id|wait
)paren
id|atomic_inc
c_func
(paren
op_amp
id|call_data-&gt;finished
)paren
suffix:semicolon
)brace
DECL|function|smp_boot_cpus
r_void
id|__init
id|smp_boot_cpus
c_func
(paren
r_void
)paren
(brace
r_extern
r_struct
id|task_struct
op_star
id|current_set
(braket
id|NR_CPUS
)braket
suffix:semicolon
r_int
id|i
comma
id|cpu_nr
suffix:semicolon
r_struct
id|task_struct
op_star
id|p
suffix:semicolon
r_int
r_int
id|a
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Entering SMP Mode...&bslash;n&quot;
)paren
suffix:semicolon
id|smp_num_cpus
op_assign
l_int|1
suffix:semicolon
id|smp_store_cpu_info
c_func
(paren
l_int|0
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * assume for now that the first cpu booted is&n;&t; * cpu 0, the master -- Cort&n;&t; */
id|cpu_callin_map
(braket
l_int|0
)braket
op_assign
l_int|1
suffix:semicolon
id|current-&gt;processor
op_assign
l_int|0
suffix:semicolon
id|init_idle
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_CPUS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|prof_counter
(braket
id|i
)braket
op_assign
l_int|1
suffix:semicolon
id|prof_multiplier
(braket
id|i
)braket
op_assign
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * XXX very rough, assumes 20 bus cycles to read a cache line,&n;&t; * timebase increments every 4 bus cycles, 32kB L1 data cache.&n;&t; */
id|cacheflush_time
op_assign
l_int|5
op_star
l_int|1024
suffix:semicolon
multiline_comment|/* To be later replaced by some arch-specific routine */
r_switch
c_cond
(paren
id|_machine
)paren
(brace
r_case
id|_MACH_Pmac
suffix:colon
multiline_comment|/* Check for Core99 */
r_if
c_cond
(paren
id|find_devices
c_func
(paren
l_string|&quot;uni-n&quot;
)paren
)paren
id|smp_ops
op_assign
op_amp
id|core99_smp_ops
suffix:semicolon
r_else
id|smp_ops
op_assign
op_amp
id|psurge_smp_ops
suffix:semicolon
r_break
suffix:semicolon
r_case
id|_MACH_chrp
suffix:colon
macro_line|#ifndef CONFIG_POWER4
id|smp_ops
op_assign
op_amp
id|chrp_smp_ops
suffix:semicolon
macro_line|#else
id|smp_ops
op_assign
op_amp
id|xics_smp_ops
suffix:semicolon
macro_line|#endif /* CONFIG_POWER4 */
r_break
suffix:semicolon
r_case
id|_MACH_prep
suffix:colon
id|smp_ops
op_assign
op_amp
id|prep_smp_ops
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
l_string|&quot;SMP not supported on this machine.&bslash;n&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/* Probe arch for CPUs */
id|cpu_nr
op_assign
id|smp_ops
op_member_access_from_pointer
id|probe
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * only check for cpus we know exist.  We keep the callin map&n;&t; * with cpus at the bottom -- Cort&n;&t; */
r_if
c_cond
(paren
id|cpu_nr
OG
id|max_cpus
)paren
id|cpu_nr
op_assign
id|max_cpus
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
id|cpu_nr
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|c
suffix:semicolon
r_struct
id|pt_regs
id|regs
suffix:semicolon
multiline_comment|/* create a process for the processor */
multiline_comment|/* we don&squot;t care about the values in regs since we&squot;ll&n;&t;&t;   never reschedule the forked task. */
r_if
c_cond
(paren
id|do_fork
c_func
(paren
id|CLONE_VM
op_or
id|CLONE_PID
comma
l_int|0
comma
op_amp
id|regs
comma
l_int|0
)paren
OL
l_int|0
)paren
id|panic
c_func
(paren
l_string|&quot;failed fork for CPU %d&quot;
comma
id|i
)paren
suffix:semicolon
id|p
op_assign
id|init_task.prev_task
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|p
)paren
id|panic
c_func
(paren
l_string|&quot;No idle task for CPU %d&quot;
comma
id|i
)paren
suffix:semicolon
id|del_from_runqueue
c_func
(paren
id|p
)paren
suffix:semicolon
id|unhash_process
c_func
(paren
id|p
)paren
suffix:semicolon
id|init_tasks
(braket
id|i
)braket
op_assign
id|p
suffix:semicolon
id|p-&gt;processor
op_assign
id|i
suffix:semicolon
id|p-&gt;has_cpu
op_assign
l_int|1
suffix:semicolon
id|current_set
(braket
id|i
)braket
op_assign
id|p
suffix:semicolon
multiline_comment|/* need to flush here since secondary bats aren&squot;t setup */
r_for
c_loop
(paren
id|a
op_assign
id|KERNELBASE
suffix:semicolon
id|a
OL
id|KERNELBASE
op_plus
l_int|0x800000
suffix:semicolon
id|a
op_add_assign
l_int|32
)paren
id|asm
r_volatile
(paren
l_string|&quot;dcbf 0,%0&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
id|a
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;sync&quot;
)paren
suffix:semicolon
multiline_comment|/* wake up cpus */
id|smp_ops
op_member_access_from_pointer
id|kick_cpu
c_func
(paren
id|i
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * wait to see if the cpu made a callin (is actually up).&n;&t;&t; * use this value that I found through experimentation.&n;&t;&t; * -- Cort&n;&t;&t; */
r_for
c_loop
(paren
id|c
op_assign
l_int|1000
suffix:semicolon
id|c
op_logical_and
op_logical_neg
id|cpu_callin_map
(braket
id|i
)braket
suffix:semicolon
id|c
op_decrement
)paren
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cpu_callin_map
(braket
id|i
)braket
)paren
(brace
r_char
id|buf
(braket
l_int|32
)braket
suffix:semicolon
id|sprintf
c_func
(paren
id|buf
comma
l_string|&quot;found cpu %d&quot;
comma
id|i
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
id|buf
comma
l_int|0x350
op_plus
id|i
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Processor %d found.&bslash;n&quot;
comma
id|i
)paren
suffix:semicolon
id|smp_num_cpus
op_increment
suffix:semicolon
)brace
r_else
(brace
r_char
id|buf
(braket
l_int|32
)braket
suffix:semicolon
id|sprintf
c_func
(paren
id|buf
comma
l_string|&quot;didn&squot;t find cpu %d&quot;
comma
id|i
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
id|buf
comma
l_int|0x360
op_plus
id|i
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Processor %d is stuck.&bslash;n&quot;
comma
id|i
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Setup CPU 0 last (important) */
id|smp_ops
op_member_access_from_pointer
id|setup_cpu
c_func
(paren
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|smp_software_tb_sync
r_void
id|__init
id|smp_software_tb_sync
c_func
(paren
r_int
id|cpu
)paren
(brace
DECL|macro|PASSES
mdefine_line|#define PASSES 4&t;/* 4 passes.. */
r_int
id|pass
suffix:semicolon
r_int
id|i
comma
id|j
suffix:semicolon
multiline_comment|/* stop - start will be the number of timebase ticks it takes for cpu0&n;&t; * to send a message to all others and the first reponse to show up.&n;&t; *&n;&t; * ASSUMPTION: this time is similiar for all cpus&n;&t; * ASSUMPTION: the time to send a one-way message is ping/2&n;&t; */
r_register
r_int
r_int
id|start
op_assign
l_int|0
suffix:semicolon
r_register
r_int
r_int
id|stop
op_assign
l_int|0
suffix:semicolon
r_register
r_int
r_int
id|temp
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|smp_num_cpus
OL
l_int|2
)paren
(brace
id|smp_tb_synchronized
op_assign
l_int|1
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/* This code need fixing on &gt;2 CPUs --BenH/paulus */
r_if
c_cond
(paren
id|smp_num_cpus
OG
l_int|2
)paren
(brace
id|smp_tb_synchronized
op_assign
l_int|0
suffix:semicolon
r_return
suffix:semicolon
)brace
id|set_tb
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* multiple passes to get in l1 cache.. */
r_for
c_loop
(paren
id|pass
op_assign
l_int|2
suffix:semicolon
id|pass
OL
l_int|2
op_plus
id|PASSES
suffix:semicolon
id|pass
op_increment
)paren
(brace
r_if
c_cond
(paren
id|cpu
op_eq
l_int|0
)paren
(brace
id|mb
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|j
op_assign
l_int|1
suffix:semicolon
id|i
OL
id|smp_num_cpus
suffix:semicolon
id|i
op_increment
comma
id|j
op_increment
)paren
(brace
multiline_comment|/* skip stuck cpus */
r_while
c_loop
(paren
op_logical_neg
id|cpu_callin_map
(braket
id|j
)braket
)paren
op_increment
id|j
suffix:semicolon
r_while
c_loop
(paren
id|cpu_callin_map
(braket
id|j
)braket
op_ne
id|pass
)paren
id|barrier
c_func
(paren
)paren
suffix:semicolon
)brace
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tb_sync_flag
op_assign
id|pass
suffix:semicolon
id|start
op_assign
id|get_tbl
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* start timing */
r_while
c_loop
(paren
id|tb_sync_flag
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
id|stop
op_assign
id|get_tbl
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* end timing */
multiline_comment|/* theoretically, the divisor should be 2, but&n;&t;&t;&t; * I get better results on my dual mtx. someone&n;&t;&t;&t; * please report results on other smp machines..&n;&t;&t;&t; */
id|tb_offset
op_assign
(paren
id|stop
op_minus
id|start
)paren
op_div
l_int|4
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tb_sync_flag
op_assign
id|pass
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tb_sync_flag
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|set_tb
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|cpu_callin_map
(braket
id|cpu
)braket
op_assign
id|pass
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
op_logical_neg
id|tb_sync_flag
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* wait for cpu0 */
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tb_sync_flag
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* send response for timing */
id|mb
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
op_logical_neg
id|tb_sync_flag
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
id|temp
op_assign
id|tb_offset
suffix:semicolon
multiline_comment|/* make sure offset is loaded */
r_while
c_loop
(paren
id|tb_sync_flag
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
id|set_tb
c_func
(paren
l_int|0
comma
id|temp
)paren
suffix:semicolon
multiline_comment|/* now, set the timebase */
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|cpu
op_eq
l_int|0
)paren
(brace
id|smp_tb_synchronized
op_assign
l_int|1
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;smp_software_tb_sync: %d passes, final offset: %ld&bslash;n&quot;
comma
id|PASSES
comma
id|tb_offset
)paren
suffix:semicolon
)brace
multiline_comment|/* so time.c doesn&squot;t get confused */
id|set_dec
c_func
(paren
id|tb_ticks_per_jiffy
)paren
suffix:semicolon
id|last_jiffy_stamp
c_func
(paren
id|cpu
)paren
op_assign
l_int|0
suffix:semicolon
id|cpu_callin_map
(braket
id|cpu
)braket
op_assign
l_int|1
suffix:semicolon
)brace
DECL|function|smp_commence
r_void
id|__init
id|smp_commence
c_func
(paren
r_void
)paren
(brace
multiline_comment|/*&n;&t; *&t;Lets the callin&squot;s below out of their loop.&n;&t; */
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;smp_commence&quot;
comma
l_int|0x370
)paren
suffix:semicolon
id|wmb
c_func
(paren
)paren
suffix:semicolon
id|smp_commenced
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* if the smp_ops-&gt;setup_cpu function has not already synched the&n;&t; * timebases with a nicer hardware-based method, do so now&n;&t; *&n;&t; * I am open to suggestions for improvements to this method&n;&t; * -- Troy &lt;hozer@drgw.net&gt;&n;&t; *&n;&t; * NOTE: if you are debugging, set smp_tb_synchronized for now&n;&t; * since if this code runs pretty early and needs all cpus that&n;&t; * reported in in smp_callin_map to be working&n;&t; *&n;&t; * NOTE2: this code doesn&squot;t seem to work on &gt; 2 cpus. -- paulus&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|smp_tb_synchronized
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|smp_software_tb_sync
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|function|smp_callin
r_void
id|__init
id|smp_callin
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|current-&gt;processor
suffix:semicolon
id|smp_store_cpu_info
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|set_dec
c_func
(paren
id|tb_ticks_per_jiffy
)paren
suffix:semicolon
id|cpu_callin_map
(braket
id|cpu
)braket
op_assign
l_int|1
suffix:semicolon
id|smp_ops
op_member_access_from_pointer
id|setup_cpu
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|init_idle
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
op_logical_neg
id|smp_commenced
)paren
(brace
id|barrier
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/* see smp_commence for more info */
r_if
c_cond
(paren
op_logical_neg
id|smp_tb_synchronized
)paren
(brace
id|smp_software_tb_sync
c_func
(paren
id|cpu
)paren
suffix:semicolon
)brace
id|__sti
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/* intel needs this */
DECL|function|initialize_secondary
r_void
id|__init
id|initialize_secondary
c_func
(paren
r_void
)paren
(brace
)brace
multiline_comment|/* Activate a secondary processor. */
DECL|function|start_secondary
r_int
id|__init
id|start_secondary
c_func
(paren
r_void
op_star
id|unused
)paren
(brace
id|atomic_inc
c_func
(paren
op_amp
id|init_mm.mm_count
)paren
suffix:semicolon
id|current-&gt;active_mm
op_assign
op_amp
id|init_mm
suffix:semicolon
id|smp_callin
c_func
(paren
)paren
suffix:semicolon
r_return
id|cpu_idle
c_func
(paren
l_int|NULL
)paren
suffix:semicolon
)brace
DECL|function|smp_setup
r_void
id|__init
id|smp_setup
c_func
(paren
r_char
op_star
id|str
comma
r_int
op_star
id|ints
)paren
(brace
)brace
DECL|function|setup_profiling_timer
r_int
id|__init
id|setup_profiling_timer
c_func
(paren
r_int
r_int
id|multiplier
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|smp_store_cpu_info
r_void
id|__init
id|smp_store_cpu_info
c_func
(paren
r_int
id|id
)paren
(brace
r_struct
id|cpuinfo_PPC
op_star
id|c
op_assign
op_amp
id|cpu_data
(braket
id|id
)braket
suffix:semicolon
multiline_comment|/* assume bogomips are same for everything */
id|c-&gt;loops_per_jiffy
op_assign
id|loops_per_jiffy
suffix:semicolon
id|c-&gt;pvr
op_assign
id|_get_PVR
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|maxcpus
r_static
r_int
id|__init
id|maxcpus
c_func
(paren
r_char
op_star
id|str
)paren
(brace
id|get_option
c_func
(paren
op_amp
id|str
comma
op_amp
id|max_cpus
)paren
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
id|__setup
c_func
(paren
l_string|&quot;maxcpus=&quot;
comma
id|maxcpus
)paren
suffix:semicolon
eof
