LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_arith.all;


ENTITY alu IS
	PORT
	(
		a_in,b_in, : in std_logic_vector(7 downto 0);
		op_code : in std_logic_vector(1 downto 0);
		alu_out : out std_logic_vector(7 downto 0);
		zero,overflow : out std_logic
	);
END alu;

ARCHITECTURE rtl OF alu IS

BEGIN

	if (op_code="00") then 						--Addition
		
	elsif (op_code="01") then					--Subtraction
		
	elsif (op_code="10") then					--AND
		
	elsif (op_code="11") then					--OR
		
	end if,

END rtl;