C:\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\word00\word0\synwork\word00_word0_hdl_.srs  -top  topdiv00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\word00\word0\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl -lib work C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd -lib work C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\packagediv00.vhdl -lib work C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl  -log  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\word00\word0\syntax.log  -fileorder  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\word00\word0\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\word00_word0_hdl_.srs -top topdiv00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\..\..\div00VHDL\div00.vhdl -lib work ..\..\..\div00VHDL\osc00.vhd -lib work ..\..\..\div00VHDL\packagediv00.vhdl -lib work ..\..\..\div00VHDL\topdiv00.vhdl -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:2
file:..\synwork\word00_word0_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542263532|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\div00VHDL\div00.vhdl|io:i|time:1567434920|size:2406|exec:0|csum:6D96C1327C2B728D2CA8405454183B97
file:..\..\..\div00VHDL\osc00.vhd|io:i|time:1567089016|size:488|exec:0|csum:E103428FFE1B0EE8A6A8BABB81BA5BB0
file:..\..\..\div00VHDL\packagediv00.vhdl|io:i|time:1567435043|size:313|exec:0|csum:82FF7F4845E9C0BA61B6094A919C3C9D
file:..\..\..\div00VHDL\topdiv00.vhdl|io:i|time:1567435587|size:415|exec:0|csum:CB4E204E81C5B34526E3593EA65F8162
file:..\syntax.log|io:o|time:1567692271|size:1090|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1554128468|size:5997056|exec:1|csum:DAAAD176B5AB08B7BBDB4E321AED1C72
