# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto Final/inverter/sim_inverter/sim_inverter.mdo}
# Loading project sim_inverter
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:25:12 on Jul 23,2025
# vlog -reportprogress 300 "+incdir+C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto" Final/inverter -work work C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto Final/inverter/inverter.v 
# ** Error: (vlog-7) Failed to open design unit file "Final/inverter" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:25:12 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/lscc/diamond/3.14/questasim/win64/vlog failed.
# Error in macro C:\Users\Luso\Documents\RTL_FPGA\RTL_FPGA\Projeto Final\inverter\sim_inverter\sim_inverter.mdo line 13
# C:/lscc/diamond/3.14/questasim/win64/vlog failed.
#     while executing
# "vlog  +incdir+C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto Final/inverter  -work work  "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto Final/i..."
#     invoked from within
# "if {![file exists "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto Final/inverter/sim_inverter/sim_inverter.mpf"]} { 
# 	project new "C:/Users/Luso/Do..."
