JDF B
// Created by Version 2.1 
PROJECT ISP_lab2
DESIGN isp_lab2 Normal
DEVKIT LC4064ZE-5UMN64C
ENTRY Schematic/Verilog HDL
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
