vendor_name = ModelSim
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.sdc
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.qsf
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/ULA.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/somaConstante.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/registradorGenerico.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/muxGenerico2x1.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaROM.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaRAM.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceLEDs.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceCHAVES.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificador2x4.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/conversorHex7Seg.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificadorInstrucoes.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/constantesProcessador.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/db/Aula_Enderecamento.cbx.xml
design_name = Aula_Enderecamento
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Aula_Enderecamento, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Aula_Enderecamento, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Aula_Enderecamento, 1
instance = comp, \SW[0]~input\, SW[0]~input, Aula_Enderecamento, 1
instance = comp, \SW[1]~input\, SW[1]~input, Aula_Enderecamento, 1
instance = comp, \SW[2]~input\, SW[2]~input, Aula_Enderecamento, 1
instance = comp, \SW[3]~input\, SW[3]~input, Aula_Enderecamento, 1
instance = comp, \SW[4]~input\, SW[4]~input, Aula_Enderecamento, 1
instance = comp, \SW[5]~input\, SW[5]~input, Aula_Enderecamento, 1
instance = comp, \SW[6]~input\, SW[6]~input, Aula_Enderecamento, 1
instance = comp, \SW[7]~input\, SW[7]~input, Aula_Enderecamento, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Aula_Enderecamento, 1
