// Seed: 3059699754
module module_0 (
    output logic id_0,
    input  uwire id_1,
    output logic id_2
);
  always id_2 = @(1'b0) 1'b0;
  tri id_4 = 1;
  initial
    #1 begin
      id_0 <= 1;
    end
endmodule
module module_1 (
    input wor id_0
    , id_11,
    input tri1 id_1,
    output logic id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    input supply1 id_9
);
  wand id_12 = 1'b0 ? (1'd0) : id_1;
  wire id_13;
  wire id_14;
  module_0(
      id_2, id_8, id_2
  );
  always @(*) id_2 <= #id_8 1'b0;
endmodule
