// Seed: 3139882551
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  type_13(
      id_1, id_0, 1
  );
  assign id_2 = 1;
  logic id_3, id_4 = 1, id_5;
  logic id_6, id_7;
  logic id_8;
  defparam id_9[1] = id_8, id_10 = 1'b0 == id_8;
endmodule
