{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 29131.0,
            "DSP": 0.0,
            "BRAM_18K": 18.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 386,
            "max_cycles": 32,
            "max_cycles_node_name": "MVAU_hls_0",
            "estimated_throughput_fps": 6250000.0,
            "estimated_latency_ns": 1930
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 108475.0,
            "FF": 39421.0,
            "DSP": 205.0,
            "DSP48E": 0.0,
            "BRAM_18K": 0.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 4
    },
    "synth": {
        "resources": {
            "LUT": 75270,
            "FF": 86555,
            "SRL": 2912,
            "DSP": 205,
            "BRAM_18K": 1,
            "BRAM_36K": 2,
            "URAM": 0
        }
    },
    "measurement": {
        "validation": {
            "top-1_accuracy": 96.6
        }
    },
    "total_build_time": 2642
}
