git clone --depth 1 --no-tags https://github.com/jonathandao0/VerilogPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70873340
git clone --depth 1 --no-tags https://github.com/rochellev/EE460M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70947348
git clone --depth 1 --no-tags https://github.com/alexBoldt95/ece350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68772774
git clone --depth 1 --no-tags https://github.com/dpraul/CPE517.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69916764
git clone --depth 1 --no-tags https://github.com/luismgallegosc/papilio-example-seven-segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69049107
git clone --depth 1 --no-tags https://github.com/akhiljain0777/Multi-Cycle-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69751907
git clone --depth 1 --no-tags https://github.com/altdillon/useful_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69783111
git clone --depth 1 --no-tags https://github.com/aditpatel97/LinearAlgebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70230787
git clone --depth 1 --no-tags https://github.com/prayer2141/LA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70268050
git clone --depth 1 --no-tags https://github.com/siamumar/k-NNS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70175159
git clone --depth 1 --no-tags https://github.com/crusch/BranchPredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68341953
git clone --depth 1 --no-tags https://github.com/ozervol/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70329759
git clone --depth 1 --no-tags https://github.com/doyom123/cse341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70726188
git clone --depth 1 --no-tags https://github.com/shinshipower/VSD_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71249497
git clone --depth 1 --no-tags https://github.com/abantam/openflow1.3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71241383
git clone --depth 1 --no-tags https://github.com/JoseLuisGlezHdez/Diseno-de-Procesadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71635895
git clone --depth 1 --no-tags https://github.com/Kaesonia/554.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71832320
git clone --depth 1 --no-tags https://github.com/remustawfik/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73668103
git clone --depth 1 --no-tags https://github.com/kevintasta/CS3220-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72373932
git clone --depth 1 --no-tags https://github.com/Tybus/Experimento-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69471546
git clone --depth 1 --no-tags https://github.com/HenryLeinen/FPGA-FullLedDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69276179
git clone --depth 1 --no-tags https://github.com/PaulYFWang/ECE244Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69266303
git clone --depth 1 --no-tags https://github.com/apoorvgarg10/3X3-FPGA-implementation-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73196835
git clone --depth 1 --no-tags https://github.com/xiongbaobao/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73169767
git clone --depth 1 --no-tags https://github.com/joyoyoyoyoyo/SingleCycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73343782
git clone --depth 1 --no-tags https://github.com/a1exwang/lets-write-a-cpu-from-scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71709954
git clone --depth 1 --no-tags https://github.com/sharmaeklavya2/mips_ss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71732116
git clone --depth 1 --no-tags https://github.com/RodrigoFarias23D/Rodrigo_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71942105
git clone --depth 1 --no-tags https://github.com/saforem2/CS233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69855065
git clone --depth 1 --no-tags https://github.com/nathanielwebb/SystemSynthesisAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68213205
git clone --depth 1 --no-tags https://github.com/inginginger/LCBsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72429867
git clone --depth 1 --no-tags https://github.com/merlionfire/ddr_mgr_spartan3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69242670
git clone --depth 1 --no-tags https://github.com/shahharsh176/Inverse_Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70253982
git clone --depth 1 --no-tags https://github.com/rahul1234a/rahul_201501091.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70266762
git clone --depth 1 --no-tags https://github.com/201501117/LA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70258518
git clone --depth 1 --no-tags https://github.com/kushalshah14121997/inverse-matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70277804
git clone --depth 1 --no-tags https://github.com/sawanmakwana305/LAcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70231453
git clone --depth 1 --no-tags https://github.com/Vishwa61/LA_inverse_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70230346
git clone --depth 1 --no-tags https://github.com/CompArchFA16/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70720305
git clone --depth 1 --no-tags https://github.com/chengscott/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71623941
git clone --depth 1 --no-tags https://github.com/KRVPerera/HDLVerilogAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69952288
git clone --depth 1 --no-tags https://github.com/gelloria/ProyGrad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71189272
git clone --depth 1 --no-tags https://github.com/gordonseto/CPEN311-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71191887
git clone --depth 1 --no-tags https://github.com/saul-rodriguez/VerilogLecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70427002
git clone --depth 1 --no-tags https://github.com/simonvpe/Amiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70424448
git clone --depth 1 --no-tags https://github.com/jonathandao0/ProcessorModel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70879163
git clone --depth 1 --no-tags https://github.com/haythamf/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71043683
git clone --depth 1 --no-tags https://github.com/satishbhat-umd/ENEE408C_Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72778135
git clone --depth 1 --no-tags https://github.com/parthbarca08/ECE_287_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73030583
git clone --depth 1 --no-tags https://github.com/sarthakbp/Multicycle-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73274455
git clone --depth 1 --no-tags https://github.com/victtorhugo/victtorhugo_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72111972
git clone --depth 1 --no-tags https://github.com/skygup7/ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72834204
git clone --depth 1 --no-tags https://github.com/wangdongCCNU/HPDAQ2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68071465
git clone --depth 1 --no-tags https://github.com/Poojabafnaprakash/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68569531
git clone --depth 1 --no-tags https://github.com/rajbhensadadia/LA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70248826
git clone --depth 1 --no-tags https://github.com/yashg1997/Matrix_Inverse_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70248405
git clone --depth 1 --no-tags https://github.com/ashna1jain/LA_ASSIGNMENT_INVERSE_OF_A_MATRIX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70251722
git clone --depth 1 --no-tags https://github.com/KartavyaBhatt/Inverse-of-5X5-matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70270489
git clone --depth 1 --no-tags https://github.com/mehtakshat/La_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70306035
git clone --depth 1 --no-tags https://github.com/sgdgp/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69006820
git clone --depth 1 --no-tags https://github.com/Boris94cr/Experimento-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68214034
git clone --depth 1 --no-tags https://github.com/andsama/git_digitales2_proyectos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71593691
git clone --depth 1 --no-tags https://github.com/varnit36/ELDAss9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71586237
git clone --depth 1 --no-tags https://github.com/Jamnam/git_test0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71718656
git clone --depth 1 --no-tags https://github.com/gavacq/Lab3a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70850674
git clone --depth 1 --no-tags https://github.com/neilstockbridge/cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72197432
git clone --depth 1 --no-tags https://github.com/varnit36/ELDAss10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72208301
git clone --depth 1 --no-tags https://github.com/AVYX/Vinicius_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72709078
git clone --depth 1 --no-tags https://github.com/DTPrince/nbit-comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70609223
git clone --depth 1 --no-tags https://github.com/Toms42/fpga-game-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70596963
git clone --depth 1 --no-tags https://github.com/sjsong08/Dsync_v01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72805669
git clone --depth 1 --no-tags https://github.com/groshanlal/Microprocessor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72617444
git clone --depth 1 --no-tags https://github.com/bglima/NibbleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72945269
git clone --depth 1 --no-tags https://github.com/LucyVeron/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73299108
git clone --depth 1 --no-tags https://github.com/jmsardoy/BIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73418393
git clone --depth 1 --no-tags https://github.com/drew-jones/ee480.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71103406
git clone --depth 1 --no-tags https://github.com/davidabisset/analogdevices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71355066
git clone --depth 1 --no-tags https://github.com/Olivinitic/Homework-3-Source-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71697924
git clone --depth 1 --no-tags https://github.com/bangerboys/ELD12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73500772
git clone --depth 1 --no-tags https://github.com/quocson95/HDL-Flappy-Bird-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73378667
git clone --depth 1 --no-tags https://github.com/raahm/ECE369A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71030166
git clone --depth 1 --no-tags https://github.com/darsnack/ECE901Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72308215
git clone --depth 1 --no-tags https://github.com/Brockhold/BEE271F16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72394450
git clone --depth 1 --no-tags https://github.com/lab305itep/wfd125-chanfpga-d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68400696
git clone --depth 1 --no-tags https://github.com/luismgallegosc/atlys-booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69142834
git clone --depth 1 --no-tags https://github.com/luismgallegosc/pezaris-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69266508
git clone --depth 1 --no-tags https://github.com/bvarga92/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69510639
git clone --depth 1 --no-tags https://github.com/raash1d/consecutive-ones-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69771045
git clone --depth 1 --no-tags https://github.com/ruidechua/mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70412180
git clone --depth 1 --no-tags https://github.com/KishanThakkar/LA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70231067
git clone --depth 1 --no-tags https://github.com/altdillon/digitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70226389
git clone --depth 1 --no-tags https://github.com/shinezyy/co_2016_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70384225
git clone --depth 1 --no-tags https://github.com/dgnajera/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70557566
git clone --depth 1 --no-tags https://github.com/MarlonCosta/Marlon_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72029966
git clone --depth 1 --no-tags https://github.com/filcaval1234/FilipeCazuza_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72052119
git clone --depth 1 --no-tags https://github.com/DTPrince/ECEN2350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69190240
git clone --depth 1 --no-tags https://github.com/jurses/pract_estr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72228295
git clone --depth 1 --no-tags https://github.com/felipe-samuel/Processador-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71737219
git clone --depth 1 --no-tags https://github.com/pulkitver1991/Verilog_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73128708
git clone --depth 1 --no-tags https://github.com/Tybus/Hardtoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73937214
