0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/or8_1_GATE/or8_1_GATE.sim/sim_1/impl/timing/st_or8_1_time_impl.v,1491613859,verilog,,,,glbl;or8_1_GATE,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/or8_1_GATE/or8_1_GATE.srcs/sim_1/new/st_or8_1.vhd,1491408269,vhdl,,,,st_or8_1,,,,,,,,
