

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0'
================================================================
* Date:           Thu Jun 26 23:55:58 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.827 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      138|      139| 0.804 us | 0.810 us |  135|  135| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      138|      138|         5|          1|          1|   135|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    179|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        1|      -|       3|      7|    -|
|Multiplexer      |        -|      -|       -|    570|    -|
|Register         |        0|      -|     374|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     377|   1277|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+---+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------------------+----------------------------+---------+-------+---+-----+-----+
    |myproject_axi_mux_53_8_1_1_U40  |myproject_axi_mux_53_8_1_1  |        0|      0|  0|  457|    0|
    +--------------------------------+----------------------------+---------+-------+---+-----+-----+
    |Total                           |                            |        0|      0|  0|  457|    0|
    +--------------------------------+----------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx5_U  |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_outihbi  |        0|  3|   7|    0|   135|    3|     1|          405|
    |w2_V_U     |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_w2_V     |        1|  0|   0|    0|   135|    3|     1|          405|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                  |        1|  3|   7|    0|   270|    6|     2|          810|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_809_p2           |     *    |      0|  0|  41|           8|           3|
    |acc_0_V_fu_840_p2       |     +    |      0|  0|  15|           8|           8|
    |in_index_fu_666_p2      |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_660_p2       |     +    |      0|  0|  15|           1|           8|
    |ap_condition_320        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_342        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln135_fu_678_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln154_fu_672_p2    |   icmp   |      0|  0|  18|          32|           5|
    |ap_condition_312        |    or    |      0|  0|   2|           1|           1|
    |select_ln154_fu_796_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 179|          94|          39|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |acc_0_V_021_reg_284                             |    9|          2|    8|         16|
    |acc_1_V_020_reg_299                             |    9|          2|    8|         16|
    |acc_2_V_019_reg_314                             |    9|          2|    8|         16|
    |acc_3_V_018_reg_329                             |    9|          2|    8|         16|
    |acc_4_V_017_reg_344                             |    9|          2|    8|         16|
    |ap_NS_fsm                                       |   15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                         |    9|          2|    1|          2|
    |ap_phi_mux_acc_0_V_021_phi_fu_288_p6            |   15|          3|    8|         24|
    |ap_phi_mux_acc_0_V_1_phi_fu_532_p10             |   15|          3|    8|         24|
    |ap_phi_mux_acc_1_V_020_phi_fu_303_p6            |   15|          3|    8|         24|
    |ap_phi_mux_acc_1_V_1_phi_fu_511_p10             |   15|          3|    8|         24|
    |ap_phi_mux_acc_2_V_019_phi_fu_318_p6            |   15|          3|    8|         24|
    |ap_phi_mux_acc_2_V_1_phi_fu_490_p10             |   15|          3|    8|         24|
    |ap_phi_mux_acc_3_V_018_phi_fu_333_p6            |   15|          3|    8|         24|
    |ap_phi_mux_acc_3_V_1_phi_fu_469_p10             |   15|          3|    8|         24|
    |ap_phi_mux_acc_4_V_017_phi_fu_348_p6            |   15|          3|    8|         24|
    |ap_phi_mux_acc_4_V_1_phi_fu_448_p10             |   15|          3|    8|         24|
    |ap_phi_mux_in_index_0_i32_phi_fu_214_p6         |   15|          3|   32|         96|
    |ap_phi_mux_p_0_01_i_phi_fu_637_p10              |   15|          3|    8|         24|
    |ap_phi_mux_p_0_13_i_phi_fu_616_p10              |   15|          3|    8|         24|
    |ap_phi_mux_p_0_25_i_phi_fu_595_p10              |   15|          3|    8|         24|
    |ap_phi_mux_p_0_37_i_phi_fu_574_p10              |   15|          3|    8|         24|
    |ap_phi_mux_p_0_49_i_phi_fu_553_p10              |   15|          3|    8|         24|
    |ap_phi_mux_w_index33_phi_fu_200_p6              |   15|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_225  |  129|         28|    8|        224|
    |ap_return_0                                     |    9|          2|    8|         16|
    |ap_return_1                                     |    9|          2|    8|         16|
    |ap_return_2                                     |    9|          2|    8|         16|
    |ap_return_3                                     |    9|          2|    8|         16|
    |ap_return_4                                     |    9|          2|    8|         16|
    |in_index_0_i32_reg_210                          |    9|          2|   32|         64|
    |res_0_V_write_assign31_reg_374                  |    9|          2|    8|         16|
    |res_1_V_write_assign29_reg_388                  |    9|          2|    8|         16|
    |res_2_V_write_assign27_reg_402                  |    9|          2|    8|         16|
    |res_3_V_write_assign25_reg_416                  |    9|          2|    8|         16|
    |res_4_V_write_assign23_reg_430                  |    9|          2|    8|         16|
    |w_index33_reg_196                               |    9|          2|    8|         16|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  570|        120|  331|       1031|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_0_V_021_reg_284                             |   8|   0|    8|          0|
    |acc_0_V_reg_1067                                |   8|   0|    8|          0|
    |acc_1_V_020_reg_299                             |   8|   0|    8|          0|
    |acc_2_V_019_reg_314                             |   8|   0|    8|          0|
    |acc_3_V_018_reg_329                             |   8|   0|    8|          0|
    |acc_4_V_017_reg_344                             |   8|   0|    8|          0|
    |ap_CS_fsm                                       |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_225  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_225  |   8|   0|    8|          0|
    |ap_return_0_preg                                |   8|   0|    8|          0|
    |ap_return_1_preg                                |   8|   0|    8|          0|
    |ap_return_2_preg                                |   8|   0|    8|          0|
    |ap_return_3_preg                                |   8|   0|    8|          0|
    |ap_return_4_preg                                |   8|   0|    8|          0|
    |icmp_ln135_reg_904                              |   1|   0|    1|          0|
    |icmp_ln154_reg_899                              |   1|   0|    1|          0|
    |in_index_0_i32_reg_210                          |  32|   0|   32|          0|
    |in_index_reg_894                                |  32|   0|   32|          0|
    |out_index_reg_908                               |   3|   0|    3|          0|
    |res_0_V_write_assign31_reg_374                  |   8|   0|    8|          0|
    |res_1_V_write_assign29_reg_388                  |   8|   0|    8|          0|
    |res_2_V_write_assign27_reg_402                  |   8|   0|    8|          0|
    |res_3_V_write_assign25_reg_416                  |   8|   0|    8|          0|
    |res_4_V_write_assign23_reg_430                  |   8|   0|    8|          0|
    |trunc_ln2_reg_1062                              |   8|   0|    8|          0|
    |w2_V_load_reg_1052                              |   3|   0|    3|          0|
    |w_index33_reg_196                               |   8|   0|    8|          0|
    |w_index_reg_884                                 |   8|   0|    8|          0|
    |icmp_ln135_reg_904                              |  64|  32|    1|          0|
    |out_index_reg_908                               |  64|  32|    3|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 374|  64|  250|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_return_0         | out |    8| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_return_1         | out |    8| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_return_2         | out |    8| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_return_3         | out |    8| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|ap_return_4         | out |    8| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 | return value |
|kernel_data_V_2_0   |  in |    8|   ap_none  |                             kernel_data_V_2_0                             |    pointer   |
|kernel_data_V_2_1   |  in |    8|   ap_none  |                             kernel_data_V_2_1                             |    pointer   |
|kernel_data_V_2_2   |  in |    8|   ap_none  |                             kernel_data_V_2_2                             |    pointer   |
|kernel_data_V_2_3   |  in |    8|   ap_none  |                             kernel_data_V_2_3                             |    pointer   |
|kernel_data_V_2_4   |  in |    8|   ap_none  |                             kernel_data_V_2_4                             |    pointer   |
|kernel_data_V_2_5   |  in |    8|   ap_none  |                             kernel_data_V_2_5                             |    pointer   |
|kernel_data_V_2_6   |  in |    8|   ap_none  |                             kernel_data_V_2_6                             |    pointer   |
|kernel_data_V_2_7   |  in |    8|   ap_none  |                             kernel_data_V_2_7                             |    pointer   |
|kernel_data_V_2_8   |  in |    8|   ap_none  |                             kernel_data_V_2_8                             |    pointer   |
|kernel_data_V_2_9   |  in |    8|   ap_none  |                             kernel_data_V_2_9                             |    pointer   |
|kernel_data_V_2_10  |  in |    8|   ap_none  |                             kernel_data_V_2_10                            |    pointer   |
|kernel_data_V_2_11  |  in |    8|   ap_none  |                             kernel_data_V_2_11                            |    pointer   |
|kernel_data_V_2_12  |  in |    8|   ap_none  |                             kernel_data_V_2_12                            |    pointer   |
|kernel_data_V_2_13  |  in |    8|   ap_none  |                             kernel_data_V_2_13                            |    pointer   |
|kernel_data_V_2_14  |  in |    8|   ap_none  |                             kernel_data_V_2_14                            |    pointer   |
|kernel_data_V_2_15  |  in |    8|   ap_none  |                             kernel_data_V_2_15                            |    pointer   |
|kernel_data_V_2_16  |  in |    8|   ap_none  |                             kernel_data_V_2_16                            |    pointer   |
|kernel_data_V_2_17  |  in |    8|   ap_none  |                             kernel_data_V_2_17                            |    pointer   |
|kernel_data_V_2_18  |  in |    8|   ap_none  |                             kernel_data_V_2_18                            |    pointer   |
|kernel_data_V_2_19  |  in |    8|   ap_none  |                             kernel_data_V_2_19                            |    pointer   |
|kernel_data_V_2_20  |  in |    8|   ap_none  |                             kernel_data_V_2_20                            |    pointer   |
|kernel_data_V_2_21  |  in |    8|   ap_none  |                             kernel_data_V_2_21                            |    pointer   |
|kernel_data_V_2_22  |  in |    8|   ap_none  |                             kernel_data_V_2_22                            |    pointer   |
|kernel_data_V_2_23  |  in |    8|   ap_none  |                             kernel_data_V_2_23                            |    pointer   |
|kernel_data_V_2_24  |  in |    8|   ap_none  |                             kernel_data_V_2_24                            |    pointer   |
|kernel_data_V_2_25  |  in |    8|   ap_none  |                             kernel_data_V_2_25                            |    pointer   |
|kernel_data_V_2_26  |  in |    8|   ap_none  |                             kernel_data_V_2_26                            |    pointer   |
+--------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str86)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 7 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%w_index33 = phi i8 [ 0, %hls_label_4_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]"   --->   Operation 9 'phi' 'w_index33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%in_index_0_i32 = phi i32 [ 0, %hls_label_4_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 10 'phi' 'in_index_0_i32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %w_index33 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 11 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%outidx5_addr = getelementptr [135 x i3]* @outidx5, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 12 'getelementptr' 'outidx5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx5_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 135> <ROM>
ST_2 : Operation 14 [1/1] (1.91ns)   --->   "%w_index = add i8 1, %w_index33" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 14 'add' 'w_index' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [135 x i3]* @w2_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 15 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%w2_V_load = load i3* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 135> <ROM>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i32, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 17 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 18 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln135 = icmp eq i8 %w_index33, -122" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 19 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 20 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx5_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 21 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 135> <ROM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i32 to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 22 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.42ns)   --->   "switch i5 %trunc_ln145, label %case26.i.i [
    i5 0, label %case0.i.i
    i5 1, label %case1.i.i
    i5 2, label %case2.i.i
    i5 3, label %case3.i.i
    i5 4, label %case4.i.i
    i5 5, label %case5.i.i
    i5 6, label %case6.i.i
    i5 7, label %case7.i.i
    i5 8, label %case8.i.i
    i5 9, label %case9.i.i
    i5 10, label %case10.i.i
    i5 11, label %case11.i.i
    i5 12, label %case12.i.i
    i5 13, label %case13.i.i
    i5 14, label %case14.i.i
    i5 15, label %case15.i.i
    i5 -16, label %case16.i.i
    i5 -15, label %case17.i.i
    i5 -14, label %case18.i.i
    i5 -13, label %case19.i.i
    i5 -12, label %case20.i.i
    i5 -11, label %case21.i.i
    i5 -10, label %case22.i.i
    i5 -9, label %case23.i.i
    i5 -8, label %case24.i.i
    i5 -7, label %case25.i.i
  ]" [aesl_mux_load.27i8P.i5:55->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 23 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i8* @kernel_data_V_2_25, align 1" [aesl_mux_load.27i8P.i5:51->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'load' 'kernel_data_V_2_25_load' <Predicate = (trunc_ln145 == 25)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'br' <Predicate = (trunc_ln145 == 25)> <Delay = 2.56>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i8* @kernel_data_V_2_24, align 1" [aesl_mux_load.27i8P.i5:49->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_2_24_load' <Predicate = (trunc_ln145 == 24)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'br' <Predicate = (trunc_ln145 == 24)> <Delay = 2.56>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i8* @kernel_data_V_2_23, align 1" [aesl_mux_load.27i8P.i5:47->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_2_23_load' <Predicate = (trunc_ln145 == 23)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'br' <Predicate = (trunc_ln145 == 23)> <Delay = 2.56>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i8* @kernel_data_V_2_22, align 1" [aesl_mux_load.27i8P.i5:45->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_2_22_load' <Predicate = (trunc_ln145 == 22)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'br' <Predicate = (trunc_ln145 == 22)> <Delay = 2.56>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i8* @kernel_data_V_2_21, align 1" [aesl_mux_load.27i8P.i5:43->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_2_21_load' <Predicate = (trunc_ln145 == 21)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'br' <Predicate = (trunc_ln145 == 21)> <Delay = 2.56>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_load = load i8* @kernel_data_V_2_20, align 1" [aesl_mux_load.27i8P.i5:41->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_2_20_load' <Predicate = (trunc_ln145 == 20)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'br' <Predicate = (trunc_ln145 == 20)> <Delay = 2.56>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_load = load i8* @kernel_data_V_2_19, align 1" [aesl_mux_load.27i8P.i5:39->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_2_19_load' <Predicate = (trunc_ln145 == 19)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'br' <Predicate = (trunc_ln145 == 19)> <Delay = 2.56>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_load = load i8* @kernel_data_V_2_18, align 1" [aesl_mux_load.27i8P.i5:37->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_2_18_load' <Predicate = (trunc_ln145 == 18)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'br' <Predicate = (trunc_ln145 == 18)> <Delay = 2.56>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i8* @kernel_data_V_2_17, align 1" [aesl_mux_load.27i8P.i5:35->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_2_17_load' <Predicate = (trunc_ln145 == 17)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'br' <Predicate = (trunc_ln145 == 17)> <Delay = 2.56>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i8* @kernel_data_V_2_16, align 1" [aesl_mux_load.27i8P.i5:33->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_2_16_load' <Predicate = (trunc_ln145 == 16)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'br' <Predicate = (trunc_ln145 == 16)> <Delay = 2.56>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i8* @kernel_data_V_2_15, align 1" [aesl_mux_load.27i8P.i5:31->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_2_15_load' <Predicate = (trunc_ln145 == 15)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'br' <Predicate = (trunc_ln145 == 15)> <Delay = 2.56>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i8* @kernel_data_V_2_14, align 1" [aesl_mux_load.27i8P.i5:29->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_2_14_load' <Predicate = (trunc_ln145 == 14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'br' <Predicate = (trunc_ln145 == 14)> <Delay = 2.56>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i8* @kernel_data_V_2_13, align 1" [aesl_mux_load.27i8P.i5:27->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_2_13_load' <Predicate = (trunc_ln145 == 13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'br' <Predicate = (trunc_ln145 == 13)> <Delay = 2.56>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i8* @kernel_data_V_2_12, align 1" [aesl_mux_load.27i8P.i5:25->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_2_12_load' <Predicate = (trunc_ln145 == 12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'br' <Predicate = (trunc_ln145 == 12)> <Delay = 2.56>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_load = load i8* @kernel_data_V_2_11, align 1" [aesl_mux_load.27i8P.i5:23->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_2_11_load' <Predicate = (trunc_ln145 == 11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'br' <Predicate = (trunc_ln145 == 11)> <Delay = 2.56>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_load = load i8* @kernel_data_V_2_10, align 1" [aesl_mux_load.27i8P.i5:21->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_2_10_load' <Predicate = (trunc_ln145 == 10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'br' <Predicate = (trunc_ln145 == 10)> <Delay = 2.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_load = load i8* @kernel_data_V_2_9, align 1" [aesl_mux_load.27i8P.i5:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_2_9_load' <Predicate = (trunc_ln145 == 9)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'br' <Predicate = (trunc_ln145 == 9)> <Delay = 2.56>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i8* @kernel_data_V_2_8, align 1" [aesl_mux_load.27i8P.i5:17->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_2_8_load' <Predicate = (trunc_ln145 == 8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'br' <Predicate = (trunc_ln145 == 8)> <Delay = 2.56>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i8* @kernel_data_V_2_7, align 1" [aesl_mux_load.27i8P.i5:15->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_2_7_load' <Predicate = (trunc_ln145 == 7)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'br' <Predicate = (trunc_ln145 == 7)> <Delay = 2.56>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i8* @kernel_data_V_2_6, align 1" [aesl_mux_load.27i8P.i5:13->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'kernel_data_V_2_6_load' <Predicate = (trunc_ln145 == 6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'br' <Predicate = (trunc_ln145 == 6)> <Delay = 2.56>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i8* @kernel_data_V_2_5, align 1" [aesl_mux_load.27i8P.i5:11->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'load' 'kernel_data_V_2_5_load' <Predicate = (trunc_ln145 == 5)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'br' <Predicate = (trunc_ln145 == 5)> <Delay = 2.56>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i8* @kernel_data_V_2_4, align 1" [aesl_mux_load.27i8P.i5:9->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'load' 'kernel_data_V_2_4_load' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'br' <Predicate = (trunc_ln145 == 4)> <Delay = 2.56>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i8* @kernel_data_V_2_3, align 1" [aesl_mux_load.27i8P.i5:7->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'load' 'kernel_data_V_2_3_load' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'br' <Predicate = (trunc_ln145 == 3)> <Delay = 2.56>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_load = load i8* @kernel_data_V_2_2, align 1" [aesl_mux_load.27i8P.i5:5->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'load' 'kernel_data_V_2_2_load' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'br' <Predicate = (trunc_ln145 == 2)> <Delay = 2.56>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_load = load i8* @kernel_data_V_2_1, align 1" [aesl_mux_load.27i8P.i5:3->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'load' 'kernel_data_V_2_1_load' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'br' <Predicate = (trunc_ln145 == 1)> <Delay = 2.56>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_load = load i8* @kernel_data_V_2_0, align 1" [aesl_mux_load.27i8P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'load' 'kernel_data_V_2_0_load' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'br' <Predicate = (trunc_ln145 == 0)> <Delay = 2.56>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i8* @kernel_data_V_2_26, align 1" [aesl_mux_load.27i8P.i5:53->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'load' 'kernel_data_V_2_26_load' <Predicate = (trunc_ln145 == 31) | (trunc_ln145 == 30) | (trunc_ln145 == 29) | (trunc_ln145 == 28) | (trunc_ln145 == 27) | (trunc_ln145 == 26)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i8P.i5.exit" [aesl_mux_load.27i8P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'br' <Predicate = (trunc_ln145 == 31) | (trunc_ln145 == 30) | (trunc_ln145 == 29) | (trunc_ln145 == 28) | (trunc_ln145 == 27) | (trunc_ln145 == 26)> <Delay = 2.56>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%w2_V_load = load i3* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 135> <ROM>
ST_3 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 79 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i8 [ %kernel_data_V_2_0_load, %case0.i.i ], [ %kernel_data_V_2_1_load, %case1.i.i ], [ %kernel_data_V_2_2_load, %case2.i.i ], [ %kernel_data_V_2_3_load, %case3.i.i ], [ %kernel_data_V_2_4_load, %case4.i.i ], [ %kernel_data_V_2_5_load, %case5.i.i ], [ %kernel_data_V_2_6_load, %case6.i.i ], [ %kernel_data_V_2_7_load, %case7.i.i ], [ %kernel_data_V_2_8_load, %case8.i.i ], [ %kernel_data_V_2_9_load, %case9.i.i ], [ %kernel_data_V_2_10_load, %case10.i.i ], [ %kernel_data_V_2_11_load, %case11.i.i ], [ %kernel_data_V_2_12_load, %case12.i.i ], [ %kernel_data_V_2_13_load, %case13.i.i ], [ %kernel_data_V_2_14_load, %case14.i.i ], [ %kernel_data_V_2_15_load, %case15.i.i ], [ %kernel_data_V_2_16_load, %case16.i.i ], [ %kernel_data_V_2_17_load, %case17.i.i ], [ %kernel_data_V_2_18_load, %case18.i.i ], [ %kernel_data_V_2_19_load, %case19.i.i ], [ %kernel_data_V_2_20_load, %case20.i.i ], [ %kernel_data_V_2_21_load, %case21.i.i ], [ %kernel_data_V_2_22_load, %case22.i.i ], [ %kernel_data_V_2_23_load, %case23.i.i ], [ %kernel_data_V_2_24_load, %case24.i.i ], [ %kernel_data_V_2_25_load, %case25.i.i ], [ %kernel_data_V_2_26_load, %case26.i.i ]" [aesl_mux_load.27i8P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %UnifiedRetVal_i_i to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 81 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i3 %w2_V_load to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (4.17ns)   --->   "%r_V = mul i11 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'mul' 'r_V' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %r_V, i32 3, i32 10)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.05>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%acc_0_V_021 = phi i8 [ 0, %hls_label_4_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'phi' 'acc_0_V_021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%acc_1_V_020 = phi i8 [ 0, %hls_label_4_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'phi' 'acc_1_V_020' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%acc_2_V_019 = phi i8 [ 0, %hls_label_4_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'phi' 'acc_2_V_019' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%acc_3_V_018 = phi i8 [ 0, %hls_label_4_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'phi' 'acc_3_V_018' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%acc_4_V_017 = phi i8 [ 0, %hls_label_4_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'phi' 'acc_4_V_017' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.14ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %acc_0_V_021, i8 %acc_1_V_020, i8 %acc_2_V_019, i8 %acc_3_V_018, i8 %acc_4_V_017, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'mux' 'tmp' <Predicate = true> <Delay = 2.14> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.91ns)   --->   "%acc_0_V = add i8 %trunc_ln2, %tmp" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'add' 'acc_0_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.82>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_4_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]"   --->   Operation 92 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%res_0_V_write_assign31 = phi i8 [ 0, %hls_label_4_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 93 'phi' 'res_0_V_write_assign31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%res_1_V_write_assign29 = phi i8 [ 0, %hls_label_4_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'phi' 'res_1_V_write_assign29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%res_2_V_write_assign27 = phi i8 [ 0, %hls_label_4_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 95 'phi' 'res_2_V_write_assign27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%res_3_V_write_assign25 = phi i8 [ 0, %hls_label_4_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'phi' 'res_3_V_write_assign25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%res_4_V_write_assign23 = phi i8 [ 0, %hls_label_4_begin ], [ %p_0_49_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 97 'phi' 'res_4_V_write_assign23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_4_end, label %ReuseLoop_begin"   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([135 x i3]* @w2_V, [1 x i8]* @p_str14, [12 x i8]* @p_str39, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 99 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str86, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 100 'specregionend' 'empty_216' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 101 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str41) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 102 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_84_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str41)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 103 'specregionbegin' 'tmp_84_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 104 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch4.i [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1.i
    i3 2, label %branch2.i
    i3 3, label %branch3.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 105 'switch' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 106 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 106 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_6 : Operation 107 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 107 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_6 : Operation 108 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 108 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_6 : Operation 109 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 109 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 1.76>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%acc_4_V_1 = phi i8 [ %acc_0_V, %branch4.i ], [ %acc_4_V_017, %branch3.i ], [ %acc_4_V_017, %branch2.i ], [ %acc_4_V_017, %branch1.i ], [ %acc_4_V_017, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 110 'phi' 'acc_4_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i8 [ %acc_3_V_018, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_018, %branch2.i ], [ %acc_3_V_018, %branch1.i ], [ %acc_3_V_018, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 111 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i8 [ %acc_2_V_019, %branch4.i ], [ %acc_2_V_019, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_019, %branch1.i ], [ %acc_2_V_019, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 112 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i8 [ %acc_1_V_020, %branch4.i ], [ %acc_1_V_020, %branch3.i ], [ %acc_1_V_020, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_020, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 113 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i8 [ %acc_0_V_021, %branch4.i ], [ %acc_0_V_021, %branch3.i ], [ %acc_0_V_021, %branch2.i ], [ %acc_0_V_021, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 114 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_49_i = phi i8 [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign23, %branch3.i ], [ %res_4_V_write_assign23, %branch2.i ], [ %res_4_V_write_assign23, %branch1.i ], [ %res_4_V_write_assign23, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 115 'phi' 'p_0_49_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i8 [ %res_3_V_write_assign25, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign25, %branch2.i ], [ %res_3_V_write_assign25, %branch1.i ], [ %res_3_V_write_assign25, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 116 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i8 [ %res_2_V_write_assign27, %branch4.i ], [ %res_2_V_write_assign27, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign27, %branch1.i ], [ %res_2_V_write_assign27, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 117 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i8 [ %res_1_V_write_assign29, %branch4.i ], [ %res_1_V_write_assign29, %branch3.i ], [ %res_1_V_write_assign29, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign29, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 118 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i8 [ %res_0_V_write_assign31, %branch4.i ], [ %res_0_V_write_assign31, %branch3.i ], [ %res_0_V_write_assign31, %branch2.i ], [ %res_0_V_write_assign31, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i8P.i5.exit ]"   --->   Operation 119 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str41, i32 %tmp_84_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 120 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 135, i64 135, i64 135)"   --->   Operation 121 'speclooptripcount' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i8, i8, i8, i8, i8 } undef, i8 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 123 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i8, i8, i8, i8, i8 } %mrv_i, i8 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 124 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i8, i8, i8, i8, i8 } %mrv_1_i, i8 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 125 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i8, i8, i8, i8, i8 } %mrv_2_i, i8 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 126 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i8, i8, i8, i8, i8 } %mrv_3_i, i8 %p_0_49_i, 4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 127 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i8, i8, i8, i8, i8 } %mrv_4_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 128 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (specregionbegin  ) [ 0011111]
br_ln135                (br               ) [ 0111111]
w_index33               (phi              ) [ 0010000]
in_index_0_i32          (phi              ) [ 0011000]
zext_ln139              (zext             ) [ 0000000]
outidx5_addr            (getelementptr    ) [ 0011000]
w_index                 (add              ) [ 0111111]
w2_V_addr               (getelementptr    ) [ 0011000]
in_index                (add              ) [ 0011000]
icmp_ln154              (icmp             ) [ 0011000]
icmp_ln135              (icmp             ) [ 0011111]
br_ln0                  (br               ) [ 0111111]
out_index               (load             ) [ 0010111]
trunc_ln145             (trunc            ) [ 0011111]
switch_ln55             (switch           ) [ 0000000]
kernel_data_V_2_25_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_24_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_23_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_22_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_21_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_20_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_19_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_18_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_17_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_16_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_15_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_14_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_13_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_12_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_11_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_10_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_9_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_8_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_7_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_6_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_5_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_4_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_3_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_2_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_1_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_0_load  (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
kernel_data_V_2_26_load (load             ) [ 0011111]
br_ln54                 (br               ) [ 0011111]
w2_V_load               (load             ) [ 0010100]
select_ln154            (select           ) [ 0110111]
UnifiedRetVal_i_i       (phi              ) [ 0010100]
sext_ln1116             (sext             ) [ 0000000]
sext_ln1118             (sext             ) [ 0000000]
r_V                     (mul              ) [ 0000000]
trunc_ln2               (partselect       ) [ 0010010]
acc_0_V_021             (phi              ) [ 0011111]
acc_1_V_020             (phi              ) [ 0011111]
acc_2_V_019             (phi              ) [ 0011111]
acc_3_V_018             (phi              ) [ 0011111]
acc_4_V_017             (phi              ) [ 0011111]
tmp                     (mux              ) [ 0000000]
acc_0_V                 (add              ) [ 0010001]
do_init                 (phi              ) [ 0011111]
res_0_V_write_assign31  (phi              ) [ 0011111]
res_1_V_write_assign29  (phi              ) [ 0011111]
res_2_V_write_assign27  (phi              ) [ 0011111]
res_3_V_write_assign25  (phi              ) [ 0011111]
res_4_V_write_assign23  (phi              ) [ 0011111]
br_ln0                  (br               ) [ 0000000]
specmemcore_ln107       (specmemcore      ) [ 0000000]
empty_216               (specregionend    ) [ 0000000]
br_ln135                (br               ) [ 0000000]
specloopname_ln135      (specloopname     ) [ 0000000]
tmp_84_i                (specregionbegin  ) [ 0000000]
specpipeline_ln136      (specpipeline     ) [ 0000000]
switch_ln145            (switch           ) [ 0000000]
br_ln145                (br               ) [ 0000000]
br_ln145                (br               ) [ 0000000]
br_ln145                (br               ) [ 0000000]
br_ln145                (br               ) [ 0000000]
acc_4_V_1               (phi              ) [ 0111111]
acc_3_V_1               (phi              ) [ 0111111]
acc_2_V_1               (phi              ) [ 0111111]
acc_1_V_1               (phi              ) [ 0111111]
acc_0_V_1               (phi              ) [ 0111111]
p_0_49_i                (phi              ) [ 0110001]
p_0_37_i                (phi              ) [ 0110001]
p_0_25_i                (phi              ) [ 0110001]
p_0_13_i                (phi              ) [ 0110001]
p_0_01_i                (phi              ) [ 0110001]
empty                   (specregionend    ) [ 0000000]
empty_215               (speclooptripcount) [ 0000000]
br_ln135                (br               ) [ 0111111]
mrv_i                   (insertvalue      ) [ 0000000]
mrv_1_i                 (insertvalue      ) [ 0000000]
mrv_2_i                 (insertvalue      ) [ 0000000]
mrv_3_i                 (insertvalue      ) [ 0000000]
mrv_4_i                 (insertvalue      ) [ 0000000]
return_ln166            (return           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_2_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_2_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i8.i3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="outidx5_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx5_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="w2_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="w_index33_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_index33 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_index33_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index33/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="in_index_0_i32_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i32 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_index_0_i32_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="220" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i32/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="UnifiedRetVal_i_i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i_i (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="UnifiedRetVal_i_i_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="8" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="8" slack="1"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="8" slack="1"/>
<pin id="236" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="8" bw="8" slack="1"/>
<pin id="238" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="10" bw="8" slack="1"/>
<pin id="240" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="12" bw="8" slack="1"/>
<pin id="242" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="14" bw="8" slack="1"/>
<pin id="244" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="16" bw="8" slack="1"/>
<pin id="246" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="18" bw="8" slack="1"/>
<pin id="248" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="20" bw="8" slack="1"/>
<pin id="250" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="22" bw="8" slack="1"/>
<pin id="252" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="24" bw="8" slack="1"/>
<pin id="254" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="26" bw="8" slack="1"/>
<pin id="256" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="28" bw="8" slack="1"/>
<pin id="258" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="30" bw="8" slack="1"/>
<pin id="260" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="32" bw="8" slack="1"/>
<pin id="262" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="34" bw="8" slack="1"/>
<pin id="264" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="36" bw="8" slack="1"/>
<pin id="266" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="38" bw="8" slack="1"/>
<pin id="268" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="40" bw="8" slack="1"/>
<pin id="270" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="42" bw="8" slack="1"/>
<pin id="272" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="44" bw="8" slack="1"/>
<pin id="274" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="46" bw="8" slack="1"/>
<pin id="276" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="48" bw="8" slack="1"/>
<pin id="278" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="50" bw="8" slack="1"/>
<pin id="280" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="52" bw="8" slack="1"/>
<pin id="282" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="54" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i_i/4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="acc_0_V_021_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_021 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="acc_0_V_021_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="4"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="8" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="1" slack="3"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_021/5 "/>
</bind>
</comp>

<comp id="299" class="1005" name="acc_1_V_020_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_020 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="acc_1_V_020_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="4"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="8" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="4" bw="1" slack="3"/>
<pin id="309" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_020/5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="acc_2_V_019_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_019 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="acc_2_V_019_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="4"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="8" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="1" slack="3"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_019/5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="acc_3_V_018_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V_018 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="acc_3_V_018_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="4"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="8" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="4" bw="1" slack="3"/>
<pin id="339" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_018/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="acc_4_V_017_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_4_V_017 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="acc_4_V_017_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="4"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="8" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="1" slack="3"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_4_V_017/5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="do_init_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="4"/>
<pin id="361" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="do_init_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="5"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="1" slack="4"/>
<pin id="369" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/6 "/>
</bind>
</comp>

<comp id="374" class="1005" name="res_0_V_write_assign31_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="4"/>
<pin id="376" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign31 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="res_0_V_write_assign31_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="5"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="1" slack="4"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign31/6 "/>
</bind>
</comp>

<comp id="388" class="1005" name="res_1_V_write_assign29_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="4"/>
<pin id="390" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign29 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="res_1_V_write_assign29_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="5"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="1" slack="4"/>
<pin id="398" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign29/6 "/>
</bind>
</comp>

<comp id="402" class="1005" name="res_2_V_write_assign27_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="4"/>
<pin id="404" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign27 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="res_2_V_write_assign27_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="5"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="1" slack="4"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign27/6 "/>
</bind>
</comp>

<comp id="416" class="1005" name="res_3_V_write_assign25_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="4"/>
<pin id="418" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="res_3_V_write_assign25 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="res_3_V_write_assign25_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="5"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="4" bw="1" slack="4"/>
<pin id="426" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3_V_write_assign25/6 "/>
</bind>
</comp>

<comp id="430" class="1005" name="res_4_V_write_assign23_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="4"/>
<pin id="432" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="res_4_V_write_assign23 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="res_4_V_write_assign23_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="5"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="1" slack="4"/>
<pin id="440" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_4_V_write_assign23/6 "/>
</bind>
</comp>

<comp id="444" class="1005" name="acc_4_V_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_4_V_1 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="acc_4_V_1_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="8" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="4" bw="8" slack="1"/>
<pin id="454" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="6" bw="8" slack="1"/>
<pin id="456" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="8" bw="8" slack="1"/>
<pin id="458" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_4_V_1/6 "/>
</bind>
</comp>

<comp id="465" class="1005" name="acc_3_V_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="acc_3_V_1_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="8" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="4" bw="8" slack="1"/>
<pin id="475" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="6" bw="8" slack="1"/>
<pin id="477" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="8" bw="8" slack="1"/>
<pin id="479" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_1/6 "/>
</bind>
</comp>

<comp id="486" class="1005" name="acc_2_V_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="acc_2_V_1_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="8" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="4" bw="8" slack="1"/>
<pin id="496" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="6" bw="8" slack="1"/>
<pin id="498" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="8" bw="8" slack="1"/>
<pin id="500" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/6 "/>
</bind>
</comp>

<comp id="507" class="1005" name="acc_1_V_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="acc_1_V_1_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="8" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="4" bw="8" slack="1"/>
<pin id="517" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="6" bw="8" slack="1"/>
<pin id="519" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="8" bw="8" slack="1"/>
<pin id="521" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/6 "/>
</bind>
</comp>

<comp id="528" class="1005" name="acc_0_V_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="acc_0_V_1_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="8" slack="1"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="4" bw="8" slack="1"/>
<pin id="538" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="6" bw="8" slack="1"/>
<pin id="540" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="8" bw="8" slack="1"/>
<pin id="542" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/6 "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_0_49_i_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_49_i (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_0_49_i_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="1"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="4" bw="8" slack="0"/>
<pin id="559" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="6" bw="8" slack="0"/>
<pin id="561" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="8" bw="8" slack="0"/>
<pin id="563" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_49_i/6 "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_0_37_i_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_37_i (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_0_37_i_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="8" slack="1"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="4" bw="8" slack="0"/>
<pin id="580" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="6" bw="8" slack="0"/>
<pin id="582" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="8" bw="8" slack="0"/>
<pin id="584" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_37_i/6 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_0_25_i_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_25_i (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_0_25_i_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="4" bw="8" slack="1"/>
<pin id="601" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="8" slack="0"/>
<pin id="603" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="8" bw="8" slack="0"/>
<pin id="605" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_25_i/6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="p_0_13_i_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_13_i (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_0_13_i_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="4" bw="8" slack="0"/>
<pin id="622" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="6" bw="8" slack="1"/>
<pin id="624" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="8" bw="8" slack="0"/>
<pin id="626" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_13_i/6 "/>
</bind>
</comp>

<comp id="633" class="1005" name="p_0_01_i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_01_i (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_0_01_i_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="8" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="4" bw="8" slack="0"/>
<pin id="643" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="6" bw="8" slack="0"/>
<pin id="645" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="8" bw="8" slack="1"/>
<pin id="647" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_i/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln139_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="w_index_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="in_index_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln154_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln135_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln145_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="kernel_data_V_2_25_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_25_load/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="kernel_data_V_2_24_load_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_24_load/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="kernel_data_V_2_23_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="kernel_data_V_2_22_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="kernel_data_V_2_21_load_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="kernel_data_V_2_20_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_20_load/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="kernel_data_V_2_19_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_19_load/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="kernel_data_V_2_18_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_18_load/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="kernel_data_V_2_17_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="kernel_data_V_2_16_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="kernel_data_V_2_15_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="kernel_data_V_2_14_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="kernel_data_V_2_13_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="kernel_data_V_2_12_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="kernel_data_V_2_11_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_11_load/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="kernel_data_V_2_10_load_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_10_load/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="kernel_data_V_2_9_load_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_9_load/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="kernel_data_V_2_8_load_load_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="kernel_data_V_2_7_load_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="kernel_data_V_2_6_load_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="kernel_data_V_2_5_load_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="kernel_data_V_2_4_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="kernel_data_V_2_3_load_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_3_load/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="kernel_data_V_2_2_load_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_2_load/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="kernel_data_V_2_1_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_1_load/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="kernel_data_V_2_0_load_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_0_load/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="kernel_data_V_2_26_load_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_26_load/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln154_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="0" index="2" bw="32" slack="1"/>
<pin id="800" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln1116_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1118_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="1"/>
<pin id="808" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="r_V_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="0" index="1" bw="3" slack="0"/>
<pin id="812" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="11" slack="0"/>
<pin id="818" dir="0" index="2" bw="3" slack="0"/>
<pin id="819" dir="0" index="3" bw="5" slack="0"/>
<pin id="820" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="0"/>
<pin id="829" dir="0" index="3" bw="8" slack="0"/>
<pin id="830" dir="0" index="4" bw="8" slack="0"/>
<pin id="831" dir="0" index="5" bw="8" slack="0"/>
<pin id="832" dir="0" index="6" bw="3" slack="2"/>
<pin id="833" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="acc_0_V_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="mrv_i_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="40" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="mrv_1_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="40" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="mrv_2_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="40" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="mrv_3_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="40" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="mrv_4_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="40" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="return_ln166_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="40" slack="0"/>
<pin id="877" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/6 "/>
</bind>
</comp>

<comp id="879" class="1005" name="outidx5_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outidx5_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="w_index_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="889" class="1005" name="w2_V_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="in_index_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln154_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln135_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="908" class="1005" name="out_index_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="2"/>
<pin id="910" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="913" class="1005" name="trunc_ln145_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="1"/>
<pin id="915" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="917" class="1005" name="kernel_data_V_2_25_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_25_load "/>
</bind>
</comp>

<comp id="922" class="1005" name="kernel_data_V_2_24_load_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="1"/>
<pin id="924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_24_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="kernel_data_V_2_23_load_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_23_load "/>
</bind>
</comp>

<comp id="932" class="1005" name="kernel_data_V_2_22_load_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_22_load "/>
</bind>
</comp>

<comp id="937" class="1005" name="kernel_data_V_2_21_load_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_21_load "/>
</bind>
</comp>

<comp id="942" class="1005" name="kernel_data_V_2_20_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_20_load "/>
</bind>
</comp>

<comp id="947" class="1005" name="kernel_data_V_2_19_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="1"/>
<pin id="949" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_19_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="kernel_data_V_2_18_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_18_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="kernel_data_V_2_17_load_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_17_load "/>
</bind>
</comp>

<comp id="962" class="1005" name="kernel_data_V_2_16_load_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="1"/>
<pin id="964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_16_load "/>
</bind>
</comp>

<comp id="967" class="1005" name="kernel_data_V_2_15_load_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="1"/>
<pin id="969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_15_load "/>
</bind>
</comp>

<comp id="972" class="1005" name="kernel_data_V_2_14_load_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="1"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_14_load "/>
</bind>
</comp>

<comp id="977" class="1005" name="kernel_data_V_2_13_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="1"/>
<pin id="979" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_13_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="kernel_data_V_2_12_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_12_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="kernel_data_V_2_11_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_11_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="kernel_data_V_2_10_load_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_10_load "/>
</bind>
</comp>

<comp id="997" class="1005" name="kernel_data_V_2_9_load_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_9_load "/>
</bind>
</comp>

<comp id="1002" class="1005" name="kernel_data_V_2_8_load_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_8_load "/>
</bind>
</comp>

<comp id="1007" class="1005" name="kernel_data_V_2_7_load_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_7_load "/>
</bind>
</comp>

<comp id="1012" class="1005" name="kernel_data_V_2_6_load_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="1"/>
<pin id="1014" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_6_load "/>
</bind>
</comp>

<comp id="1017" class="1005" name="kernel_data_V_2_5_load_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="1"/>
<pin id="1019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_5_load "/>
</bind>
</comp>

<comp id="1022" class="1005" name="kernel_data_V_2_4_load_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="1"/>
<pin id="1024" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_4_load "/>
</bind>
</comp>

<comp id="1027" class="1005" name="kernel_data_V_2_3_load_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="1"/>
<pin id="1029" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_3_load "/>
</bind>
</comp>

<comp id="1032" class="1005" name="kernel_data_V_2_2_load_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_2_load "/>
</bind>
</comp>

<comp id="1037" class="1005" name="kernel_data_V_2_1_load_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="1"/>
<pin id="1039" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_1_load "/>
</bind>
</comp>

<comp id="1042" class="1005" name="kernel_data_V_2_0_load_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_0_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="kernel_data_V_2_26_load_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="1"/>
<pin id="1049" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_26_load "/>
</bind>
</comp>

<comp id="1052" class="1005" name="w2_V_load_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="1"/>
<pin id="1054" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="1057" class="1005" name="select_ln154_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="trunc_ln2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="1"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="acc_0_V_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="1"/>
<pin id="1069" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="224"><net_src comp="214" pin="6"/><net_sink comp="210" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="298"><net_src comp="288" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="313"><net_src comp="303" pin="6"/><net_sink comp="299" pin=0"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="328"><net_src comp="318" pin="6"/><net_sink comp="314" pin=0"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="341"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="329" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="343"><net_src comp="333" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="344" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="358"><net_src comp="348" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="362"><net_src comp="136" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="138" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="359" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="374" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="388" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="442"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="434" pin=4"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="460"><net_src comp="344" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="344" pin="1"/><net_sink comp="448" pin=4"/></net>

<net id="462"><net_src comp="344" pin="1"/><net_sink comp="448" pin=6"/></net>

<net id="463"><net_src comp="344" pin="1"/><net_sink comp="448" pin=8"/></net>

<net id="464"><net_src comp="448" pin="10"/><net_sink comp="444" pin=0"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="481"><net_src comp="329" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="482"><net_src comp="329" pin="1"/><net_sink comp="469" pin=4"/></net>

<net id="483"><net_src comp="329" pin="1"/><net_sink comp="469" pin=6"/></net>

<net id="484"><net_src comp="329" pin="1"/><net_sink comp="469" pin=8"/></net>

<net id="485"><net_src comp="469" pin="10"/><net_sink comp="465" pin=0"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="502"><net_src comp="314" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="503"><net_src comp="314" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="504"><net_src comp="314" pin="1"/><net_sink comp="490" pin=6"/></net>

<net id="505"><net_src comp="314" pin="1"/><net_sink comp="490" pin=8"/></net>

<net id="506"><net_src comp="490" pin="10"/><net_sink comp="486" pin=0"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="523"><net_src comp="299" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="524"><net_src comp="299" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="525"><net_src comp="299" pin="1"/><net_sink comp="511" pin=4"/></net>

<net id="526"><net_src comp="299" pin="1"/><net_sink comp="511" pin=8"/></net>

<net id="527"><net_src comp="511" pin="10"/><net_sink comp="507" pin=0"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="544"><net_src comp="284" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="545"><net_src comp="284" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="546"><net_src comp="284" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="547"><net_src comp="284" pin="1"/><net_sink comp="532" pin=6"/></net>

<net id="548"><net_src comp="532" pin="10"/><net_sink comp="528" pin=0"/></net>

<net id="552"><net_src comp="549" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="565"><net_src comp="434" pin="6"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="434" pin="6"/><net_sink comp="553" pin=4"/></net>

<net id="567"><net_src comp="434" pin="6"/><net_sink comp="553" pin=6"/></net>

<net id="568"><net_src comp="434" pin="6"/><net_sink comp="553" pin=8"/></net>

<net id="569"><net_src comp="553" pin="10"/><net_sink comp="549" pin=0"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="586"><net_src comp="420" pin="6"/><net_sink comp="574" pin=0"/></net>

<net id="587"><net_src comp="420" pin="6"/><net_sink comp="574" pin=4"/></net>

<net id="588"><net_src comp="420" pin="6"/><net_sink comp="574" pin=6"/></net>

<net id="589"><net_src comp="420" pin="6"/><net_sink comp="574" pin=8"/></net>

<net id="590"><net_src comp="574" pin="10"/><net_sink comp="570" pin=0"/></net>

<net id="594"><net_src comp="591" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="607"><net_src comp="406" pin="6"/><net_sink comp="595" pin=0"/></net>

<net id="608"><net_src comp="406" pin="6"/><net_sink comp="595" pin=2"/></net>

<net id="609"><net_src comp="406" pin="6"/><net_sink comp="595" pin=6"/></net>

<net id="610"><net_src comp="406" pin="6"/><net_sink comp="595" pin=8"/></net>

<net id="611"><net_src comp="595" pin="10"/><net_sink comp="591" pin=0"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="628"><net_src comp="392" pin="6"/><net_sink comp="616" pin=0"/></net>

<net id="629"><net_src comp="392" pin="6"/><net_sink comp="616" pin=2"/></net>

<net id="630"><net_src comp="392" pin="6"/><net_sink comp="616" pin=4"/></net>

<net id="631"><net_src comp="392" pin="6"/><net_sink comp="616" pin=8"/></net>

<net id="632"><net_src comp="616" pin="10"/><net_sink comp="612" pin=0"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="649"><net_src comp="378" pin="6"/><net_sink comp="637" pin=0"/></net>

<net id="650"><net_src comp="378" pin="6"/><net_sink comp="637" pin=2"/></net>

<net id="651"><net_src comp="378" pin="6"/><net_sink comp="637" pin=4"/></net>

<net id="652"><net_src comp="378" pin="6"/><net_sink comp="637" pin=6"/></net>

<net id="653"><net_src comp="637" pin="10"/><net_sink comp="633" pin=0"/></net>

<net id="657"><net_src comp="200" pin="6"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="664"><net_src comp="68" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="200" pin="6"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="214" pin="6"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="70" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="200" pin="6"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="74" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="210" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="52" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="50" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="48" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="46" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="44" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="42" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="40" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="38" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="36" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="34" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="32" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="30" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="28" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="26" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="24" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="22" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="20" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="18" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="16" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="14" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="12" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="10" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="8" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="6" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="4" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="2" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="54" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="64" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="228" pin="54"/><net_sink comp="802" pin=0"/></net>

<net id="813"><net_src comp="802" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="128" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="130" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="132" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="834"><net_src comp="134" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="835"><net_src comp="288" pin="6"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="303" pin="6"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="318" pin="6"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="333" pin="6"/><net_sink comp="825" pin=4"/></net>

<net id="839"><net_src comp="348" pin="6"/><net_sink comp="825" pin=5"/></net>

<net id="844"><net_src comp="825" pin="7"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="168" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="637" pin="10"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="616" pin="10"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="595" pin="10"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="574" pin="10"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="553" pin="10"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="170" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="887"><net_src comp="660" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="892"><net_src comp="183" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="897"><net_src comp="666" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="902"><net_src comp="672" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="907"><net_src comp="678" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="177" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="825" pin=6"/></net>

<net id="916"><net_src comp="684" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="688" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="228" pin=50"/></net>

<net id="925"><net_src comp="692" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="228" pin=48"/></net>

<net id="930"><net_src comp="696" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="228" pin=46"/></net>

<net id="935"><net_src comp="700" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="228" pin=44"/></net>

<net id="940"><net_src comp="704" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="228" pin=42"/></net>

<net id="945"><net_src comp="708" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="228" pin=40"/></net>

<net id="950"><net_src comp="712" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="228" pin=38"/></net>

<net id="955"><net_src comp="716" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="228" pin=36"/></net>

<net id="960"><net_src comp="720" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="228" pin=34"/></net>

<net id="965"><net_src comp="724" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="228" pin=32"/></net>

<net id="970"><net_src comp="728" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="228" pin=30"/></net>

<net id="975"><net_src comp="732" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="228" pin=28"/></net>

<net id="980"><net_src comp="736" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="228" pin=26"/></net>

<net id="985"><net_src comp="740" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="228" pin=24"/></net>

<net id="990"><net_src comp="744" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="228" pin=22"/></net>

<net id="995"><net_src comp="748" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="228" pin=20"/></net>

<net id="1000"><net_src comp="752" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="228" pin=18"/></net>

<net id="1005"><net_src comp="756" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="228" pin=16"/></net>

<net id="1010"><net_src comp="760" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="228" pin=14"/></net>

<net id="1015"><net_src comp="764" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="228" pin=12"/></net>

<net id="1020"><net_src comp="768" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="228" pin=10"/></net>

<net id="1025"><net_src comp="772" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="1030"><net_src comp="776" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="228" pin=6"/></net>

<net id="1035"><net_src comp="780" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="1040"><net_src comp="784" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1045"><net_src comp="788" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1050"><net_src comp="792" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="228" pin=52"/></net>

<net id="1055"><net_src comp="190" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1060"><net_src comp="796" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1065"><net_src comp="815" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1070"><net_src comp="840" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="490" pin=4"/></net>

<net id="1074"><net_src comp="1067" pin="1"/><net_sink comp="511" pin=6"/></net>

<net id="1075"><net_src comp="1067" pin="1"/><net_sink comp="532" pin=8"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1077"><net_src comp="1067" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1078"><net_src comp="1067" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="1079"><net_src comp="1067" pin="1"/><net_sink comp="616" pin=6"/></net>

<net id="1080"><net_src comp="1067" pin="1"/><net_sink comp="637" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx5 | {}
	Port: kernel_data_V_2_0 | {}
	Port: kernel_data_V_2_1 | {}
	Port: kernel_data_V_2_2 | {}
	Port: kernel_data_V_2_3 | {}
	Port: kernel_data_V_2_4 | {}
	Port: kernel_data_V_2_5 | {}
	Port: kernel_data_V_2_6 | {}
	Port: kernel_data_V_2_7 | {}
	Port: kernel_data_V_2_8 | {}
	Port: kernel_data_V_2_9 | {}
	Port: kernel_data_V_2_10 | {}
	Port: kernel_data_V_2_11 | {}
	Port: kernel_data_V_2_12 | {}
	Port: kernel_data_V_2_13 | {}
	Port: kernel_data_V_2_14 | {}
	Port: kernel_data_V_2_15 | {}
	Port: kernel_data_V_2_16 | {}
	Port: kernel_data_V_2_17 | {}
	Port: kernel_data_V_2_18 | {}
	Port: kernel_data_V_2_19 | {}
	Port: kernel_data_V_2_20 | {}
	Port: kernel_data_V_2_21 | {}
	Port: kernel_data_V_2_22 | {}
	Port: kernel_data_V_2_23 | {}
	Port: kernel_data_V_2_24 | {}
	Port: kernel_data_V_2_25 | {}
	Port: kernel_data_V_2_26 | {}
	Port: w2_V | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : outidx5 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_0 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_1 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_2 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_3 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_4 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_5 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_6 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_7 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_8 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_9 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_10 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_11 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_12 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_13 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_14 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_15 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_16 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_17 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_18 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_19 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_20 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_21 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_22 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_23 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_24 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_25 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : kernel_data_V_2_26 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0 : w2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln139 : 1
		outidx5_addr : 2
		out_index : 3
		w_index : 1
		w2_V_addr : 2
		w2_V_load : 3
		in_index : 1
		icmp_ln154 : 2
		icmp_ln135 : 1
	State 3
		switch_ln55 : 1
	State 4
		sext_ln1116 : 1
		r_V : 2
		trunc_ln2 : 3
	State 5
		tmp : 1
		acc_0_V : 2
	State 6
		br_ln0 : 1
		acc_4_V_1 : 1
		acc_3_V_1 : 1
		acc_2_V_1 : 1
		acc_1_V_1 : 1
		acc_0_V_1 : 1
		p_0_49_i : 1
		p_0_37_i : 1
		p_0_25_i : 1
		p_0_13_i : 1
		p_0_01_i : 1
		empty : 1
		mrv_i : 2
		mrv_1_i : 3
		mrv_2_i : 4
		mrv_3_i : 5
		mrv_4_i : 6
		return_ln166 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_825     |    0    |    0    |   457   |
|----------|---------------------|---------|---------|---------|
|          |    w_index_fu_660   |    0    |    0    |    15   |
|    add   |   in_index_fu_666   |    0    |    0    |    39   |
|          |    acc_0_V_fu_840   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    mul   |      r_V_fu_809     |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln154_fu_796 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln154_fu_672  |    0    |    0    |    18   |
|          |  icmp_ln135_fu_678  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln139_fu_654  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln145_fu_684 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln1116_fu_802 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_806 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln2_fu_815  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     mrv_i_fu_845    |    0    |    0    |    0    |
|          |    mrv_1_i_fu_851   |    0    |    0    |    0    |
|insertvalue|    mrv_2_i_fu_857   |    0    |    0    |    0    |
|          |    mrv_3_i_fu_863   |    0    |    0    |    0    |
|          |    mrv_4_i_fu_869   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln166_fu_875 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    0    |   628   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    UnifiedRetVal_i_i_reg_225   |    8   |
|       acc_0_V_021_reg_284      |    8   |
|        acc_0_V_1_reg_528       |    8   |
|        acc_0_V_reg_1067        |    8   |
|       acc_1_V_020_reg_299      |    8   |
|        acc_1_V_1_reg_507       |    8   |
|       acc_2_V_019_reg_314      |    8   |
|        acc_2_V_1_reg_486       |    8   |
|       acc_3_V_018_reg_329      |    8   |
|        acc_3_V_1_reg_465       |    8   |
|       acc_4_V_017_reg_344      |    8   |
|        acc_4_V_1_reg_444       |    8   |
|         do_init_reg_359        |    1   |
|       icmp_ln135_reg_904       |    1   |
|       icmp_ln154_reg_899       |    1   |
|     in_index_0_i32_reg_210     |   32   |
|        in_index_reg_894        |   32   |
| kernel_data_V_2_0_load_reg_1042|    8   |
| kernel_data_V_2_10_load_reg_992|    8   |
| kernel_data_V_2_11_load_reg_987|    8   |
| kernel_data_V_2_12_load_reg_982|    8   |
| kernel_data_V_2_13_load_reg_977|    8   |
| kernel_data_V_2_14_load_reg_972|    8   |
| kernel_data_V_2_15_load_reg_967|    8   |
| kernel_data_V_2_16_load_reg_962|    8   |
| kernel_data_V_2_17_load_reg_957|    8   |
| kernel_data_V_2_18_load_reg_952|    8   |
| kernel_data_V_2_19_load_reg_947|    8   |
| kernel_data_V_2_1_load_reg_1037|    8   |
| kernel_data_V_2_20_load_reg_942|    8   |
| kernel_data_V_2_21_load_reg_937|    8   |
| kernel_data_V_2_22_load_reg_932|    8   |
| kernel_data_V_2_23_load_reg_927|    8   |
| kernel_data_V_2_24_load_reg_922|    8   |
| kernel_data_V_2_25_load_reg_917|    8   |
|kernel_data_V_2_26_load_reg_1047|    8   |
| kernel_data_V_2_2_load_reg_1032|    8   |
| kernel_data_V_2_3_load_reg_1027|    8   |
| kernel_data_V_2_4_load_reg_1022|    8   |
| kernel_data_V_2_5_load_reg_1017|    8   |
| kernel_data_V_2_6_load_reg_1012|    8   |
| kernel_data_V_2_7_load_reg_1007|    8   |
| kernel_data_V_2_8_load_reg_1002|    8   |
| kernel_data_V_2_9_load_reg_997 |    8   |
|        out_index_reg_908       |    3   |
|      outidx5_addr_reg_879      |    8   |
|        p_0_01_i_reg_633        |    8   |
|        p_0_13_i_reg_612        |    8   |
|        p_0_25_i_reg_591        |    8   |
|        p_0_37_i_reg_570        |    8   |
|        p_0_49_i_reg_549        |    8   |
| res_0_V_write_assign31_reg_374 |    8   |
| res_1_V_write_assign29_reg_388 |    8   |
| res_2_V_write_assign27_reg_402 |    8   |
| res_3_V_write_assign25_reg_416 |    8   |
| res_4_V_write_assign23_reg_430 |    8   |
|      select_ln154_reg_1057     |   32   |
|       trunc_ln145_reg_913      |    5   |
|       trunc_ln2_reg_1062       |    8   |
|        w2_V_addr_reg_889       |    8   |
|       w2_V_load_reg_1052       |    3   |
|        w_index33_reg_196       |    8   |
|         w_index_reg_884        |    8   |
+--------------------------------+--------+
|              Total             |   542  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_177   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_190   |  p0  |   2  |   8  |   16   ||    9    |
| in_index_0_i32_reg_210 |  p0  |   2  |  32  |   64   ||    9    |
|   acc_0_V_021_reg_284  |  p0  |   2  |   8  |   16   ||    9    |
|   acc_1_V_020_reg_299  |  p0  |   2  |   8  |   16   ||    9    |
|   acc_2_V_019_reg_314  |  p0  |   2  |   8  |   16   ||    9    |
|   acc_3_V_018_reg_329  |  p0  |   2  |   8  |   16   ||    9    |
|   acc_4_V_017_reg_344  |  p0  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   176  ||  14.152 ||    72   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   628  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   542  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   542  |   700  |
+-----------+--------+--------+--------+--------+
