MIG: 14:40:10 : Running customizer.xit
MIG: 14:40:10 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:40:10 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3912-803-043/coregen/MIPSfpga_system_mig_7series_0_0
MIG: 14:40:10 : synp_flow:  -- synthesis_mode: Other
MIG: 14:40:10 : outputDirectory: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3912-803-043/coregen/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 14:40:10 : vivado_mode: xpg_bd
MIG: 14:40:10 :  locked false  
MIG: 14:40:10 : HDL Language: Verilog
MIG: 14:40:10 : compInfo: false
MIG: 14:40:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:40:10 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:40:10 : I am in catch area
MIG: 14:40:10 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3912-803-043/coregen/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3912-803-043/coregen/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:48:10 : Prasad before: xmlPropertyPrj -- .prj
MIG: 14:48:10 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 14:48:10 : XML_INPUT_FILE: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3912-803-043/coregen/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:48:10 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 14:48:10 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 14:48:10 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 14:48:10 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:48:10 : Sending back 0
MIG: 14:48:11 : xml_input_file: mig_a.prj
MIG: 14:48:11 : Absolute path of xml_input_file: d:/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:48:11 : xml_input_file: mig_a.prj
MIG: 14:48:11 : Absolute path of xml_input_file: d:/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:48:11 : In updateAllModelParams
MIG: 14:48:11 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:48:11 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:48:11 : XGUI hdlLanguage: Verilog
MIG: 14:48:11 : xgui vivado_mode: xpg_bd
MIG: 14:48:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:48:11 : Reading D:/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v ...
MIG: 14:48:13 : 1
MIG: 14:48:13 : Inside fn mem: DDR2
MIG: 14:48:13 : Inside fn detect_uiclk: 81247969
MIG: 14:48:13 : cntrl:  memtype: DDR2
MIG: 14:48:13 : 1200
MIG: 14:48:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:48:13 : DDR2
MIG: 14:48:13 : 1
MIG: 14:48:13 : 81247969
MIG: 14:48:13 : 
MIG: 14:48:13 :  polarity_value: 1
MIG: 14:48:13 : 
MIG: 14:48:13 : 
MIG: 14:48:13 : cntrl:  memtype: DDR2
MIG: 14:48:13 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:48:13 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:48:13 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:48:13 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:48:13 : 2
MIG: 14:48:13 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:48:13 : 16
MIG: 14:48:13 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:48:13 : 2
MIG: 14:48:13 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:48:13 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: ECC ==> OFF
MIG: 14:48:13 : 16
MIG: 14:48:13 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:48:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:48:13 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:48:13 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:48:13 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:48:13 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:48:13 : 13
MIG: 14:48:13 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:48:13 : 27
MIG: 14:48:13 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:48:13 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:48:13 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:48:13 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:48:13 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:48:13 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:48:13 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:48:13 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:48:13 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:48:13 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:48:13 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:48:13 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:48:13 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:48:13 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:48:13 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:48:13 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:48:13 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:48:13 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:48:13 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:48:13 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:48:13 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:48:13 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:48:13 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:48:13 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:48:13 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:48:13 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:48:13 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:48:13 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:48:13 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:48:13 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:48:13 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:48:13 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:48:13 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:48:13 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:48:13 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:48:13 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:48:13 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:48:13 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:48:13 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:48:13 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:48:13 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:48:13 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:48:13 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:48:13 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:48:13 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:48:13 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:48:13 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:48:13 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:48:13 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:48:13 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:48:13 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:48:13 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:48:13 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:48:13 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:48:13 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:48:13 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:48:13 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:48:13 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:48:13 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:48:13 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:48:13 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:48:13 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:48:13 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:48:13 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:48:13 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:48:13 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:48:13 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:48:13 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:48:13 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:48:13 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:48:13 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:48:13 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:48:13 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:48:13 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:48:13 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:48:13 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:48:13 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:48:13 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:48:13 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:48:13 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:48:13 : 4
MIG: 14:48:13 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:48:13 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 14:48:13 : 134217728
MIG: 14:48:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:48:13 : 64
MIG: 14:48:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:48:13 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:48:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:48:13 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:48:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:48:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:48:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:48:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:48:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:48:13 : 
MIG: 14:48:13 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:48:13 : 
MIG: 14:48:13 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:48:13 : NOBUF
MIG: 14:48:13 : NONE
MIG: 14:48:13 : 
MIG: 14:48:13 : Same Interface
MIG: 14:58:03 : Running synthesis.xit
MIG: 14:58:03 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:58:03 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:58:04 : Running vlog_synth_rpr.xit
MIG: 14:58:04 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:58:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:58:04 : Running simulation.xit
MIG: 14:58:04 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:58:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:58:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:58:04 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:58:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:58:04 : Running implementation.xit
MIG: 14:58:04 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:58:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:48:28 : xml_input_file: mig_a.prj
MIG: 10:48:28 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:48:28 : xml_input_file: mig_a.prj
MIG: 10:48:28 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:48:55 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:55 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 10:48:55 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:55 : outputDirectory: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 10:48:55 : vivado_mode: xpg_bd
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 1
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 : isPortInterface: 0
MIG: 10:48:55 :  locked false  
MIG: 10:48:55 : HDL Language: Verilog
MIG: 10:48:55 : compInfo: false
MIG: 10:48:55 : Vivado Options xc7a100t csg324 -1
MIG: 10:48:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:48:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:48:55 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:48:55 : I am in catch area
MIG: 10:48:55 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:06 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:49:06 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 10:49:06 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 10:49:06 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 10:49:06 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 10:49:07 : Running synthesis.xit
MIG: 10:49:07 : ################# RUNNING MIG BATCH ###################
MIG: 10:49:07 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 10:49:07 : synp_flow:  -- synthesis_mode: Other
MIG: 10:49:07 : outputDirectory: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 10:49:07 : vivado_mode: xpg_bd
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 1
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 : isPortInterface: 0
MIG: 10:49:07 :  locked false  
MIG: 10:49:07 : HDL Language: Verilog
MIG: 10:49:07 : compInfo: false
MIG: 10:49:07 : Vivado Options xc7a100t csg324 -1
MIG: 10:49:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:49:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:49:07 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:49:07 : I am in catch area
MIG: 10:49:07 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:16 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:49:16 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 10:49:16 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 10:49:16 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 10:49:16 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 10:49:17 : Running vlog_synth_rpr.xit
MIG: 10:49:17 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:49:17 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:49:17 : Running simulation.xit
MIG: 10:49:17 : ################# RUNNING MIG BATCH ###################
MIG: 10:49:17 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 10:49:17 : synp_flow:  -- synthesis_mode: Other
MIG: 10:49:17 : outputDirectory: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 10:49:17 : vivado_mode: xpg_bd
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 1
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 : isPortInterface: 0
MIG: 10:49:17 :  locked false  
MIG: 10:49:17 : HDL Language: Verilog
MIG: 10:49:17 : compInfo: false
MIG: 10:49:17 : Vivado Options xc7a100t csg324 -1
MIG: 10:49:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:49:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:49:17 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:49:17 : I am in catch area
MIG: 10:49:17 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:27 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:49:27 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 10:49:27 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 10:49:27 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 10:49:27 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 10:49:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:49:27 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:49:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:49:27 : Running implementation.xit
MIG: 10:49:28 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:49:28 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:36:52 : xml_input_file: mig_a.prj
MIG: 13:36:52 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:36:52 : xml_input_file: mig_a.prj
MIG: 13:36:52 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:37:29 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:29 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 13:37:29 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:29 : outputDirectory: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 13:37:29 : vivado_mode: xpg_bd
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 1
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 : isPortInterface: 0
MIG: 13:37:29 :  locked false  
MIG: 13:37:29 : HDL Language: Verilog
MIG: 13:37:29 : compInfo: false
MIG: 13:37:29 : Vivado Options xc7a100t csg324 -1
MIG: 13:37:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:37:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 13:37:29 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:37:29 : I am in catch area
MIG: 13:37:29 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:38 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:37:38 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 13:37:38 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 13:37:38 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 13:37:38 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:38 : Running synthesis.xit
MIG: 13:37:38 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:38 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 13:37:38 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:38 : outputDirectory: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 13:37:38 : vivado_mode: xpg_bd
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 1
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 : isPortInterface: 0
MIG: 13:37:38 :  locked false  
MIG: 13:37:39 : HDL Language: Verilog
MIG: 13:37:39 : compInfo: false
MIG: 13:37:39 : Vivado Options xc7a100t csg324 -1
MIG: 13:37:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:37:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 13:37:39 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:37:39 : I am in catch area
MIG: 13:37:39 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:47 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:37:47 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 13:37:47 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 13:37:47 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 13:37:47 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:48 : Running vlog_synth_rpr.xit
MIG: 13:37:48 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 13:37:48 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:37:48 : Running simulation.xit
MIG: 13:37:48 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:48 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 13:37:48 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:48 : outputDirectory: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 13:37:48 : vivado_mode: xpg_bd
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 1
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 : isPortInterface: 0
MIG: 13:37:48 :  locked false  
MIG: 13:37:48 : HDL Language: Verilog
MIG: 13:37:48 : compInfo: false
MIG: 13:37:48 : Vivado Options xc7a100t csg324 -1
MIG: 13:37:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:37:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 13:37:48 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:37:48 : I am in catch area
MIG: 13:37:48 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:57 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:37:57 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 13:37:57 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 13:37:57 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 13:37:57 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:37:57 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 13:37:57 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:37:57 : Running implementation.xit
MIG: 13:37:57 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 13:37:57 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:34:04 : xml_input_file: mig_a.prj
MIG: 14:34:04 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:34:04 : xml_input_file: mig_a.prj
MIG: 14:34:04 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:35:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:05 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 14:35:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:05 : outputDirectory: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 14:35:05 : vivado_mode: xpg_bd
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 1
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 : isPortInterface: 0
MIG: 14:35:05 :  locked false  
MIG: 14:35:05 : HDL Language: Verilog
MIG: 14:35:05 : compInfo: false
MIG: 14:35:05 : Vivado Options xc7a100t csg324 -1
MIG: 14:35:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:35:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:35:05 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:35:05 : I am in catch area
MIG: 14:35:05 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:15 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:35:15 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 14:35:15 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 14:35:15 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 14:35:15 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:15 : Running synthesis.xit
MIG: 14:35:15 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:15 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 14:35:15 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:15 : outputDirectory: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 14:35:15 : vivado_mode: xpg_bd
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:15 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 1
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 :  locked false  
MIG: 14:35:16 : HDL Language: Verilog
MIG: 14:35:16 : compInfo: false
MIG: 14:35:16 : Vivado Options xc7a100t csg324 -1
MIG: 14:35:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:35:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:35:16 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:35:16 : I am in catch area
MIG: 14:35:16 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:26 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:35:26 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 14:35:26 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 14:35:26 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 14:35:26 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:27 : Running vlog_synth_rpr.xit
MIG: 14:35:27 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:35:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:35:27 : Running simulation.xit
MIG: 14:35:27 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:27 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 14:35:27 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:27 : outputDirectory: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 14:35:27 : vivado_mode: xpg_bd
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 1
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 : isPortInterface: 0
MIG: 14:35:27 :  locked false  
MIG: 14:35:27 : HDL Language: Verilog
MIG: 14:35:27 : compInfo: false
MIG: 14:35:27 : Vivado Options xc7a100t csg324 -1
MIG: 14:35:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:35:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:35:27 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:35:27 : I am in catch area
MIG: 14:35:27 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:38 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 14:35:38 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 14:35:38 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 14:35:38 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 14:35:38 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:35:39 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:35:39 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:35:39 : Running implementation.xit
MIG: 14:35:39 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 14:35:39 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:09:30 : xml_input_file: mig_a.prj
MIG: 15:09:30 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:09:30 : xml_input_file: mig_a.prj
MIG: 15:09:30 : Absolute path of xml_input_file: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:09:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:45 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 15:09:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:45 : outputDirectory: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 15:09:45 : vivado_mode: xpg_bd
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 1
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:45 : isPortInterface: 0
MIG: 15:09:46 : isPortInterface: 0
MIG: 15:09:46 : isPortInterface: 0
MIG: 15:09:46 : isPortInterface: 0
MIG: 15:09:46 : isPortInterface: 0
MIG: 15:09:46 :  locked false  
MIG: 15:09:46 : HDL Language: Verilog
MIG: 15:09:46 : compInfo: false
MIG: 15:09:46 : Vivado Options xc7a100t csg324 -1
MIG: 15:09:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:09:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:09:46 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:09:46 : I am in catch area
MIG: 15:09:46 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:09:54 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:09:54 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 15:09:54 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 15:09:54 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 15:09:54 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:09:55 : Running synthesis.xit
MIG: 15:09:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:55 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 15:09:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:55 : outputDirectory: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 15:09:55 : vivado_mode: xpg_bd
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 1
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 : isPortInterface: 0
MIG: 15:09:55 :  locked false  
MIG: 15:09:55 : HDL Language: Verilog
MIG: 15:09:55 : compInfo: false
MIG: 15:09:55 : Vivado Options xc7a100t csg324 -1
MIG: 15:09:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:09:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:09:55 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:09:55 : I am in catch area
MIG: 15:09:55 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:10:04 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:10:04 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 15:10:04 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 15:10:04 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 15:10:04 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:10:04 : Running vlog_synth_rpr.xit
MIG: 15:10:04 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 15:10:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:10:04 : Running simulation.xit
MIG: 15:10:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:05 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 15:10:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:05 : outputDirectory: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 15:10:05 : vivado_mode: xpg_bd
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 1
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 : isPortInterface: 0
MIG: 15:10:05 :  locked false  
MIG: 15:10:05 : HDL Language: Verilog
MIG: 15:10:05 : compInfo: false
MIG: 15:10:05 : Vivado Options xc7a100t csg324 -1
MIG: 15:10:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:10:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:10:05 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:10:05 : I am in catch area
MIG: 15:10:05 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:10:13 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:10:14 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 15:10:14 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 15:10:14 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 15:10:14 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:10:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:10:14 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 15:10:14 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:10:14 : Running implementation.xit
MIG: 15:10:14 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 15:10:14 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:11:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:06 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 15:11:06 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:06 : outputDirectory: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 15:11:06 : vivado_mode: xpg_bd
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 1
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 : isPortInterface: 0
MIG: 15:11:06 :  locked false  
MIG: 15:11:06 : HDL Language: Verilog
MIG: 15:11:06 : compInfo: false
MIG: 15:11:06 : Vivado Options xc7a100t csg324 -1
MIG: 15:11:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:11:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:11:06 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:11:06 : I am in catch area
MIG: 15:11:06 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:15 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:11:15 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 15:11:15 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 15:11:15 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 15:11:15 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:15 : Running synthesis.xit
MIG: 15:11:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:15 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 15:11:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:15 : outputDirectory: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 15:11:15 : vivado_mode: xpg_bd
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:15 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 1
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 : isPortInterface: 0
MIG: 15:11:16 :  locked false  
MIG: 15:11:16 : HDL Language: Verilog
MIG: 15:11:16 : compInfo: false
MIG: 15:11:16 : Vivado Options xc7a100t csg324 -1
MIG: 15:11:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:11:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:11:16 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:11:16 : I am in catch area
MIG: 15:11:16 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:26 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:11:26 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 15:11:26 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 15:11:27 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 15:11:27 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:27 : Running vlog_synth_rpr.xit
MIG: 15:11:27 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 15:11:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:11:27 : Running simulation.xit
MIG: 15:11:27 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:27 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 15:11:27 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:27 : outputDirectory: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 15:11:27 : vivado_mode: xpg_bd
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 1
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 : isPortInterface: 0
MIG: 15:11:27 :  locked false  
MIG: 15:11:27 : HDL Language: Verilog
MIG: 15:11:27 : compInfo: false
MIG: 15:11:27 : Vivado Options xc7a100t csg324 -1
MIG: 15:11:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:11:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:11:27 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:11:27 : I am in catch area
MIG: 15:11:27 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:38 : XML_INPUT_FILE: d:/Vivado_project/MIPSfpga/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 15:11:38 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 15:11:38 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 15:11:38 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 15:11:38 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:11:39 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 15:11:39 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:11:39 : Running implementation.xit
MIG: 15:11:39 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 15:11:39 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:40:58 : xml_input_file: mig_a.prj
MIG: 17:40:58 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:40:58 : xml_input_file: mig_a.prj
MIG: 17:40:58 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:40:58 : In updateAllModelParams
MIG: 17:40:58 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:58 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 17:40:58 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:58 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 17:40:58 : vivado_mode: xpg_bd
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 1
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 : isPortInterface: 0
MIG: 17:40:58 :  locked false  
MIG: 17:40:58 : HDL Language: Verilog
MIG: 17:40:58 : compInfo: true
MIG: 17:40:58 : Vivado Options xc7a100t csg324 -1
MIG: 17:40:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:40:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:40:58 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:40:58 : I am in catch area
MIG: 17:40:58 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:41:16 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:41:16 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 17:41:16 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 17:41:16 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 17:41:16 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:41:16 : XGUI hdlLanguage: Verilog
MIG: 17:41:16 : xgui vivado_mode: xpg_bd
MIG: 17:41:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:41:16 : Reading C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v ...
MIG: 17:41:17 : 1
MIG: 17:41:17 : Inside fn mem: DDR2
MIG: 17:41:17 : Inside fn detect_uiclk: 81247969
MIG: 17:41:17 : cntrl:  memtype: DDR2
MIG: 17:41:17 : 1200
MIG: 17:41:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:41:17 : DDR2
MIG: 17:41:17 : 1
MIG: 17:41:17 : 81247969
MIG: 17:41:17 : 
MIG: 17:41:17 :  polarity_value: 1
MIG: 17:41:17 : 
MIG: 17:41:17 : 
MIG: 17:41:17 : cntrl:  memtype: DDR2
MIG: 17:41:17 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:41:17 : 
MIG: 17:41:17 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:41:17 : 
MIG: 17:41:17 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:41:17 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:41:17 : 
MIG: 17:41:17 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:41:17 : 
MIG: 17:41:17 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:41:17 : 
MIG: 17:41:17 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:41:17 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:41:17 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:41:17 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:41:17 : 2
MIG: 17:41:17 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:41:17 : 16
MIG: 17:41:17 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:41:17 : 2
MIG: 17:41:17 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:41:18 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: ECC ==> OFF
MIG: 17:41:18 : 16
MIG: 17:41:18 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:41:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:41:18 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:41:18 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:41:18 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:41:18 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:41:18 : 13
MIG: 17:41:18 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:41:18 : 27
MIG: 17:41:18 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:41:18 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:41:18 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:41:18 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:41:18 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:41:18 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:41:18 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:41:18 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:41:18 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:41:18 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:41:18 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:41:18 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:41:18 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:41:18 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:41:18 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:41:18 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:41:18 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:41:18 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:41:18 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:41:18 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:41:18 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:41:18 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:41:18 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:41:18 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:41:18 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:41:18 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:41:18 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:41:18 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:41:18 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:41:18 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:41:18 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:41:18 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:41:18 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:41:18 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:41:18 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:41:18 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:41:18 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:41:18 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:41:18 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:41:18 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:41:18 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:41:18 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:41:18 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:41:18 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:41:18 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:41:18 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:41:18 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:41:18 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:41:18 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:41:18 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:41:18 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:41:18 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:41:18 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:41:18 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:41:18 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:41:18 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:41:18 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:41:18 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:41:18 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:41:18 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:41:18 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:41:18 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:41:18 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:41:18 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:41:18 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:41:18 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:41:18 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:41:18 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:41:18 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:41:18 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:41:18 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:41:18 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:41:18 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:41:18 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:41:18 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:41:18 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:41:18 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:41:18 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:41:18 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:41:18 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:41:18 : 4
MIG: 17:41:18 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:41:18 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 17:41:18 : 134217728
MIG: 17:41:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:41:18 : 64
MIG: 17:41:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:41:18 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:41:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:41:18 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:41:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:41:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:41:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:41:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:41:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:41:18 : 
MIG: 17:41:18 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:41:18 : 
MIG: 17:41:18 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:41:18 : NOBUF
MIG: 17:41:18 : NONE
MIG: 17:41:18 : 
MIG: 17:41:18 : Same Interface
MIG: 17:42:19 : Running synthesis.xit
MIG: 17:42:20 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:42:20 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:42:20 : Running vlog_synth_rpr.xit
MIG: 17:42:20 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:42:20 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:42:21 : Running implementation.xit
MIG: 17:42:21 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:42:21 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 21:24:26 : xml_input_file: mig_a.prj
MIG: 21:24:26 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 21:24:26 : xml_input_file: mig_a.prj
MIG: 21:24:26 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:17:03 : xml_input_file: mig_a.prj
MIG: 10:17:03 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:17:03 : xml_input_file: mig_a.prj
MIG: 10:17:03 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:34:09 : xml_input_file: mig_a.prj
MIG: 10:34:10 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:34:10 : xml_input_file: mig_a.prj
MIG: 10:34:10 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:11:04 : xml_input_file: mig_a.prj
MIG: 11:11:04 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:11:04 : xml_input_file: mig_a.prj
MIG: 11:11:04 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:15:21 : Running synthesis.xit
MIG: 11:15:21 : ################# RUNNING MIG BATCH ###################
MIG: 11:15:21 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:15:21 : synp_flow:  -- synthesis_mode: Other
MIG: 11:15:21 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:15:21 : vivado_mode: xpg_bd
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 1
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 : isPortInterface: 0
MIG: 11:15:21 :  locked false  
MIG: 11:15:21 : HDL Language: Verilog
MIG: 11:15:21 : compInfo: false
MIG: 11:15:21 : Vivado Options xc7a100t csg324 -1
MIG: 11:15:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:15:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:15:21 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:15:21 : I am in catch area
MIG: 11:15:21 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:15:43 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:15:43 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:15:43 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:15:43 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:15:43 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:15:43 : Running vlog_synth_rpr.xit
MIG: 11:15:44 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:15:44 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:15:44 : Running simulation.xit
MIG: 11:15:45 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:15:45 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:15:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:15:46 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:15:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:15:46 : Running implementation.xit
MIG: 11:15:46 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:15:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:20:20 : ################# RUNNING MIG BATCH ###################
MIG: 11:20:20 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:20:20 : synp_flow:  -- synthesis_mode: Other
MIG: 11:20:20 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:20:20 : vivado_mode: xpg_bd
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 1
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 : isPortInterface: 0
MIG: 11:20:20 :  locked false  
MIG: 11:20:20 : HDL Language: Verilog
MIG: 11:20:20 : compInfo: false
MIG: 11:20:20 : Vivado Options xc7a100t csg324 -1
MIG: 11:20:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:20:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:20:20 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:20:20 : I am in catch area
MIG: 11:20:20 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:20:36 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:20:36 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:20:36 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:20:37 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:20:37 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:20:37 : Running synthesis.xit
MIG: 11:20:37 : ################# RUNNING MIG BATCH ###################
MIG: 11:20:37 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:20:37 : synp_flow:  -- synthesis_mode: Other
MIG: 11:20:37 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:20:37 : vivado_mode: xpg_bd
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:37 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 1
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 : isPortInterface: 0
MIG: 11:20:38 :  locked false  
MIG: 11:20:38 : HDL Language: Verilog
MIG: 11:20:38 : compInfo: false
MIG: 11:20:38 : Vivado Options xc7a100t csg324 -1
MIG: 11:20:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:20:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:20:38 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:20:38 : I am in catch area
MIG: 11:20:38 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:20:53 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:20:53 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:20:53 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:20:53 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:20:53 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:20:54 : Running vlog_synth_rpr.xit
MIG: 11:20:54 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:20:54 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:20:55 : Running simulation.xit
MIG: 11:20:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:20:55 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:20:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:20:55 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:20:55 : vivado_mode: xpg_bd
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 1
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 : isPortInterface: 0
MIG: 11:20:55 :  locked false  
MIG: 11:20:55 : HDL Language: Verilog
MIG: 11:20:55 : compInfo: false
MIG: 11:20:55 : Vivado Options xc7a100t csg324 -1
MIG: 11:20:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:20:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:20:55 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:20:55 : I am in catch area
MIG: 11:20:55 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:21:13 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:21:13 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:21:13 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:21:13 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:21:13 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:21:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:21:14 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:21:14 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:21:15 : Running implementation.xit
MIG: 11:21:15 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:21:15 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:41:30 : xml_input_file: mig_a.prj
MIG: 11:41:30 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:41:30 : xml_input_file: mig_a.prj
MIG: 11:41:30 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:45:05 : ################# RUNNING MIG BATCH ###################
MIG: 11:45:05 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:45:05 : synp_flow:  -- synthesis_mode: Other
MIG: 11:45:05 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:45:05 : vivado_mode: xpg_bd
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 1
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 : isPortInterface: 0
MIG: 11:45:05 :  locked false  
MIG: 11:45:05 : HDL Language: Verilog
MIG: 11:45:05 : compInfo: false
MIG: 11:45:05 : Vivado Options xc7a100t csg324 -1
MIG: 11:45:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:45:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:45:05 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:45:05 : I am in catch area
MIG: 11:45:05 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:45:25 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:45:25 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:45:25 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:45:25 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:45:25 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:45:25 : Running synthesis.xit
MIG: 11:45:26 : ################# RUNNING MIG BATCH ###################
MIG: 11:45:26 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:45:26 : synp_flow:  -- synthesis_mode: Other
MIG: 11:45:26 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:45:26 : vivado_mode: xpg_bd
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 1
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 : isPortInterface: 0
MIG: 11:45:26 :  locked false  
MIG: 11:45:26 : HDL Language: Verilog
MIG: 11:45:26 : compInfo: false
MIG: 11:45:26 : Vivado Options xc7a100t csg324 -1
MIG: 11:45:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:45:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:45:26 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:45:26 : I am in catch area
MIG: 11:45:26 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:45:44 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:45:44 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:45:44 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:45:44 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:45:44 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:45:45 : Running vlog_synth_rpr.xit
MIG: 11:45:45 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:45:45 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:45:46 : Running simulation.xit
MIG: 11:45:46 : ################# RUNNING MIG BATCH ###################
MIG: 11:45:46 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:45:46 : synp_flow:  -- synthesis_mode: Other
MIG: 11:45:46 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:45:46 : vivado_mode: xpg_bd
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 1
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 : isPortInterface: 0
MIG: 11:45:46 :  locked false  
MIG: 11:45:46 : HDL Language: Verilog
MIG: 11:45:46 : compInfo: false
MIG: 11:45:46 : Vivado Options xc7a100t csg324 -1
MIG: 11:45:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:45:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:45:46 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:45:46 : I am in catch area
MIG: 11:45:46 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:46:04 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:46:04 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:46:04 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:46:04 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:46:04 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:46:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:46:05 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:46:05 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:46:06 : Running implementation.xit
MIG: 11:46:06 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:46:06 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:05:34 : ################# RUNNING MIG BATCH ###################
MIG: 12:05:34 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 12:05:34 : synp_flow:  -- synthesis_mode: Other
MIG: 12:05:34 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 12:05:34 : vivado_mode: xpg_bd
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:34 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 1
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 : isPortInterface: 0
MIG: 12:05:35 :  locked false  
MIG: 12:05:35 : HDL Language: Verilog
MIG: 12:05:35 : compInfo: false
MIG: 12:05:35 : Vivado Options xc7a100t csg324 -1
MIG: 12:05:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:05:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:05:35 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:05:35 : I am in catch area
MIG: 12:05:35 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:05:51 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 12:05:51 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 12:05:51 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 12:05:51 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 12:05:51 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:05:52 : Running synthesis.xit
MIG: 12:05:52 : ################# RUNNING MIG BATCH ###################
MIG: 12:05:52 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 12:05:52 : synp_flow:  -- synthesis_mode: Other
MIG: 12:05:52 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 12:05:52 : vivado_mode: xpg_bd
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 1
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 : isPortInterface: 0
MIG: 12:05:52 :  locked false  
MIG: 12:05:52 : HDL Language: Verilog
MIG: 12:05:52 : compInfo: false
MIG: 12:05:52 : Vivado Options xc7a100t csg324 -1
MIG: 12:05:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:05:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:05:52 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:05:52 : I am in catch area
MIG: 12:05:52 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:06:08 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 12:06:08 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 12:06:08 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 12:06:08 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 12:06:08 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:06:09 : Running vlog_synth_rpr.xit
MIG: 12:06:09 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 12:06:09 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:06:10 : Running simulation.xit
MIG: 12:06:10 : ################# RUNNING MIG BATCH ###################
MIG: 12:06:10 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 12:06:10 : synp_flow:  -- synthesis_mode: Other
MIG: 12:06:10 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 12:06:10 : vivado_mode: xpg_bd
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 1
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 : isPortInterface: 0
MIG: 12:06:10 :  locked false  
MIG: 12:06:10 : HDL Language: Verilog
MIG: 12:06:10 : compInfo: false
MIG: 12:06:10 : Vivado Options xc7a100t csg324 -1
MIG: 12:06:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:06:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:06:10 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:06:10 : I am in catch area
MIG: 12:06:10 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:06:26 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 12:06:26 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 12:06:26 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 12:06:26 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 12:06:26 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:06:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:06:27 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 12:06:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:06:27 : Running implementation.xit
MIG: 12:06:27 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 12:06:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:32:12 : xml_input_file: mig_a.prj
MIG: 13:32:12 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:32:13 : xml_input_file: mig_a.prj
MIG: 13:32:13 : Absolute path of xml_input_file: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:43:28 : Running synthesis.xit
MIG: 13:43:29 : ################# RUNNING MIG BATCH ###################
MIG: 13:43:29 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 13:43:29 : synp_flow:  -- synthesis_mode: Other
MIG: 13:43:29 : outputDirectory: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 13:43:29 : vivado_mode: xpg_bd
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 1
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 : isPortInterface: 0
MIG: 13:43:29 :  locked false  
MIG: 13:43:29 : HDL Language: Verilog
MIG: 13:43:29 : compInfo: false
MIG: 13:43:29 : Vivado Options xc7a100t csg324 -1
MIG: 13:43:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:43:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 13:43:29 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:43:29 : I am in catch area
MIG: 13:43:29 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:43:51 : XML_INPUT_FILE: c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 13:43:51 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 13:43:51 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 13:43:51 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 13:43:51 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:43:52 : Running vlog_synth_rpr.xit
MIG: 13:43:52 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 13:43:52 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:43:52 : Running implementation.xit
MIG: 13:43:53 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 13:43:53 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
