commit 0b23157074c87e9c130cb859369433cd9e589577
Author: Philippe Antoine <contact@catenacyber.fr>
Date:   Mon Mar 18 09:19:49 2019 +0100

    Adds info for ARM brkdiv0

diff --git a/arch/ARM/ARMGenInstrInfo.inc b/arch/ARM/ARMGenInstrInfo.inc
index 4c948eca..7d22b5f0 100644
--- a/arch/ARM/ARMGenInstrInfo.inc
+++ b/arch/ARM/ARMGenInstrInfo.inc
@@ -15,2976 +15,2977 @@
 enum {
 	ARM_PHI	= 0,
 	ARM_INLINEASM	= 1,
 	ARM_CFI_INSTRUCTION	= 2,
 	ARM_EH_LABEL	= 3,
 	ARM_GC_LABEL	= 4,
 	ARM_ANNOTATION_LABEL	= 5,
 	ARM_KILL	= 6,
 	ARM_EXTRACT_SUBREG	= 7,
 	ARM_INSERT_SUBREG	= 8,
 	ARM_IMPLICIT_DEF	= 9,
 	ARM_SUBREG_TO_REG	= 10,
 	ARM_COPY_TO_REGCLASS	= 11,
 	ARM_DBG_VALUE	= 12,
 	ARM_DBG_LABEL	= 13,
 	ARM_REG_SEQUENCE	= 14,
 	ARM_COPY	= 15,
 	ARM_BUNDLE	= 16,
 	ARM_LIFETIME_START	= 17,
 	ARM_LIFETIME_END	= 18,
 	ARM_STACKMAP	= 19,
 	ARM_FENTRY_CALL	= 20,
 	ARM_PATCHPOINT	= 21,
 	ARM_LOAD_STACK_GUARD	= 22,
 	ARM_STATEPOINT	= 23,
 	ARM_LOCAL_ESCAPE	= 24,
 	ARM_FAULTING_OP	= 25,
 	ARM_PATCHABLE_OP	= 26,
 	ARM_PATCHABLE_FUNCTION_ENTER	= 27,
 	ARM_PATCHABLE_RET	= 28,
 	ARM_PATCHABLE_FUNCTION_EXIT	= 29,
 	ARM_PATCHABLE_TAIL_CALL	= 30,
 	ARM_PATCHABLE_EVENT_CALL	= 31,
 	ARM_PATCHABLE_TYPED_EVENT_CALL	= 32,
 	ARM_ICALL_BRANCH_FUNNEL	= 33,
 	ARM_G_ADD	= 34,
 	ARM_G_SUB	= 35,
 	ARM_G_MUL	= 36,
 	ARM_G_SDIV	= 37,
 	ARM_G_UDIV	= 38,
 	ARM_G_SREM	= 39,
 	ARM_G_UREM	= 40,
 	ARM_G_AND	= 41,
 	ARM_G_OR	= 42,
 	ARM_G_XOR	= 43,
 	ARM_G_IMPLICIT_DEF	= 44,
 	ARM_G_PHI	= 45,
 	ARM_G_FRAME_INDEX	= 46,
 	ARM_G_GLOBAL_VALUE	= 47,
 	ARM_G_EXTRACT	= 48,
 	ARM_G_UNMERGE_VALUES	= 49,
 	ARM_G_INSERT	= 50,
 	ARM_G_MERGE_VALUES	= 51,
 	ARM_G_PTRTOINT	= 52,
 	ARM_G_INTTOPTR	= 53,
 	ARM_G_BITCAST	= 54,
 	ARM_G_LOAD	= 55,
 	ARM_G_SEXTLOAD	= 56,
 	ARM_G_ZEXTLOAD	= 57,
 	ARM_G_STORE	= 58,
 	ARM_G_ATOMIC_CMPXCHG_WITH_SUCCESS	= 59,
 	ARM_G_ATOMIC_CMPXCHG	= 60,
 	ARM_G_ATOMICRMW_XCHG	= 61,
 	ARM_G_ATOMICRMW_ADD	= 62,
 	ARM_G_ATOMICRMW_SUB	= 63,
 	ARM_G_ATOMICRMW_AND	= 64,
 	ARM_G_ATOMICRMW_NAND	= 65,
 	ARM_G_ATOMICRMW_OR	= 66,
 	ARM_G_ATOMICRMW_XOR	= 67,
 	ARM_G_ATOMICRMW_MAX	= 68,
 	ARM_G_ATOMICRMW_MIN	= 69,
 	ARM_G_ATOMICRMW_UMAX	= 70,
 	ARM_G_ATOMICRMW_UMIN	= 71,
 	ARM_G_BRCOND	= 72,
 	ARM_G_BRINDIRECT	= 73,
 	ARM_G_INTRINSIC	= 74,
 	ARM_G_INTRINSIC_W_SIDE_EFFECTS	= 75,
 	ARM_G_ANYEXT	= 76,
 	ARM_G_TRUNC	= 77,
 	ARM_G_CONSTANT	= 78,
 	ARM_G_FCONSTANT	= 79,
 	ARM_G_VASTART	= 80,
 	ARM_G_VAARG	= 81,
 	ARM_G_SEXT	= 82,
 	ARM_G_ZEXT	= 83,
 	ARM_G_SHL	= 84,
 	ARM_G_LSHR	= 85,
 	ARM_G_ASHR	= 86,
 	ARM_G_ICMP	= 87,
 	ARM_G_FCMP	= 88,
 	ARM_G_SELECT	= 89,
 	ARM_G_UADDE	= 90,
 	ARM_G_USUBE	= 91,
 	ARM_G_SADDO	= 92,
 	ARM_G_SSUBO	= 93,
 	ARM_G_UMULO	= 94,
 	ARM_G_SMULO	= 95,
 	ARM_G_UMULH	= 96,
 	ARM_G_SMULH	= 97,
 	ARM_G_FADD	= 98,
 	ARM_G_FSUB	= 99,
 	ARM_G_FMUL	= 100,
 	ARM_G_FMA	= 101,
 	ARM_G_FDIV	= 102,
 	ARM_G_FREM	= 103,
 	ARM_G_FPOW	= 104,
 	ARM_G_FEXP	= 105,
 	ARM_G_FEXP2	= 106,
 	ARM_G_FLOG	= 107,
 	ARM_G_FLOG2	= 108,
 	ARM_G_FNEG	= 109,
 	ARM_G_FPEXT	= 110,
 	ARM_G_FPTRUNC	= 111,
 	ARM_G_FPTOSI	= 112,
 	ARM_G_FPTOUI	= 113,
 	ARM_G_SITOFP	= 114,
 	ARM_G_UITOFP	= 115,
 	ARM_G_FABS	= 116,
 	ARM_G_GEP	= 117,
 	ARM_G_PTR_MASK	= 118,
 	ARM_G_BR	= 119,
 	ARM_G_INSERT_VECTOR_ELT	= 120,
 	ARM_G_EXTRACT_VECTOR_ELT	= 121,
 	ARM_G_SHUFFLE_VECTOR	= 122,
 	ARM_G_BSWAP	= 123,
 	ARM_G_ADDRSPACE_CAST	= 124,
 	ARM_G_BLOCK_ADDR	= 125,
 	ARM_ABS	= 126,
 	ARM_ADDSri	= 127,
 	ARM_ADDSrr	= 128,
 	ARM_ADDSrsi	= 129,
 	ARM_ADDSrsr	= 130,
 	ARM_ADJCALLSTACKDOWN	= 131,
 	ARM_ADJCALLSTACKUP	= 132,
 	ARM_ASRi	= 133,
 	ARM_ASRr	= 134,
 	ARM_B	= 135,
 	ARM_BCCZi64	= 136,
 	ARM_BCCi64	= 137,
 	ARM_BMOVPCB_CALL	= 138,
 	ARM_BMOVPCRX_CALL	= 139,
 	ARM_BR_JTadd	= 140,
 	ARM_BR_JTm_i12	= 141,
 	ARM_BR_JTm_rs	= 142,
 	ARM_BR_JTr	= 143,
 	ARM_BX_CALL	= 144,
 	ARM_CMP_SWAP_16	= 145,
 	ARM_CMP_SWAP_32	= 146,
 	ARM_CMP_SWAP_64	= 147,
 	ARM_CMP_SWAP_8	= 148,
 	ARM_CONSTPOOL_ENTRY	= 149,
 	ARM_COPY_STRUCT_BYVAL_I32	= 150,
 	ARM_CompilerBarrier	= 151,
 	ARM_ITasm	= 152,
 	ARM_Int_eh_sjlj_dispatchsetup	= 153,
 	ARM_Int_eh_sjlj_setup_dispatch	= 157,
 	ARM_JUMPTABLE_ADDRS	= 158,
 	ARM_JUMPTABLE_INSTS	= 159,
 	ARM_JUMPTABLE_TBB	= 160,
 	ARM_JUMPTABLE_TBH	= 161,
 	ARM_LDMIA_RET	= 162,
 	ARM_LDRBT_POST	= 163,
 	ARM_LDRConstPool	= 164,
 	ARM_LDRLIT_ga_abs	= 165,
 	ARM_LDRLIT_ga_pcrel	= 166,
 	ARM_LDRLIT_ga_pcrel_ldr	= 167,
 	ARM_LDRT_POST	= 168,
 	ARM_LEApcrel	= 169,
 	ARM_LEApcrelJT	= 170,
 	ARM_LSLi	= 171,
 	ARM_LSLr	= 172,
 	ARM_LSRi	= 173,
 	ARM_LSRr	= 174,
 	ARM_MEMCPY	= 175,
 	ARM_MLAv5	= 176,
 	ARM_MOVCCi	= 177,
 	ARM_MOVCCi16	= 178,
 	ARM_MOVCCi32imm	= 179,
 	ARM_MOVCCr	= 180,
 	ARM_MOVCCsi	= 181,
 	ARM_MOVCCsr	= 182,
 	ARM_MOVPCRX	= 183,
 	ARM_MOVTi16_ga_pcrel	= 184,
 	ARM_MOV_ga_pcrel	= 185,
 	ARM_MOV_ga_pcrel_ldr	= 186,
 	ARM_MOVi16_ga_pcrel	= 187,
 	ARM_MOVi32imm	= 188,
 	ARM_MOVsra_flag	= 189,
 	ARM_MOVsrl_flag	= 190,
 	ARM_MULv5	= 191,
 	ARM_MVNCCi	= 192,
 	ARM_PICADD	= 193,
 	ARM_PICLDR	= 194,
 	ARM_PICLDRB	= 195,
 	ARM_PICLDRH	= 196,
 	ARM_PICLDRSB	= 197,
 	ARM_PICLDRSH	= 198,
 	ARM_PICSTR	= 199,
 	ARM_PICSTRB	= 200,
 	ARM_PICSTRH	= 201,
 	ARM_RORi	= 202,
 	ARM_RORr	= 203,
 	ARM_RRX	= 204,
 	ARM_RRXi	= 205,
 	ARM_RSBSri	= 206,
 	ARM_RSBSrsi	= 207,
 	ARM_RSBSrsr	= 208,
 	ARM_SMLALv5	= 209,
 	ARM_SMULLv5	= 210,
 	ARM_SPACE	= 211,
 	ARM_STRBT_POST	= 212,
 	ARM_STRBi_preidx	= 213,
 	ARM_STRBr_preidx	= 214,
 	ARM_STRH_preidx	= 215,
 	ARM_STRT_POST	= 216,
 	ARM_STRi_preidx	= 217,
 	ARM_STRr_preidx	= 218,
 	ARM_SUBS_PC_LR	= 219,
 	ARM_SUBSri	= 220,
 	ARM_SUBSrr	= 221,
 	ARM_SUBSrsi	= 222,
 	ARM_SUBSrsr	= 223,
 	ARM_TAILJMPd	= 224,
 	ARM_TAILJMPr	= 225,
 	ARM_TAILJMPr4	= 226,
 	ARM_TCRETURNdi	= 227,
 	ARM_TCRETURNri	= 228,
 	ARM_TPsoft	= 229,
 	ARM_UMLALv5	= 230,
 	ARM_UMULLv5	= 231,
 	ARM_VLD1LNdAsm_16	= 232,
 	ARM_VLD1LNdAsm_32	= 233,
 	ARM_VLD1LNdAsm_8	= 234,
 	ARM_VLD1LNdWB_fixed_Asm_16	= 235,
 	ARM_VLD1LNdWB_fixed_Asm_32	= 236,
 	ARM_VLD1LNdWB_fixed_Asm_8	= 237,
 	ARM_VLD1LNdWB_register_Asm_16	= 238,
 	ARM_VLD1LNdWB_register_Asm_32	= 239,
 	ARM_VLD1LNdWB_register_Asm_8	= 240,
 	ARM_VLD2LNdAsm_16	= 241,
 	ARM_VLD2LNdAsm_32	= 242,
 	ARM_VLD2LNdAsm_8	= 243,
 	ARM_VLD2LNdWB_fixed_Asm_16	= 244,
 	ARM_VLD2LNdWB_fixed_Asm_32	= 245,
 	ARM_VLD2LNdWB_fixed_Asm_8	= 246,
 	ARM_VLD2LNdWB_register_Asm_16	= 247,
 	ARM_VLD2LNdWB_register_Asm_32	= 248,
 	ARM_VLD2LNdWB_register_Asm_8	= 249,
 	ARM_VLD2LNqAsm_16	= 250,
 	ARM_VLD2LNqAsm_32	= 251,
 	ARM_VLD2LNqWB_fixed_Asm_16	= 252,
 	ARM_VLD2LNqWB_fixed_Asm_32	= 253,
 	ARM_VLD2LNqWB_register_Asm_16	= 254,
 	ARM_VLD2LNqWB_register_Asm_32	= 255,
 	ARM_VLD3DUPdAsm_16	= 256,
 	ARM_VLD3DUPdAsm_32	= 257,
 	ARM_VLD3DUPdAsm_8	= 258,
 	ARM_VLD3DUPdWB_fixed_Asm_16	= 259,
 	ARM_VLD3DUPdWB_fixed_Asm_32	= 260,
 	ARM_VLD3DUPdWB_fixed_Asm_8	= 261,
 	ARM_VLD3DUPdWB_register_Asm_16	= 262,
 	ARM_VLD3DUPdWB_register_Asm_32	= 263,
 	ARM_VLD3DUPdWB_register_Asm_8	= 264,
 	ARM_VLD3DUPqAsm_16	= 265,
 	ARM_VLD3DUPqAsm_32	= 266,
 	ARM_VLD3DUPqAsm_8	= 267,
 	ARM_VLD3DUPqWB_fixed_Asm_16	= 268,
 	ARM_VLD3DUPqWB_fixed_Asm_32	= 269,
 	ARM_VLD3DUPqWB_fixed_Asm_8	= 270,
 	ARM_VLD3DUPqWB_register_Asm_16	= 271,
 	ARM_VLD3DUPqWB_register_Asm_32	= 272,
 	ARM_VLD3DUPqWB_register_Asm_8	= 273,
 	ARM_VLD3LNdAsm_16	= 274,
 	ARM_VLD3LNdAsm_32	= 275,
 	ARM_VLD3LNdAsm_8	= 276,
 	ARM_VLD3LNdWB_fixed_Asm_16	= 277,
 	ARM_VLD3LNdWB_fixed_Asm_32	= 278,
 	ARM_VLD3LNdWB_fixed_Asm_8	= 279,
 	ARM_VLD3LNdWB_register_Asm_16	= 280,
 	ARM_VLD3LNdWB_register_Asm_32	= 281,
 	ARM_VLD3LNdWB_register_Asm_8	= 282,
 	ARM_VLD3LNqAsm_16	= 283,
 	ARM_VLD3LNqAsm_32	= 284,
 	ARM_VLD3LNqWB_fixed_Asm_16	= 285,
 	ARM_VLD3LNqWB_fixed_Asm_32	= 286,
 	ARM_VLD3LNqWB_register_Asm_16	= 287,
 	ARM_VLD3LNqWB_register_Asm_32	= 288,
 	ARM_VLD3dAsm_16	= 289,
 	ARM_VLD3dAsm_32	= 290,
 	ARM_VLD3dAsm_8	= 291,
 	ARM_VLD3dWB_fixed_Asm_16	= 292,
 	ARM_VLD3dWB_fixed_Asm_32	= 293,
 	ARM_VLD3dWB_fixed_Asm_8	= 294,
 	ARM_VLD3dWB_register_Asm_16	= 295,
 	ARM_VLD3dWB_register_Asm_32	= 296,
 	ARM_VLD3dWB_register_Asm_8	= 297,
 	ARM_VLD3qAsm_16	= 298,
 	ARM_VLD3qAsm_32	= 299,
 	ARM_VLD3qAsm_8	= 300,
 	ARM_VLD3qWB_fixed_Asm_16	= 301,
 	ARM_VLD3qWB_fixed_Asm_32	= 302,
 	ARM_VLD3qWB_fixed_Asm_8	= 303,
 	ARM_VLD3qWB_register_Asm_16	= 304,
 	ARM_VLD3qWB_register_Asm_32	= 305,
 	ARM_VLD3qWB_register_Asm_8	= 306,
 	ARM_VLD4DUPdAsm_16	= 307,
 	ARM_VLD4DUPdAsm_32	= 308,
 	ARM_VLD4DUPdAsm_8	= 309,
 	ARM_VLD4DUPdWB_fixed_Asm_16	= 310,
 	ARM_VLD4DUPdWB_fixed_Asm_32	= 311,
 	ARM_VLD4DUPdWB_fixed_Asm_8	= 312,
 	ARM_VLD4DUPdWB_register_Asm_16	= 313,
 	ARM_VLD4DUPdWB_register_Asm_32	= 314,
 	ARM_VLD4DUPdWB_register_Asm_8	= 315,
 	ARM_VLD4DUPqAsm_16	= 316,
 	ARM_VLD4DUPqAsm_32	= 317,
 	ARM_VLD4DUPqAsm_8	= 318,
 	ARM_VLD4DUPqWB_fixed_Asm_16	= 319,
 	ARM_VLD4DUPqWB_fixed_Asm_32	= 320,
 	ARM_VLD4DUPqWB_fixed_Asm_8	= 321,
 	ARM_VLD4DUPqWB_register_Asm_16	= 322,
 	ARM_VLD4DUPqWB_register_Asm_32	= 323,
 	ARM_VLD4DUPqWB_register_Asm_8	= 324,
 	ARM_VLD4LNdAsm_16	= 325,
 	ARM_VLD4LNdAsm_32	= 326,
 	ARM_VLD4LNdAsm_8	= 327,
 	ARM_VLD4LNdWB_fixed_Asm_16	= 328,
 	ARM_VLD4LNdWB_fixed_Asm_32	= 329,
 	ARM_VLD4LNdWB_fixed_Asm_8	= 330,
 	ARM_VLD4LNdWB_register_Asm_16	= 331,
 	ARM_VLD4LNdWB_register_Asm_32	= 332,
 	ARM_VLD4LNdWB_register_Asm_8	= 333,
 	ARM_VLD4LNqAsm_16	= 334,
 	ARM_VLD4LNqAsm_32	= 335,
 	ARM_VLD4LNqWB_fixed_Asm_16	= 336,
 	ARM_VLD4LNqWB_fixed_Asm_32	= 337,
 	ARM_VLD4LNqWB_register_Asm_16	= 338,
 	ARM_VLD4LNqWB_register_Asm_32	= 339,
 	ARM_VLD4dAsm_16	= 340,
 	ARM_VLD4dAsm_32	= 341,
 	ARM_VLD4dAsm_8	= 342,
 	ARM_VLD4dWB_fixed_Asm_16	= 343,
 	ARM_VLD4dWB_fixed_Asm_32	= 344,
 	ARM_VLD4dWB_fixed_Asm_8	= 345,
 	ARM_VLD4dWB_register_Asm_16	= 346,
 	ARM_VLD4dWB_register_Asm_32	= 347,
 	ARM_VLD4dWB_register_Asm_8	= 348,
 	ARM_VLD4qAsm_16	= 349,
 	ARM_VLD4qAsm_32	= 350,
 	ARM_VLD4qAsm_8	= 351,
 	ARM_VLD4qWB_fixed_Asm_16	= 352,
 	ARM_VLD4qWB_fixed_Asm_32	= 353,
 	ARM_VLD4qWB_fixed_Asm_8	= 354,
 	ARM_VLD4qWB_register_Asm_16	= 355,
 	ARM_VLD4qWB_register_Asm_32	= 356,
 	ARM_VLD4qWB_register_Asm_8	= 357,
 	ARM_VMOVD0	= 358,
 	ARM_VMOVDcc	= 359,
 	ARM_VMOVQ0	= 360,
 	ARM_VMOVScc	= 361,
 	ARM_VST1LNdAsm_16	= 362,
 	ARM_VST1LNdAsm_32	= 363,
 	ARM_VST1LNdAsm_8	= 364,
 	ARM_VST1LNdWB_fixed_Asm_16	= 365,
 	ARM_VST1LNdWB_fixed_Asm_32	= 366,
 	ARM_VST1LNdWB_fixed_Asm_8	= 367,
 	ARM_VST1LNdWB_register_Asm_16	= 368,
 	ARM_VST1LNdWB_register_Asm_32	= 369,
 	ARM_VST1LNdWB_register_Asm_8	= 370,
 	ARM_VST2LNdAsm_16	= 371,
 	ARM_VST2LNdAsm_32	= 372,
 	ARM_VST2LNdAsm_8	= 373,
 	ARM_VST2LNdWB_fixed_Asm_16	= 374,
 	ARM_VST2LNdWB_fixed_Asm_32	= 375,
 	ARM_VST2LNdWB_fixed_Asm_8	= 376,
 	ARM_VST2LNdWB_register_Asm_16	= 377,
 	ARM_VST2LNdWB_register_Asm_32	= 378,
 	ARM_VST2LNdWB_register_Asm_8	= 379,
 	ARM_VST2LNqAsm_16	= 380,
 	ARM_VST2LNqAsm_32	= 381,
 	ARM_VST2LNqWB_fixed_Asm_16	= 382,
 	ARM_VST2LNqWB_fixed_Asm_32	= 383,
 	ARM_VST2LNqWB_register_Asm_16	= 384,
 	ARM_VST2LNqWB_register_Asm_32	= 385,
 	ARM_VST3LNdAsm_16	= 386,
 	ARM_VST3LNdAsm_32	= 387,
 	ARM_VST3LNdAsm_8	= 388,
 	ARM_VST3LNdWB_fixed_Asm_16	= 389,
 	ARM_VST3LNdWB_fixed_Asm_32	= 390,
 	ARM_VST3LNdWB_fixed_Asm_8	= 391,
 	ARM_VST3LNdWB_register_Asm_16	= 392,
 	ARM_VST3LNdWB_register_Asm_32	= 393,
 	ARM_VST3LNdWB_register_Asm_8	= 394,
 	ARM_VST3LNqAsm_16	= 395,
 	ARM_VST3LNqAsm_32	= 396,
 	ARM_VST3LNqWB_fixed_Asm_16	= 397,
 	ARM_VST3LNqWB_fixed_Asm_32	= 398,
 	ARM_VST3LNqWB_register_Asm_16	= 399,
 	ARM_VST3LNqWB_register_Asm_32	= 400,
 	ARM_VST3dAsm_16	= 401,
 	ARM_VST3dAsm_32	= 402,
 	ARM_VST3dAsm_8	= 403,
 	ARM_VST3dWB_fixed_Asm_16	= 404,
 	ARM_VST3dWB_fixed_Asm_32	= 405,
 	ARM_VST3dWB_fixed_Asm_8	= 406,
 	ARM_VST3dWB_register_Asm_16	= 407,
 	ARM_VST3dWB_register_Asm_32	= 408,
 	ARM_VST3dWB_register_Asm_8	= 409,
 	ARM_VST3qAsm_16	= 410,
 	ARM_VST3qAsm_32	= 411,
 	ARM_VST3qAsm_8	= 412,
 	ARM_VST3qWB_fixed_Asm_16	= 413,
 	ARM_VST3qWB_fixed_Asm_32	= 414,
 	ARM_VST3qWB_fixed_Asm_8	= 415,
 	ARM_VST3qWB_register_Asm_16	= 416,
 	ARM_VST3qWB_register_Asm_32	= 417,
 	ARM_VST3qWB_register_Asm_8	= 418,
 	ARM_VST4LNdAsm_16	= 419,
 	ARM_VST4LNdAsm_32	= 420,
 	ARM_VST4LNdAsm_8	= 421,
 	ARM_VST4LNdWB_fixed_Asm_16	= 422,
 	ARM_VST4LNdWB_fixed_Asm_32	= 423,
 	ARM_VST4LNdWB_fixed_Asm_8	= 424,
 	ARM_VST4LNdWB_register_Asm_16	= 425,
 	ARM_VST4LNdWB_register_Asm_32	= 426,
 	ARM_VST4LNdWB_register_Asm_8	= 427,
 	ARM_VST4LNqAsm_16	= 428,
 	ARM_VST4LNqAsm_32	= 429,
 	ARM_VST4LNqWB_fixed_Asm_16	= 430,
 	ARM_VST4LNqWB_fixed_Asm_32	= 431,
 	ARM_VST4LNqWB_register_Asm_16	= 432,
 	ARM_VST4LNqWB_register_Asm_32	= 433,
 	ARM_VST4dAsm_16	= 434,
 	ARM_VST4dAsm_32	= 435,
 	ARM_VST4dAsm_8	= 436,
 	ARM_VST4dWB_fixed_Asm_16	= 437,
 	ARM_VST4dWB_fixed_Asm_32	= 438,
 	ARM_VST4dWB_fixed_Asm_8	= 439,
 	ARM_VST4dWB_register_Asm_16	= 440,
 	ARM_VST4dWB_register_Asm_32	= 441,
 	ARM_VST4dWB_register_Asm_8	= 442,
 	ARM_VST4qAsm_16	= 443,
 	ARM_VST4qAsm_32	= 444,
 	ARM_VST4qAsm_8	= 445,
 	ARM_VST4qWB_fixed_Asm_16	= 446,
 	ARM_VST4qWB_fixed_Asm_32	= 447,
 	ARM_VST4qWB_fixed_Asm_8	= 448,
 	ARM_VST4qWB_register_Asm_16	= 449,
 	ARM_VST4qWB_register_Asm_32	= 450,
 	ARM_VST4qWB_register_Asm_8	= 451,
 	ARM_t2ABS	= 454,
 	ARM_t2ADDSri	= 455,
 	ARM_t2ADDSrr	= 456,
 	ARM_t2ADDSrs	= 457,
 	ARM_t2BR_JT	= 458,
 	ARM_t2LDMIA_RET	= 459,
 	ARM_t2LDRBpcrel	= 460,
 	ARM_t2LDRConstPool	= 461,
 	ARM_t2LDRHpcrel	= 462,
 	ARM_t2LDRSBpcrel	= 463,
 	ARM_t2LDRSHpcrel	= 464,
 	ARM_t2LDRpci_pic	= 465,
 	ARM_t2LDRpcrel	= 466,
 	ARM_t2LEApcrel	= 467,
 	ARM_t2LEApcrelJT	= 468,
 	ARM_t2MOVCCasr	= 469,
 	ARM_t2MOVCCi	= 470,
 	ARM_t2MOVCCi16	= 471,
 	ARM_t2MOVCCi32imm	= 472,
 	ARM_t2MOVCClsl	= 473,
 	ARM_t2MOVCClsr	= 474,
 	ARM_t2MOVCCr	= 475,
 	ARM_t2MOVCCror	= 476,
 	ARM_t2MOVSsi	= 477,
 	ARM_t2MOVSsr	= 478,
 	ARM_t2MOVTi16_ga_pcrel	= 479,
 	ARM_t2MOV_ga_pcrel	= 480,
 	ARM_t2MOVi16_ga_pcrel	= 481,
 	ARM_t2MOVi32imm	= 482,
 	ARM_t2MOVsi	= 483,
 	ARM_t2MOVsr	= 484,
 	ARM_t2MVNCCi	= 485,
 	ARM_t2RSBSri	= 486,
 	ARM_t2RSBSrs	= 487,
 	ARM_t2STRB_preidx	= 488,
 	ARM_t2STRH_preidx	= 489,
 	ARM_t2STR_preidx	= 490,
 	ARM_t2SUBSri	= 491,
 	ARM_t2SUBSrr	= 492,
 	ARM_t2SUBSrs	= 493,
 	ARM_t2TBB_JT	= 494,
 	ARM_t2TBH_JT	= 495,
 	ARM_tADCS	= 496,
 	ARM_tADDSi3	= 497,
 	ARM_tADDSi8	= 498,
 	ARM_tADDSrr	= 499,
 	ARM_tADDframe	= 500,
 	ARM_tADJCALLSTACKDOWN	= 501,
 	ARM_tADJCALLSTACKUP	= 502,
 	ARM_tBRIND	= 503,
 	ARM_tBR_JTr	= 504,
 	ARM_tBX_CALL	= 505,
 	ARM_tBX_RET	= 506,
 	ARM_tBX_RET_vararg	= 507,
 	ARM_tBfar	= 508,
 	ARM_tLDMIA_UPD	= 509,
 	ARM_tLDRConstPool	= 510,
 	ARM_tLDRLIT_ga_abs	= 511,
 	ARM_tLDRLIT_ga_pcrel	= 512,
 	ARM_tLDR_postidx	= 513,
 	ARM_tLDRpci_pic	= 514,
 	ARM_tLEApcrel	= 515,
 	ARM_tLEApcrelJT	= 516,
 	ARM_tMOVCCr_pseudo	= 517,
 	ARM_tPOP_RET	= 518,
 	ARM_tSBCS	= 519,
 	ARM_tSUBSi3	= 520,
 	ARM_tSUBSi8	= 521,
 	ARM_tSUBSrr	= 522,
 	ARM_tTAILJMPd	= 523,
 	ARM_tTAILJMPdND	= 524,
 	ARM_tTAILJMPr	= 525,
 	ARM_tTBB_JT	= 526,
 	ARM_tTBH_JT	= 527,
 	ARM_tTPsoft	= 528,
 	ARM_ADCri	= 529,
 	ARM_ADCrr	= 530,
 	ARM_ADCrsi	= 531,
 	ARM_ADCrsr	= 532,
 	ARM_ADDri	= 533,
 	ARM_ADDrr	= 534,
 	ARM_ADDrsi	= 535,
 	ARM_ADDrsr	= 536,
 	ARM_ADR	= 537,
 	ARM_AESD	= 538,
 	ARM_AESE	= 539,
 	ARM_AESIMC	= 540,
 	ARM_AESMC	= 541,
 	ARM_ANDri	= 542,
 	ARM_ANDrr	= 543,
 	ARM_ANDrsi	= 544,
 	ARM_ANDrsr	= 545,
 	ARM_BFC	= 546,
 	ARM_BFI	= 547,
 	ARM_BICri	= 548,
 	ARM_BICrr	= 549,
 	ARM_BICrsi	= 550,
 	ARM_BICrsr	= 551,
 	ARM_BKPT	= 552,
 	ARM_BL	= 553,
 	ARM_BLX	= 554,
 	ARM_BLX_pred	= 555,
 	ARM_BLXi	= 556,
 	ARM_BL_pred	= 557,
 	ARM_BX	= 558,
 	ARM_BXJ	= 559,
 	ARM_BX_RET	= 560,
 	ARM_BX_pred	= 561,
 	ARM_Bcc	= 562,
 	ARM_CDP	= 563,
 	ARM_CDP2	= 564,
 	ARM_CLREX	= 565,
 	ARM_CLZ	= 566,
 	ARM_CMNri	= 567,
 	ARM_CMNzrr	= 568,
 	ARM_CMNzrsi	= 569,
 	ARM_CMNzrsr	= 570,
 	ARM_CMPri	= 571,
 	ARM_CMPrr	= 572,
 	ARM_CMPrsi	= 573,
 	ARM_CMPrsr	= 574,
 	ARM_CPS1p	= 575,
 	ARM_CPS2p	= 576,
 	ARM_CPS3p	= 577,
 	ARM_CRC32B	= 578,
 	ARM_CRC32CB	= 579,
 	ARM_CRC32CH	= 580,
 	ARM_CRC32CW	= 581,
 	ARM_CRC32H	= 582,
 	ARM_CRC32W	= 583,
 	ARM_DBG	= 584,
 	ARM_DMB	= 585,
 	ARM_DSB	= 586,
 	ARM_EORri	= 587,
 	ARM_EORrr	= 588,
 	ARM_EORrsi	= 589,
 	ARM_EORrsr	= 590,
 	ARM_ERET	= 591,
 	ARM_FCONSTD	= 592,
 	ARM_FCONSTH	= 593,
 	ARM_FCONSTS	= 594,
 	ARM_FLDMXDB_UPD	= 595,
 	ARM_FLDMXIA	= 596,
 	ARM_FLDMXIA_UPD	= 597,
 	ARM_FMSTAT	= 598,
 	ARM_FSTMXDB_UPD	= 599,
 	ARM_FSTMXIA	= 600,
 	ARM_FSTMXIA_UPD	= 601,
 	ARM_HINT	= 602,
 	ARM_HLT	= 603,
 	ARM_HVC	= 604,
 	ARM_ISB	= 605,
 	ARM_LDA	= 606,
 	ARM_LDAB	= 607,
 	ARM_LDAEX	= 608,
 	ARM_LDAEXB	= 609,
 	ARM_LDAEXD	= 610,
 	ARM_LDAEXH	= 611,
 	ARM_LDAH	= 612,
 	ARM_LDC2L_OFFSET	= 613,
 	ARM_LDC2L_OPTION	= 614,
 	ARM_LDC2L_POST	= 615,
 	ARM_LDC2L_PRE	= 616,
 	ARM_LDC2_OFFSET	= 617,
 	ARM_LDC2_OPTION	= 618,
 	ARM_LDC2_POST	= 619,
 	ARM_LDC2_PRE	= 620,
 	ARM_LDCL_OFFSET	= 621,
 	ARM_LDCL_OPTION	= 622,
 	ARM_LDCL_POST	= 623,
 	ARM_LDCL_PRE	= 624,
 	ARM_LDC_OFFSET	= 625,
 	ARM_LDC_OPTION	= 626,
 	ARM_LDC_POST	= 627,
 	ARM_LDC_PRE	= 628,
 	ARM_LDMDA	= 629,
 	ARM_LDMDA_UPD	= 630,
 	ARM_LDMDB	= 631,
 	ARM_LDMDB_UPD	= 632,
 	ARM_LDMIA	= 633,
 	ARM_LDMIA_UPD	= 634,
 	ARM_LDMIB	= 635,
 	ARM_LDMIB_UPD	= 636,
 	ARM_LDRBT_POST_IMM	= 637,
 	ARM_LDRBT_POST_REG	= 638,
 	ARM_LDRB_POST_IMM	= 639,
 	ARM_LDRB_POST_REG	= 640,
 	ARM_LDRB_PRE_IMM	= 641,
 	ARM_LDRB_PRE_REG	= 642,
 	ARM_LDRBi12	= 643,
 	ARM_LDRBrs	= 644,
 	ARM_LDRD	= 645,
 	ARM_LDRD_POST	= 646,
 	ARM_LDRD_PRE	= 647,
 	ARM_LDREX	= 648,
 	ARM_LDREXB	= 649,
 	ARM_LDREXD	= 650,
 	ARM_LDREXH	= 651,
 	ARM_LDRH	= 652,
 	ARM_LDRHTi	= 653,
 	ARM_LDRHTr	= 654,
 	ARM_LDRH_POST	= 655,
 	ARM_LDRH_PRE	= 656,
 	ARM_LDRSB	= 657,
 	ARM_LDRSBTi	= 658,
 	ARM_LDRSBTr	= 659,
 	ARM_LDRSB_POST	= 660,
 	ARM_LDRSB_PRE	= 661,
 	ARM_LDRSH	= 662,
 	ARM_LDRSHTi	= 663,
 	ARM_LDRSHTr	= 664,
 	ARM_LDRSH_POST	= 665,
 	ARM_LDRSH_PRE	= 666,
 	ARM_LDRT_POST_IMM	= 667,
 	ARM_LDRT_POST_REG	= 668,
 	ARM_LDR_POST_IMM	= 669,
 	ARM_LDR_POST_REG	= 670,
 	ARM_LDR_PRE_IMM	= 671,
 	ARM_LDR_PRE_REG	= 672,
 	ARM_LDRcp	= 673,
 	ARM_LDRi12	= 674,
 	ARM_LDRrs	= 675,
 	ARM_MCR	= 676,
 	ARM_MCR2	= 677,
 	ARM_MCRR	= 678,
 	ARM_MCRR2	= 679,
 	ARM_MLA	= 680,
 	ARM_MLS	= 681,
 	ARM_MOVPCLR	= 682,
 	ARM_MOVTi16	= 683,
 	ARM_MOVi	= 684,
 	ARM_MOVi16	= 685,
 	ARM_MOVr	= 686,
 	ARM_MOVr_TC	= 687,
 	ARM_MOVsi	= 688,
 	ARM_MOVsr	= 689,
 	ARM_MRC	= 690,
 	ARM_MRC2	= 691,
 	ARM_MRRC	= 692,
 	ARM_MRRC2	= 693,
 	ARM_MRS	= 694,
 	ARM_MRSbanked	= 695,
 	ARM_MRSsys	= 696,
 	ARM_MSR	= 697,
 	ARM_MSRbanked	= 698,
 	ARM_MSRi	= 699,
 	ARM_MUL	= 700,
 	ARM_MVNi	= 701,
 	ARM_MVNr	= 702,
 	ARM_MVNsi	= 703,
 	ARM_MVNsr	= 704,
 	ARM_ORRri	= 705,
 	ARM_ORRrr	= 706,
 	ARM_ORRrsi	= 707,
 	ARM_ORRrsr	= 708,
 	ARM_PKHBT	= 709,
 	ARM_PKHTB	= 710,
 	ARM_PLDWi12	= 711,
 	ARM_PLDWrs	= 712,
 	ARM_PLDi12	= 713,
 	ARM_PLDrs	= 714,
 	ARM_PLIi12	= 715,
 	ARM_PLIrs	= 716,
 	ARM_QADD	= 717,
 	ARM_QADD16	= 718,
 	ARM_QADD8	= 719,
 	ARM_QASX	= 720,
 	ARM_QDADD	= 721,
 	ARM_QDSUB	= 722,
 	ARM_QSAX	= 723,
 	ARM_QSUB	= 724,
 	ARM_QSUB16	= 725,
 	ARM_QSUB8	= 726,
 	ARM_RBIT	= 727,
 	ARM_REV	= 728,
 	ARM_REV16	= 729,
 	ARM_REVSH	= 730,
 	ARM_RFEDA	= 731,
 	ARM_RFEDA_UPD	= 732,
 	ARM_RFEDB	= 733,
 	ARM_RFEDB_UPD	= 734,
 	ARM_RFEIA	= 735,
 	ARM_RFEIA_UPD	= 736,
 	ARM_RFEIB	= 737,
 	ARM_RFEIB_UPD	= 738,
 	ARM_RSBri	= 739,
 	ARM_RSBrr	= 740,
 	ARM_RSBrsi	= 741,
 	ARM_RSBrsr	= 742,
 	ARM_RSCri	= 743,
 	ARM_RSCrr	= 744,
 	ARM_RSCrsi	= 745,
 	ARM_RSCrsr	= 746,
 	ARM_SADD16	= 747,
 	ARM_SADD8	= 748,
 	ARM_SASX	= 749,
 	ARM_SBCri	= 750,
 	ARM_SBCrr	= 751,
 	ARM_SBCrsi	= 752,
 	ARM_SBCrsr	= 753,
 	ARM_SBFX	= 754,
 	ARM_SDIV	= 755,
 	ARM_SEL	= 756,
 	ARM_SETEND	= 757,
 	ARM_SETPAN	= 758,
 	ARM_SHA1C	= 759,
 	ARM_SHA1H	= 760,
 	ARM_SHA1M	= 761,
 	ARM_SHA1P	= 762,
 	ARM_SHA1SU0	= 763,
 	ARM_SHA1SU1	= 764,
 	ARM_SHA256H	= 765,
 	ARM_SHA256H2	= 766,
 	ARM_SHA256SU0	= 767,
 	ARM_SHA256SU1	= 768,
 	ARM_SHADD16	= 769,
 	ARM_SHADD8	= 770,
 	ARM_SHASX	= 771,
 	ARM_SHSAX	= 772,
 	ARM_SHSUB16	= 773,
 	ARM_SHSUB8	= 774,
 	ARM_SMC	= 775,
 	ARM_SMLABB	= 776,
 	ARM_SMLABT	= 777,
 	ARM_SMLAD	= 778,
 	ARM_SMLADX	= 779,
 	ARM_SMLAL	= 780,
 	ARM_SMLALBB	= 781,
 	ARM_SMLALBT	= 782,
 	ARM_SMLALD	= 783,
 	ARM_SMLALDX	= 784,
 	ARM_SMLALTB	= 785,
 	ARM_SMLALTT	= 786,
 	ARM_SMLATB	= 787,
 	ARM_SMLATT	= 788,
 	ARM_SMLAWB	= 789,
 	ARM_SMLAWT	= 790,
 	ARM_SMLSD	= 791,
 	ARM_SMLSDX	= 792,
 	ARM_SMLSLD	= 793,
 	ARM_SMLSLDX	= 794,
 	ARM_SMMLA	= 795,
 	ARM_SMMLAR	= 796,
 	ARM_SMMLS	= 797,
 	ARM_SMMLSR	= 798,
 	ARM_SMMUL	= 799,
 	ARM_SMMULR	= 800,
 	ARM_SMUAD	= 801,
 	ARM_SMUADX	= 802,
 	ARM_SMULBB	= 803,
 	ARM_SMULBT	= 804,
 	ARM_SMULL	= 805,
 	ARM_SMULTB	= 806,
 	ARM_SMULTT	= 807,
 	ARM_SMULWB	= 808,
 	ARM_SMULWT	= 809,
 	ARM_SMUSD	= 810,
 	ARM_SMUSDX	= 811,
 	ARM_SRSDA	= 812,
 	ARM_SRSDA_UPD	= 813,
 	ARM_SRSDB	= 814,
 	ARM_SRSDB_UPD	= 815,
 	ARM_SRSIA	= 816,
 	ARM_SRSIA_UPD	= 817,
 	ARM_SRSIB	= 818,
 	ARM_SRSIB_UPD	= 819,
 	ARM_SSAT	= 820,
 	ARM_SSAT16	= 821,
 	ARM_SSAX	= 822,
 	ARM_SSUB16	= 823,
 	ARM_SSUB8	= 824,
 	ARM_STC2L_OFFSET	= 825,
 	ARM_STC2L_OPTION	= 826,
 	ARM_STC2L_POST	= 827,
 	ARM_STC2L_PRE	= 828,
 	ARM_STC2_OFFSET	= 829,
 	ARM_STC2_OPTION	= 830,
 	ARM_STC2_POST	= 831,
 	ARM_STC2_PRE	= 832,
 	ARM_STCL_OFFSET	= 833,
 	ARM_STCL_OPTION	= 834,
 	ARM_STCL_POST	= 835,
 	ARM_STCL_PRE	= 836,
 	ARM_STC_OFFSET	= 837,
 	ARM_STC_OPTION	= 838,
 	ARM_STC_POST	= 839,
 	ARM_STC_PRE	= 840,
 	ARM_STL	= 841,
 	ARM_STLB	= 842,
 	ARM_STLEX	= 843,
 	ARM_STLEXB	= 844,
 	ARM_STLEXD	= 845,
 	ARM_STLEXH	= 846,
 	ARM_STLH	= 847,
 	ARM_STMDA	= 848,
 	ARM_STMDA_UPD	= 849,
 	ARM_STMDB	= 850,
 	ARM_STMDB_UPD	= 851,
 	ARM_STMIA	= 852,
 	ARM_STMIA_UPD	= 853,
 	ARM_STMIB	= 854,
 	ARM_STMIB_UPD	= 855,
 	ARM_STRBT_POST_IMM	= 856,
 	ARM_STRBT_POST_REG	= 857,
 	ARM_STRB_POST_IMM	= 858,
 	ARM_STRB_POST_REG	= 859,
 	ARM_STRB_PRE_IMM	= 860,
 	ARM_STRB_PRE_REG	= 861,
 	ARM_STRBi12	= 862,
 	ARM_STRBrs	= 863,
 	ARM_STRD	= 864,
 	ARM_STRD_POST	= 865,
 	ARM_STRD_PRE	= 866,
 	ARM_STREX	= 867,
 	ARM_STREXB	= 868,
 	ARM_STREXD	= 869,
 	ARM_STREXH	= 870,
 	ARM_STRH	= 871,
 	ARM_STRHTi	= 872,
 	ARM_STRHTr	= 873,
 	ARM_STRH_POST	= 874,
 	ARM_STRH_PRE	= 875,
 	ARM_STRT_POST_IMM	= 876,
 	ARM_STRT_POST_REG	= 877,
 	ARM_STR_POST_IMM	= 878,
 	ARM_STR_POST_REG	= 879,
 	ARM_STR_PRE_IMM	= 880,
 	ARM_STR_PRE_REG	= 881,
 	ARM_STRi12	= 882,
 	ARM_STRrs	= 883,
 	ARM_SUBri	= 884,
 	ARM_SUBrr	= 885,
 	ARM_SUBrsi	= 886,
 	ARM_SUBrsr	= 887,
 	ARM_SVC	= 888,
 	ARM_SWP	= 889,
 	ARM_SWPB	= 890,
 	ARM_SXTAB	= 891,
 	ARM_SXTAB16	= 892,
 	ARM_SXTAH	= 893,
 	ARM_SXTB	= 894,
 	ARM_SXTB16	= 895,
 	ARM_SXTH	= 896,
 	ARM_TEQri	= 897,
 	ARM_TEQrr	= 898,
 	ARM_TEQrsi	= 899,
 	ARM_TEQrsr	= 900,
 	ARM_TRAP	= 901,
 	ARM_TRAPNaCl	= 902,
 	ARM_TSB	= 903,
 	ARM_TSTri	= 904,
 	ARM_TSTrr	= 905,
 	ARM_TSTrsi	= 906,
 	ARM_TSTrsr	= 907,
 	ARM_UADD16	= 908,
 	ARM_UADD8	= 909,
 	ARM_UASX	= 910,
 	ARM_UBFX	= 911,
 	ARM_UDF	= 912,
 	ARM_UDIV	= 913,
 	ARM_UHADD16	= 914,
 	ARM_UHADD8	= 915,
 	ARM_UHASX	= 916,
 	ARM_UHSAX	= 917,
 	ARM_UHSUB16	= 918,
 	ARM_UHSUB8	= 919,
 	ARM_UMAAL	= 920,
 	ARM_UMLAL	= 921,
 	ARM_UMULL	= 922,
 	ARM_UQADD16	= 923,
 	ARM_UQADD8	= 924,
 	ARM_UQASX	= 925,
 	ARM_UQSAX	= 926,
 	ARM_UQSUB16	= 927,
 	ARM_UQSUB8	= 928,
 	ARM_USAD8	= 929,
 	ARM_USADA8	= 930,
 	ARM_USAT	= 931,
 	ARM_USAT16	= 932,
 	ARM_USAX	= 933,
 	ARM_USUB16	= 934,
 	ARM_USUB8	= 935,
 	ARM_UXTAB	= 936,
 	ARM_UXTAB16	= 937,
 	ARM_UXTAH	= 938,
 	ARM_UXTB	= 939,
 	ARM_UXTB16	= 940,
 	ARM_UXTH	= 941,
 	ARM_VABALsv2i64	= 942,
 	ARM_VABALsv4i32	= 943,
 	ARM_VABALsv8i16	= 944,
 	ARM_VABALuv2i64	= 945,
 	ARM_VABALuv4i32	= 946,
 	ARM_VABALuv8i16	= 947,
 	ARM_VABAsv16i8	= 948,
 	ARM_VABAsv2i32	= 949,
 	ARM_VABAsv4i16	= 950,
 	ARM_VABAsv4i32	= 951,
 	ARM_VABAsv8i16	= 952,
 	ARM_VABAsv8i8	= 953,
 	ARM_VABAuv16i8	= 954,
 	ARM_VABAuv2i32	= 955,
 	ARM_VABAuv4i16	= 956,
 	ARM_VABAuv4i32	= 957,
 	ARM_VABAuv8i16	= 958,
 	ARM_VABAuv8i8	= 959,
 	ARM_VABDLsv2i64	= 960,
 	ARM_VABDLsv4i32	= 961,
 	ARM_VABDLsv8i16	= 962,
 	ARM_VABDLuv2i64	= 963,
 	ARM_VABDLuv4i32	= 964,
 	ARM_VABDLuv8i16	= 965,
 	ARM_VABDfd	= 966,
 	ARM_VABDfq	= 967,
 	ARM_VABDhd	= 968,
 	ARM_VABDhq	= 969,
 	ARM_VABDsv16i8	= 970,
 	ARM_VABDsv2i32	= 971,
 	ARM_VABDsv4i16	= 972,
 	ARM_VABDsv4i32	= 973,
 	ARM_VABDsv8i16	= 974,
 	ARM_VABDsv8i8	= 975,
 	ARM_VABDuv16i8	= 976,
 	ARM_VABDuv2i32	= 977,
 	ARM_VABDuv4i16	= 978,
 	ARM_VABDuv4i32	= 979,
 	ARM_VABDuv8i16	= 980,
 	ARM_VABDuv8i8	= 981,
 	ARM_VABSD	= 982,
 	ARM_VABSH	= 983,
 	ARM_VABSS	= 984,
 	ARM_VABSfd	= 985,
 	ARM_VABSfq	= 986,
 	ARM_VABShd	= 987,
 	ARM_VABShq	= 988,
 	ARM_VABSv16i8	= 989,
 	ARM_VABSv2i32	= 990,
 	ARM_VABSv4i16	= 991,
 	ARM_VABSv4i32	= 992,
 	ARM_VABSv8i16	= 993,
 	ARM_VABSv8i8	= 994,
 	ARM_VACGEfd	= 995,
 	ARM_VACGEfq	= 996,
 	ARM_VACGEhd	= 997,
 	ARM_VACGEhq	= 998,
 	ARM_VACGTfd	= 999,
 	ARM_VACGTfq	= 1000,
 	ARM_VACGThd	= 1001,
 	ARM_VACGThq	= 1002,
 	ARM_VADDD	= 1003,
 	ARM_VADDH	= 1004,
 	ARM_VADDHNv2i32	= 1005,
 	ARM_VADDHNv4i16	= 1006,
 	ARM_VADDHNv8i8	= 1007,
 	ARM_VADDLsv2i64	= 1008,
 	ARM_VADDLsv4i32	= 1009,
 	ARM_VADDLsv8i16	= 1010,
 	ARM_VADDLuv2i64	= 1011,
 	ARM_VADDLuv4i32	= 1012,
 	ARM_VADDLuv8i16	= 1013,
 	ARM_VADDS	= 1014,
 	ARM_VADDWsv2i64	= 1015,
 	ARM_VADDWsv4i32	= 1016,
 	ARM_VADDWsv8i16	= 1017,
 	ARM_VADDWuv2i64	= 1018,
 	ARM_VADDWuv4i32	= 1019,
 	ARM_VADDWuv8i16	= 1020,
 	ARM_VADDfd	= 1021,
 	ARM_VADDfq	= 1022,
 	ARM_VADDhd	= 1023,
 	ARM_VADDhq	= 1024,
 	ARM_VADDv16i8	= 1025,
 	ARM_VADDv1i64	= 1026,
 	ARM_VADDv2i32	= 1027,
 	ARM_VADDv2i64	= 1028,
 	ARM_VADDv4i16	= 1029,
 	ARM_VADDv4i32	= 1030,
 	ARM_VADDv8i16	= 1031,
 	ARM_VADDv8i8	= 1032,
 	ARM_VANDd	= 1033,
 	ARM_VANDq	= 1034,
 	ARM_VBICd	= 1035,
 	ARM_VBICiv2i32	= 1036,
 	ARM_VBICiv4i16	= 1037,
 	ARM_VBICiv4i32	= 1038,
 	ARM_VBICiv8i16	= 1039,
 	ARM_VBICq	= 1040,
 	ARM_VBIFd	= 1041,
 	ARM_VBIFq	= 1042,
 	ARM_VBITd	= 1043,
 	ARM_VBITq	= 1044,
 	ARM_VBSLd	= 1045,
 	ARM_VBSLq	= 1046,
 	ARM_VCADDv2f32	= 1047,
 	ARM_VCADDv4f16	= 1048,
 	ARM_VCADDv4f32	= 1049,
 	ARM_VCADDv8f16	= 1050,
 	ARM_VCEQfd	= 1051,
 	ARM_VCEQfq	= 1052,
 	ARM_VCEQhd	= 1053,
 	ARM_VCEQhq	= 1054,
 	ARM_VCEQv16i8	= 1055,
 	ARM_VCEQv2i32	= 1056,
 	ARM_VCEQv4i16	= 1057,
 	ARM_VCEQv4i32	= 1058,
 	ARM_VCEQv8i16	= 1059,
 	ARM_VCEQv8i8	= 1060,
 	ARM_VCEQzv16i8	= 1061,
 	ARM_VCEQzv2f32	= 1062,
 	ARM_VCEQzv2i32	= 1063,
 	ARM_VCEQzv4f16	= 1064,
 	ARM_VCEQzv4f32	= 1065,
 	ARM_VCEQzv4i16	= 1066,
 	ARM_VCEQzv4i32	= 1067,
 	ARM_VCEQzv8f16	= 1068,
 	ARM_VCEQzv8i16	= 1069,
 	ARM_VCEQzv8i8	= 1070,
 	ARM_VCGEfd	= 1071,
 	ARM_VCGEfq	= 1072,
 	ARM_VCGEhd	= 1073,
 	ARM_VCGEhq	= 1074,
 	ARM_VCGEsv16i8	= 1075,
 	ARM_VCGEsv2i32	= 1076,
 	ARM_VCGEsv4i16	= 1077,
 	ARM_VCGEsv4i32	= 1078,
 	ARM_VCGEsv8i16	= 1079,
 	ARM_VCGEsv8i8	= 1080,
 	ARM_VCGEuv16i8	= 1081,
 	ARM_VCGEuv2i32	= 1082,
 	ARM_VCGEuv4i16	= 1083,
 	ARM_VCGEuv4i32	= 1084,
 	ARM_VCGEuv8i16	= 1085,
 	ARM_VCGEuv8i8	= 1086,
 	ARM_VCGEzv16i8	= 1087,
 	ARM_VCGEzv2f32	= 1088,
 	ARM_VCGEzv2i32	= 1089,
 	ARM_VCGEzv4f16	= 1090,
 	ARM_VCGEzv4f32	= 1091,
 	ARM_VCGEzv4i16	= 1092,
 	ARM_VCGEzv4i32	= 1093,
 	ARM_VCGEzv8f16	= 1094,
 	ARM_VCGEzv8i16	= 1095,
 	ARM_VCGEzv8i8	= 1096,
 	ARM_VCGTfd	= 1097,
 	ARM_VCGTfq	= 1098,
 	ARM_VCGThd	= 1099,
 	ARM_VCGThq	= 1100,
 	ARM_VCGTsv16i8	= 1101,
 	ARM_VCGTsv2i32	= 1102,
 	ARM_VCGTsv4i16	= 1103,
 	ARM_VCGTsv4i32	= 1104,
 	ARM_VCGTsv8i16	= 1105,
 	ARM_VCGTsv8i8	= 1106,
 	ARM_VCGTuv16i8	= 1107,
 	ARM_VCGTuv2i32	= 1108,
 	ARM_VCGTuv4i16	= 1109,
 	ARM_VCGTuv4i32	= 1110,
 	ARM_VCGTuv8i16	= 1111,
 	ARM_VCGTuv8i8	= 1112,
 	ARM_VCGTzv16i8	= 1113,
 	ARM_VCGTzv2f32	= 1114,
 	ARM_VCGTzv2i32	= 1115,
 	ARM_VCGTzv4f16	= 1116,
 	ARM_VCGTzv4f32	= 1117,
 	ARM_VCGTzv4i16	= 1118,
 	ARM_VCGTzv4i32	= 1119,
 	ARM_VCGTzv8f16	= 1120,
 	ARM_VCGTzv8i16	= 1121,
 	ARM_VCGTzv8i8	= 1122,
 	ARM_VCLEzv16i8	= 1123,
 	ARM_VCLEzv2f32	= 1124,
 	ARM_VCLEzv2i32	= 1125,
 	ARM_VCLEzv4f16	= 1126,
 	ARM_VCLEzv4f32	= 1127,
 	ARM_VCLEzv4i16	= 1128,
 	ARM_VCLEzv4i32	= 1129,
 	ARM_VCLEzv8f16	= 1130,
 	ARM_VCLEzv8i16	= 1131,
 	ARM_VCLEzv8i8	= 1132,
 	ARM_VCLSv16i8	= 1133,
 	ARM_VCLSv2i32	= 1134,
 	ARM_VCLSv4i16	= 1135,
 	ARM_VCLSv4i32	= 1136,
 	ARM_VCLSv8i16	= 1137,
 	ARM_VCLSv8i8	= 1138,
 	ARM_VCLTzv16i8	= 1139,
 	ARM_VCLTzv2f32	= 1140,
 	ARM_VCLTzv2i32	= 1141,
 	ARM_VCLTzv4f16	= 1142,
 	ARM_VCLTzv4f32	= 1143,
 	ARM_VCLTzv4i16	= 1144,
 	ARM_VCLTzv4i32	= 1145,
 	ARM_VCLTzv8f16	= 1146,
 	ARM_VCLTzv8i16	= 1147,
 	ARM_VCLTzv8i8	= 1148,
 	ARM_VCLZv16i8	= 1149,
 	ARM_VCLZv2i32	= 1150,
 	ARM_VCLZv4i16	= 1151,
 	ARM_VCLZv4i32	= 1152,
 	ARM_VCLZv8i16	= 1153,
 	ARM_VCLZv8i8	= 1154,
 	ARM_VCMLAv2f32	= 1155,
 	ARM_VCMLAv2f32_indexed	= 1156,
 	ARM_VCMLAv4f16	= 1157,
 	ARM_VCMLAv4f16_indexed	= 1158,
 	ARM_VCMLAv4f32	= 1159,
 	ARM_VCMLAv4f32_indexed	= 1160,
 	ARM_VCMLAv8f16	= 1161,
 	ARM_VCMLAv8f16_indexed	= 1162,
 	ARM_VCMPD	= 1163,
 	ARM_VCMPED	= 1164,
 	ARM_VCMPEH	= 1165,
 	ARM_VCMPES	= 1166,
 	ARM_VCMPEZD	= 1167,
 	ARM_VCMPEZH	= 1168,
 	ARM_VCMPEZS	= 1169,
 	ARM_VCMPH	= 1170,
 	ARM_VCMPS	= 1171,
 	ARM_VCMPZD	= 1172,
 	ARM_VCMPZH	= 1173,
 	ARM_VCMPZS	= 1174,
 	ARM_VCNTd	= 1175,
 	ARM_VCNTq	= 1176,
 	ARM_VCVTANSDf	= 1177,
 	ARM_VCVTANSDh	= 1178,
 	ARM_VCVTANSQf	= 1179,
 	ARM_VCVTANSQh	= 1180,
 	ARM_VCVTANUDf	= 1181,
 	ARM_VCVTANUDh	= 1182,
 	ARM_VCVTANUQf	= 1183,
 	ARM_VCVTANUQh	= 1184,
 	ARM_VCVTASD	= 1185,
 	ARM_VCVTASH	= 1186,
 	ARM_VCVTASS	= 1187,
 	ARM_VCVTAUD	= 1188,
 	ARM_VCVTAUH	= 1189,
 	ARM_VCVTAUS	= 1190,
 	ARM_VCVTBDH	= 1191,
 	ARM_VCVTBHD	= 1192,
 	ARM_VCVTBHS	= 1193,
 	ARM_VCVTBSH	= 1194,
 	ARM_VCVTDS	= 1195,
 	ARM_VCVTMNSDf	= 1196,
 	ARM_VCVTMNSDh	= 1197,
 	ARM_VCVTMNSQf	= 1198,
 	ARM_VCVTMNSQh	= 1199,
 	ARM_VCVTMNUDf	= 1200,
 	ARM_VCVTMNUDh	= 1201,
 	ARM_VCVTMNUQf	= 1202,
 	ARM_VCVTMNUQh	= 1203,
 	ARM_VCVTMSD	= 1204,
 	ARM_VCVTMSH	= 1205,
 	ARM_VCVTMSS	= 1206,
 	ARM_VCVTMUD	= 1207,
 	ARM_VCVTMUH	= 1208,
 	ARM_VCVTMUS	= 1209,
 	ARM_VCVTNNSDf	= 1210,
 	ARM_VCVTNNSDh	= 1211,
 	ARM_VCVTNNSQf	= 1212,
 	ARM_VCVTNNSQh	= 1213,
 	ARM_VCVTNNUDf	= 1214,
 	ARM_VCVTNNUDh	= 1215,
 	ARM_VCVTNNUQf	= 1216,
 	ARM_VCVTNNUQh	= 1217,
 	ARM_VCVTNSD	= 1218,
 	ARM_VCVTNSH	= 1219,
 	ARM_VCVTNSS	= 1220,
 	ARM_VCVTNUD	= 1221,
 	ARM_VCVTNUH	= 1222,
 	ARM_VCVTNUS	= 1223,
 	ARM_VCVTPNSDf	= 1224,
 	ARM_VCVTPNSDh	= 1225,
 	ARM_VCVTPNSQf	= 1226,
 	ARM_VCVTPNSQh	= 1227,
 	ARM_VCVTPNUDf	= 1228,
 	ARM_VCVTPNUDh	= 1229,
 	ARM_VCVTPNUQf	= 1230,
 	ARM_VCVTPNUQh	= 1231,
 	ARM_VCVTPSD	= 1232,
 	ARM_VCVTPSH	= 1233,
 	ARM_VCVTPSS	= 1234,
 	ARM_VCVTPUD	= 1235,
 	ARM_VCVTPUH	= 1236,
 	ARM_VCVTPUS	= 1237,
 	ARM_VCVTSD	= 1238,
 	ARM_VCVTTDH	= 1239,
 	ARM_VCVTTHD	= 1240,
 	ARM_VCVTTHS	= 1241,
 	ARM_VCVTTSH	= 1242,
 	ARM_VCVTf2h	= 1243,
 	ARM_VCVTf2sd	= 1244,
 	ARM_VCVTf2sq	= 1245,
 	ARM_VCVTf2ud	= 1246,
 	ARM_VCVTf2uq	= 1247,
 	ARM_VCVTf2xsd	= 1248,
 	ARM_VCVTf2xsq	= 1249,
 	ARM_VCVTf2xud	= 1250,
 	ARM_VCVTf2xuq	= 1251,
 	ARM_VCVTh2f	= 1252,
 	ARM_VCVTh2sd	= 1253,
 	ARM_VCVTh2sq	= 1254,
 	ARM_VCVTh2ud	= 1255,
 	ARM_VCVTh2uq	= 1256,
 	ARM_VCVTh2xsd	= 1257,
 	ARM_VCVTh2xsq	= 1258,
 	ARM_VCVTh2xud	= 1259,
 	ARM_VCVTh2xuq	= 1260,
 	ARM_VCVTs2fd	= 1261,
 	ARM_VCVTs2fq	= 1262,
 	ARM_VCVTs2hd	= 1263,
 	ARM_VCVTs2hq	= 1264,
 	ARM_VCVTu2fd	= 1265,
 	ARM_VCVTu2fq	= 1266,
 	ARM_VCVTu2hd	= 1267,
 	ARM_VCVTu2hq	= 1268,
 	ARM_VCVTxs2fd	= 1269,
 	ARM_VCVTxs2fq	= 1270,
 	ARM_VCVTxs2hd	= 1271,
 	ARM_VCVTxs2hq	= 1272,
 	ARM_VCVTxu2fd	= 1273,
 	ARM_VCVTxu2fq	= 1274,
 	ARM_VCVTxu2hd	= 1275,
 	ARM_VCVTxu2hq	= 1276,
 	ARM_VDIVD	= 1277,
 	ARM_VDIVH	= 1278,
 	ARM_VDIVS	= 1279,
 	ARM_VDUP16d	= 1280,
 	ARM_VDUP16q	= 1281,
 	ARM_VDUP32d	= 1282,
 	ARM_VDUP32q	= 1283,
 	ARM_VDUP8d	= 1284,
 	ARM_VDUP8q	= 1285,
 	ARM_VDUPLN16d	= 1286,
 	ARM_VDUPLN16q	= 1287,
 	ARM_VDUPLN32d	= 1288,
 	ARM_VDUPLN32q	= 1289,
 	ARM_VDUPLN8d	= 1290,
 	ARM_VDUPLN8q	= 1291,
 	ARM_VEORd	= 1292,
 	ARM_VEORq	= 1293,
 	ARM_VEXTd16	= 1294,
 	ARM_VEXTd32	= 1295,
 	ARM_VEXTd8	= 1296,
 	ARM_VEXTq16	= 1297,
 	ARM_VEXTq32	= 1298,
 	ARM_VEXTq64	= 1299,
 	ARM_VEXTq8	= 1300,
 	ARM_VFMAD	= 1301,
 	ARM_VFMAH	= 1302,
 	ARM_VFMAS	= 1303,
 	ARM_VFMAfd	= 1304,
 	ARM_VFMAfq	= 1305,
 	ARM_VFMAhd	= 1306,
 	ARM_VFMAhq	= 1307,
 	ARM_VFMSD	= 1308,
 	ARM_VFMSH	= 1309,
 	ARM_VFMSS	= 1310,
 	ARM_VFMSfd	= 1311,
 	ARM_VFMSfq	= 1312,
 	ARM_VFMShd	= 1313,
 	ARM_VFMShq	= 1314,
 	ARM_VFNMAD	= 1315,
 	ARM_VFNMAH	= 1316,
 	ARM_VFNMAS	= 1317,
 	ARM_VFNMSD	= 1318,
 	ARM_VFNMSH	= 1319,
 	ARM_VFNMSS	= 1320,
 	ARM_VGETLNi32	= 1321,
 	ARM_VGETLNs16	= 1322,
 	ARM_VGETLNs8	= 1323,
 	ARM_VGETLNu16	= 1324,
 	ARM_VGETLNu8	= 1325,
 	ARM_VHADDsv16i8	= 1326,
 	ARM_VHADDsv2i32	= 1327,
 	ARM_VHADDsv4i16	= 1328,
 	ARM_VHADDsv4i32	= 1329,
 	ARM_VHADDsv8i16	= 1330,
 	ARM_VHADDsv8i8	= 1331,
 	ARM_VHADDuv16i8	= 1332,
 	ARM_VHADDuv2i32	= 1333,
 	ARM_VHADDuv4i16	= 1334,
 	ARM_VHADDuv4i32	= 1335,
 	ARM_VHADDuv8i16	= 1336,
 	ARM_VHADDuv8i8	= 1337,
 	ARM_VHSUBsv16i8	= 1338,
 	ARM_VHSUBsv2i32	= 1339,
 	ARM_VHSUBsv4i16	= 1340,
 	ARM_VHSUBsv4i32	= 1341,
 	ARM_VHSUBsv8i16	= 1342,
 	ARM_VHSUBsv8i8	= 1343,
 	ARM_VHSUBuv16i8	= 1344,
 	ARM_VHSUBuv2i32	= 1345,
 	ARM_VHSUBuv4i16	= 1346,
 	ARM_VHSUBuv4i32	= 1347,
 	ARM_VHSUBuv8i16	= 1348,
 	ARM_VHSUBuv8i8	= 1349,
 	ARM_VINSH	= 1350,
 	ARM_VJCVT	= 1351,
 	ARM_VLD1DUPd16	= 1352,
 	ARM_VLD1DUPd16wb_fixed	= 1353,
 	ARM_VLD1DUPd16wb_register	= 1354,
 	ARM_VLD1DUPd32	= 1355,
 	ARM_VLD1DUPd32wb_fixed	= 1356,
 	ARM_VLD1DUPd32wb_register	= 1357,
 	ARM_VLD1DUPd8	= 1358,
 	ARM_VLD1DUPd8wb_fixed	= 1359,
 	ARM_VLD1DUPd8wb_register	= 1360,
 	ARM_VLD1DUPq16	= 1361,
 	ARM_VLD1DUPq16wb_fixed	= 1362,
 	ARM_VLD1DUPq16wb_register	= 1363,
 	ARM_VLD1DUPq32	= 1364,
 	ARM_VLD1DUPq32wb_fixed	= 1365,
 	ARM_VLD1DUPq32wb_register	= 1366,
 	ARM_VLD1DUPq8	= 1367,
 	ARM_VLD1DUPq8wb_fixed	= 1368,
 	ARM_VLD1DUPq8wb_register	= 1369,
 	ARM_VLD1LNd16	= 1370,
 	ARM_VLD1LNd16_UPD	= 1371,
 	ARM_VLD1LNd32	= 1372,
 	ARM_VLD1LNd32_UPD	= 1373,
 	ARM_VLD1LNd8	= 1374,
 	ARM_VLD1LNd8_UPD	= 1375,
 	ARM_VLD1d16	= 1382,
 	ARM_VLD1d16Q	= 1383,
 	ARM_VLD1d16Qwb_fixed	= 1385,
 	ARM_VLD1d16Qwb_register	= 1386,
 	ARM_VLD1d16T	= 1387,
 	ARM_VLD1d16Twb_fixed	= 1389,
 	ARM_VLD1d16Twb_register	= 1390,
 	ARM_VLD1d16wb_fixed	= 1391,
 	ARM_VLD1d16wb_register	= 1392,
 	ARM_VLD1d32	= 1393,
 	ARM_VLD1d32Q	= 1394,
 	ARM_VLD1d32Qwb_fixed	= 1396,
 	ARM_VLD1d32Qwb_register	= 1397,
 	ARM_VLD1d32T	= 1398,
 	ARM_VLD1d32Twb_fixed	= 1400,
 	ARM_VLD1d32Twb_register	= 1401,
 	ARM_VLD1d32wb_fixed	= 1402,
 	ARM_VLD1d32wb_register	= 1403,
 	ARM_VLD1d64	= 1404,
 	ARM_VLD1d64Q	= 1405,
 	ARM_VLD1d64Qwb_fixed	= 1409,
 	ARM_VLD1d64Qwb_register	= 1410,
 	ARM_VLD1d64T	= 1411,
 	ARM_VLD1d64Twb_fixed	= 1415,
 	ARM_VLD1d64Twb_register	= 1416,
 	ARM_VLD1d64wb_fixed	= 1417,
 	ARM_VLD1d64wb_register	= 1418,
 	ARM_VLD1d8	= 1419,
 	ARM_VLD1d8Q	= 1420,
 	ARM_VLD1d8Qwb_fixed	= 1422,
 	ARM_VLD1d8Qwb_register	= 1423,
 	ARM_VLD1d8T	= 1424,
 	ARM_VLD1d8Twb_fixed	= 1426,
 	ARM_VLD1d8Twb_register	= 1427,
 	ARM_VLD1d8wb_fixed	= 1428,
 	ARM_VLD1d8wb_register	= 1429,
 	ARM_VLD1q16	= 1430,
 	ARM_VLD1q16wb_fixed	= 1435,
 	ARM_VLD1q16wb_register	= 1436,
 	ARM_VLD1q32	= 1437,
 	ARM_VLD1q32wb_fixed	= 1442,
 	ARM_VLD1q32wb_register	= 1443,
 	ARM_VLD1q64	= 1444,
 	ARM_VLD1q64wb_fixed	= 1449,
 	ARM_VLD1q64wb_register	= 1450,
 	ARM_VLD1q8	= 1451,
 	ARM_VLD1q8wb_fixed	= 1456,
 	ARM_VLD1q8wb_register	= 1457,
 	ARM_VLD2DUPd16	= 1458,
 	ARM_VLD2DUPd16wb_fixed	= 1459,
 	ARM_VLD2DUPd16wb_register	= 1460,
 	ARM_VLD2DUPd16x2	= 1461,
 	ARM_VLD2DUPd16x2wb_fixed	= 1462,
 	ARM_VLD2DUPd16x2wb_register	= 1463,
 	ARM_VLD2DUPd32	= 1464,
 	ARM_VLD2DUPd32wb_fixed	= 1465,
 	ARM_VLD2DUPd32wb_register	= 1466,
 	ARM_VLD2DUPd32x2	= 1467,
 	ARM_VLD2DUPd32x2wb_fixed	= 1468,
 	ARM_VLD2DUPd32x2wb_register	= 1469,
 	ARM_VLD2DUPd8	= 1470,
 	ARM_VLD2DUPd8wb_fixed	= 1471,
 	ARM_VLD2DUPd8wb_register	= 1472,
 	ARM_VLD2DUPd8x2	= 1473,
 	ARM_VLD2DUPd8x2wb_fixed	= 1474,
 	ARM_VLD2DUPd8x2wb_register	= 1475,
 	ARM_VLD2LNd16	= 1482,
 	ARM_VLD2LNd16_UPD	= 1485,
 	ARM_VLD2LNd32	= 1486,
 	ARM_VLD2LNd32_UPD	= 1489,
 	ARM_VLD2LNd8	= 1490,
 	ARM_VLD2LNd8_UPD	= 1493,
 	ARM_VLD2LNq16	= 1494,
 	ARM_VLD2LNq16_UPD	= 1497,
 	ARM_VLD2LNq32	= 1498,
 	ARM_VLD2LNq32_UPD	= 1501,
 	ARM_VLD2b16	= 1502,
 	ARM_VLD2b16wb_fixed	= 1503,
 	ARM_VLD2b16wb_register	= 1504,
 	ARM_VLD2b32	= 1505,
 	ARM_VLD2b32wb_fixed	= 1506,
 	ARM_VLD2b32wb_register	= 1507,
 	ARM_VLD2b8	= 1508,
 	ARM_VLD2b8wb_fixed	= 1509,
 	ARM_VLD2b8wb_register	= 1510,
 	ARM_VLD2d16	= 1511,
 	ARM_VLD2d16wb_fixed	= 1512,
 	ARM_VLD2d16wb_register	= 1513,
 	ARM_VLD2d32	= 1514,
 	ARM_VLD2d32wb_fixed	= 1515,
 	ARM_VLD2d32wb_register	= 1516,
 	ARM_VLD2d8	= 1517,
 	ARM_VLD2d8wb_fixed	= 1518,
 	ARM_VLD2d8wb_register	= 1519,
 	ARM_VLD2q16	= 1520,
 	ARM_VLD2q16wb_fixed	= 1524,
 	ARM_VLD2q16wb_register	= 1525,
 	ARM_VLD2q32	= 1526,
 	ARM_VLD2q32wb_fixed	= 1530,
 	ARM_VLD2q32wb_register	= 1531,
 	ARM_VLD2q8	= 1532,
 	ARM_VLD2q8wb_fixed	= 1536,
 	ARM_VLD2q8wb_register	= 1537,
 	ARM_VLD3DUPd16	= 1538,
 	ARM_VLD3DUPd16_UPD	= 1541,
 	ARM_VLD3DUPd32	= 1542,
 	ARM_VLD3DUPd32_UPD	= 1545,
 	ARM_VLD3DUPd8	= 1546,
 	ARM_VLD3DUPd8_UPD	= 1549,
 	ARM_VLD3DUPq16	= 1550,
 	ARM_VLD3DUPq16_UPD	= 1553,
 	ARM_VLD3DUPq32	= 1554,
 	ARM_VLD3DUPq32_UPD	= 1557,
 	ARM_VLD3DUPq8	= 1558,
 	ARM_VLD3DUPq8_UPD	= 1561,
 	ARM_VLD3LNd16	= 1562,
 	ARM_VLD3LNd16_UPD	= 1565,
 	ARM_VLD3LNd32	= 1566,
 	ARM_VLD3LNd32_UPD	= 1569,
 	ARM_VLD3LNd8	= 1570,
 	ARM_VLD3LNd8_UPD	= 1573,
 	ARM_VLD3LNq16	= 1574,
 	ARM_VLD3LNq16_UPD	= 1577,
 	ARM_VLD3LNq32	= 1578,
 	ARM_VLD3LNq32_UPD	= 1581,
 	ARM_VLD3d16	= 1582,
 	ARM_VLD3d16_UPD	= 1585,
 	ARM_VLD3d32	= 1586,
 	ARM_VLD3d32_UPD	= 1589,
 	ARM_VLD3d8	= 1590,
 	ARM_VLD3d8_UPD	= 1593,
 	ARM_VLD3q16	= 1594,
 	ARM_VLD3q16_UPD	= 1596,
 	ARM_VLD3q32	= 1599,
 	ARM_VLD3q32_UPD	= 1601,
 	ARM_VLD3q8	= 1604,
 	ARM_VLD3q8_UPD	= 1606,
 	ARM_VLD4DUPd16	= 1609,
 	ARM_VLD4DUPd16_UPD	= 1612,
 	ARM_VLD4DUPd32	= 1613,
 	ARM_VLD4DUPd32_UPD	= 1616,
 	ARM_VLD4DUPd8	= 1617,
 	ARM_VLD4DUPd8_UPD	= 1620,
 	ARM_VLD4DUPq16	= 1621,
 	ARM_VLD4DUPq16_UPD	= 1624,
 	ARM_VLD4DUPq32	= 1625,
 	ARM_VLD4DUPq32_UPD	= 1628,
 	ARM_VLD4DUPq8	= 1629,
 	ARM_VLD4DUPq8_UPD	= 1632,
 	ARM_VLD4LNd16	= 1633,
 	ARM_VLD4LNd16_UPD	= 1636,
 	ARM_VLD4LNd32	= 1637,
 	ARM_VLD4LNd32_UPD	= 1640,
 	ARM_VLD4LNd8	= 1641,
 	ARM_VLD4LNd8_UPD	= 1644,
 	ARM_VLD4LNq16	= 1645,
 	ARM_VLD4LNq16_UPD	= 1648,
 	ARM_VLD4LNq32	= 1649,
 	ARM_VLD4LNq32_UPD	= 1652,
 	ARM_VLD4d16	= 1653,
 	ARM_VLD4d16_UPD	= 1656,
 	ARM_VLD4d32	= 1657,
 	ARM_VLD4d32_UPD	= 1660,
 	ARM_VLD4d8	= 1661,
 	ARM_VLD4d8_UPD	= 1664,
 	ARM_VLD4q16	= 1665,
 	ARM_VLD4q16_UPD	= 1667,
 	ARM_VLD4q32	= 1670,
 	ARM_VLD4q32_UPD	= 1672,
 	ARM_VLD4q8	= 1675,
 	ARM_VLD4q8_UPD	= 1677,
 	ARM_VLDMDDB_UPD	= 1680,
 	ARM_VLDMDIA	= 1681,
 	ARM_VLDMDIA_UPD	= 1682,
 	ARM_VLDMQIA	= 1683,
 	ARM_VLDMSDB_UPD	= 1684,
 	ARM_VLDMSIA	= 1685,
 	ARM_VLDMSIA_UPD	= 1686,
 	ARM_VLDRD	= 1687,
 	ARM_VLDRH	= 1688,
 	ARM_VLDRS	= 1689,
 	ARM_VLLDM	= 1690,
 	ARM_VLSTM	= 1691,
 	ARM_VMAXNMD	= 1692,
 	ARM_VMAXNMH	= 1693,
 	ARM_VMAXNMNDf	= 1694,
 	ARM_VMAXNMNDh	= 1695,
 	ARM_VMAXNMNQf	= 1696,
 	ARM_VMAXNMNQh	= 1697,
 	ARM_VMAXNMS	= 1698,
 	ARM_VMAXfd	= 1699,
 	ARM_VMAXfq	= 1700,
 	ARM_VMAXhd	= 1701,
 	ARM_VMAXhq	= 1702,
 	ARM_VMAXsv16i8	= 1703,
 	ARM_VMAXsv2i32	= 1704,
 	ARM_VMAXsv4i16	= 1705,
 	ARM_VMAXsv4i32	= 1706,
 	ARM_VMAXsv8i16	= 1707,
 	ARM_VMAXsv8i8	= 1708,
 	ARM_VMAXuv16i8	= 1709,
 	ARM_VMAXuv2i32	= 1710,
 	ARM_VMAXuv4i16	= 1711,
 	ARM_VMAXuv4i32	= 1712,
 	ARM_VMAXuv8i16	= 1713,
 	ARM_VMAXuv8i8	= 1714,
 	ARM_VMINNMD	= 1715,
 	ARM_VMINNMH	= 1716,
 	ARM_VMINNMNDf	= 1717,
 	ARM_VMINNMNDh	= 1718,
 	ARM_VMINNMNQf	= 1719,
 	ARM_VMINNMNQh	= 1720,
 	ARM_VMINNMS	= 1721,
 	ARM_VMINfd	= 1722,
 	ARM_VMINfq	= 1723,
 	ARM_VMINhd	= 1724,
 	ARM_VMINhq	= 1725,
 	ARM_VMINsv16i8	= 1726,
 	ARM_VMINsv2i32	= 1727,
 	ARM_VMINsv4i16	= 1728,
 	ARM_VMINsv4i32	= 1729,
 	ARM_VMINsv8i16	= 1730,
 	ARM_VMINsv8i8	= 1731,
 	ARM_VMINuv16i8	= 1732,
 	ARM_VMINuv2i32	= 1733,
 	ARM_VMINuv4i16	= 1734,
 	ARM_VMINuv4i32	= 1735,
 	ARM_VMINuv8i16	= 1736,
 	ARM_VMINuv8i8	= 1737,
 	ARM_VMLAD	= 1738,
 	ARM_VMLAH	= 1739,
 	ARM_VMLALslsv2i32	= 1740,
 	ARM_VMLALslsv4i16	= 1741,
 	ARM_VMLALsluv2i32	= 1742,
 	ARM_VMLALsluv4i16	= 1743,
 	ARM_VMLALsv2i64	= 1744,
 	ARM_VMLALsv4i32	= 1745,
 	ARM_VMLALsv8i16	= 1746,
 	ARM_VMLALuv2i64	= 1747,
 	ARM_VMLALuv4i32	= 1748,
 	ARM_VMLALuv8i16	= 1749,
 	ARM_VMLAS	= 1750,
 	ARM_VMLAfd	= 1751,
 	ARM_VMLAfq	= 1752,
 	ARM_VMLAhd	= 1753,
 	ARM_VMLAhq	= 1754,
 	ARM_VMLAslfd	= 1755,
 	ARM_VMLAslfq	= 1756,
 	ARM_VMLAslhd	= 1757,
 	ARM_VMLAslhq	= 1758,
 	ARM_VMLAslv2i32	= 1759,
 	ARM_VMLAslv4i16	= 1760,
 	ARM_VMLAslv4i32	= 1761,
 	ARM_VMLAslv8i16	= 1762,
 	ARM_VMLAv16i8	= 1763,
 	ARM_VMLAv2i32	= 1764,
 	ARM_VMLAv4i16	= 1765,
 	ARM_VMLAv4i32	= 1766,
 	ARM_VMLAv8i16	= 1767,
 	ARM_VMLAv8i8	= 1768,
 	ARM_VMLSD	= 1769,
 	ARM_VMLSH	= 1770,
 	ARM_VMLSLslsv2i32	= 1771,
 	ARM_VMLSLslsv4i16	= 1772,
 	ARM_VMLSLsluv2i32	= 1773,
 	ARM_VMLSLsluv4i16	= 1774,
 	ARM_VMLSLsv2i64	= 1775,
 	ARM_VMLSLsv4i32	= 1776,
 	ARM_VMLSLsv8i16	= 1777,
 	ARM_VMLSLuv2i64	= 1778,
 	ARM_VMLSLuv4i32	= 1779,
 	ARM_VMLSLuv8i16	= 1780,
 	ARM_VMLSS	= 1781,
 	ARM_VMLSfd	= 1782,
 	ARM_VMLSfq	= 1783,
 	ARM_VMLShd	= 1784,
 	ARM_VMLShq	= 1785,
 	ARM_VMLSslfd	= 1786,
 	ARM_VMLSslfq	= 1787,
 	ARM_VMLSslhd	= 1788,
 	ARM_VMLSslhq	= 1789,
 	ARM_VMLSslv2i32	= 1790,
 	ARM_VMLSslv4i16	= 1791,
 	ARM_VMLSslv4i32	= 1792,
 	ARM_VMLSslv8i16	= 1793,
 	ARM_VMLSv16i8	= 1794,
 	ARM_VMLSv2i32	= 1795,
 	ARM_VMLSv4i16	= 1796,
 	ARM_VMLSv4i32	= 1797,
 	ARM_VMLSv8i16	= 1798,
 	ARM_VMLSv8i8	= 1799,
 	ARM_VMOVD	= 1800,
 	ARM_VMOVDRR	= 1801,
 	ARM_VMOVH	= 1802,
 	ARM_VMOVHR	= 1803,
 	ARM_VMOVLsv2i64	= 1804,
 	ARM_VMOVLsv4i32	= 1805,
 	ARM_VMOVLsv8i16	= 1806,
 	ARM_VMOVLuv2i64	= 1807,
 	ARM_VMOVLuv4i32	= 1808,
 	ARM_VMOVLuv8i16	= 1809,
 	ARM_VMOVNv2i32	= 1810,
 	ARM_VMOVNv4i16	= 1811,
 	ARM_VMOVNv8i8	= 1812,
 	ARM_VMOVRH	= 1813,
 	ARM_VMOVRRD	= 1814,
 	ARM_VMOVRRS	= 1815,
 	ARM_VMOVRS	= 1816,
 	ARM_VMOVS	= 1817,
 	ARM_VMOVSR	= 1818,
 	ARM_VMOVSRR	= 1819,
 	ARM_VMOVv16i8	= 1820,
 	ARM_VMOVv1i64	= 1821,
 	ARM_VMOVv2f32	= 1822,
 	ARM_VMOVv2i32	= 1823,
 	ARM_VMOVv2i64	= 1824,
 	ARM_VMOVv4f32	= 1825,
 	ARM_VMOVv4i16	= 1826,
 	ARM_VMOVv4i32	= 1827,
 	ARM_VMOVv8i16	= 1828,
 	ARM_VMOVv8i8	= 1829,
 	ARM_VMRS	= 1830,
 	ARM_VMRS_FPEXC	= 1831,
 	ARM_VMRS_FPINST	= 1832,
 	ARM_VMRS_FPINST2	= 1833,
 	ARM_VMRS_FPSID	= 1834,
 	ARM_VMRS_MVFR0	= 1835,
 	ARM_VMRS_MVFR1	= 1836,
 	ARM_VMRS_MVFR2	= 1837,
 	ARM_VMSR	= 1838,
 	ARM_VMSR_FPEXC	= 1839,
 	ARM_VMSR_FPINST	= 1840,
 	ARM_VMSR_FPINST2	= 1841,
 	ARM_VMSR_FPSID	= 1842,
 	ARM_VMULD	= 1843,
 	ARM_VMULH	= 1844,
 	ARM_VMULLp64	= 1845,
 	ARM_VMULLp8	= 1846,
 	ARM_VMULLslsv2i32	= 1847,
 	ARM_VMULLslsv4i16	= 1848,
 	ARM_VMULLsluv2i32	= 1849,
 	ARM_VMULLsluv4i16	= 1850,
 	ARM_VMULLsv2i64	= 1851,
 	ARM_VMULLsv4i32	= 1852,
 	ARM_VMULLsv8i16	= 1853,
 	ARM_VMULLuv2i64	= 1854,
 	ARM_VMULLuv4i32	= 1855,
 	ARM_VMULLuv8i16	= 1856,
 	ARM_VMULS	= 1857,
 	ARM_VMULfd	= 1858,
 	ARM_VMULfq	= 1859,
 	ARM_VMULhd	= 1860,
 	ARM_VMULhq	= 1861,
 	ARM_VMULpd	= 1862,
 	ARM_VMULpq	= 1863,
 	ARM_VMULslfd	= 1864,
 	ARM_VMULslfq	= 1865,
 	ARM_VMULslhd	= 1866,
 	ARM_VMULslhq	= 1867,
 	ARM_VMULslv2i32	= 1868,
 	ARM_VMULslv4i16	= 1869,
 	ARM_VMULslv4i32	= 1870,
 	ARM_VMULslv8i16	= 1871,
 	ARM_VMULv16i8	= 1872,
 	ARM_VMULv2i32	= 1873,
 	ARM_VMULv4i16	= 1874,
 	ARM_VMULv4i32	= 1875,
 	ARM_VMULv8i16	= 1876,
 	ARM_VMULv8i8	= 1877,
 	ARM_VMVNd	= 1878,
 	ARM_VMVNq	= 1879,
 	ARM_VMVNv2i32	= 1880,
 	ARM_VMVNv4i16	= 1881,
 	ARM_VMVNv4i32	= 1882,
 	ARM_VMVNv8i16	= 1883,
 	ARM_VNEGD	= 1884,
 	ARM_VNEGH	= 1885,
 	ARM_VNEGS	= 1886,
 	ARM_VNEGf32q	= 1887,
 	ARM_VNEGfd	= 1888,
 	ARM_VNEGhd	= 1889,
 	ARM_VNEGhq	= 1890,
 	ARM_VNEGs16d	= 1891,
 	ARM_VNEGs16q	= 1892,
 	ARM_VNEGs32d	= 1893,
 	ARM_VNEGs32q	= 1894,
 	ARM_VNEGs8d	= 1895,
 	ARM_VNEGs8q	= 1896,
 	ARM_VNMLAD	= 1897,
 	ARM_VNMLAH	= 1898,
 	ARM_VNMLAS	= 1899,
 	ARM_VNMLSD	= 1900,
 	ARM_VNMLSH	= 1901,
 	ARM_VNMLSS	= 1902,
 	ARM_VNMULD	= 1903,
 	ARM_VNMULH	= 1904,
 	ARM_VNMULS	= 1905,
 	ARM_VORNd	= 1906,
 	ARM_VORNq	= 1907,
 	ARM_VORRd	= 1908,
 	ARM_VORRiv2i32	= 1909,
 	ARM_VORRiv4i16	= 1910,
 	ARM_VORRiv4i32	= 1911,
 	ARM_VORRiv8i16	= 1912,
 	ARM_VORRq	= 1913,
 	ARM_VPADALsv16i8	= 1914,
 	ARM_VPADALsv2i32	= 1915,
 	ARM_VPADALsv4i16	= 1916,
 	ARM_VPADALsv4i32	= 1917,
 	ARM_VPADALsv8i16	= 1918,
 	ARM_VPADALsv8i8	= 1919,
 	ARM_VPADALuv16i8	= 1920,
 	ARM_VPADALuv2i32	= 1921,
 	ARM_VPADALuv4i16	= 1922,
 	ARM_VPADALuv4i32	= 1923,
 	ARM_VPADALuv8i16	= 1924,
 	ARM_VPADALuv8i8	= 1925,
 	ARM_VPADDLsv16i8	= 1926,
 	ARM_VPADDLsv2i32	= 1927,
 	ARM_VPADDLsv4i16	= 1928,
 	ARM_VPADDLsv4i32	= 1929,
 	ARM_VPADDLsv8i16	= 1930,
 	ARM_VPADDLsv8i8	= 1931,
 	ARM_VPADDLuv16i8	= 1932,
 	ARM_VPADDLuv2i32	= 1933,
 	ARM_VPADDLuv4i16	= 1934,
 	ARM_VPADDLuv4i32	= 1935,
 	ARM_VPADDLuv8i16	= 1936,
 	ARM_VPADDLuv8i8	= 1937,
 	ARM_VPADDf	= 1938,
 	ARM_VPADDh	= 1939,
 	ARM_VPADDi16	= 1940,
 	ARM_VPADDi32	= 1941,
 	ARM_VPADDi8	= 1942,
 	ARM_VPMAXf	= 1943,
 	ARM_VPMAXh	= 1944,
 	ARM_VPMAXs16	= 1945,
 	ARM_VPMAXs32	= 1946,
 	ARM_VPMAXs8	= 1947,
 	ARM_VPMAXu16	= 1948,
 	ARM_VPMAXu32	= 1949,
 	ARM_VPMAXu8	= 1950,
 	ARM_VPMINf	= 1951,
 	ARM_VPMINh	= 1952,
 	ARM_VPMINs16	= 1953,
 	ARM_VPMINs32	= 1954,
 	ARM_VPMINs8	= 1955,
 	ARM_VPMINu16	= 1956,
 	ARM_VPMINu32	= 1957,
 	ARM_VPMINu8	= 1958,
 	ARM_VQABSv16i8	= 1959,
 	ARM_VQABSv2i32	= 1960,
 	ARM_VQABSv4i16	= 1961,
 	ARM_VQABSv4i32	= 1962,
 	ARM_VQABSv8i16	= 1963,
 	ARM_VQABSv8i8	= 1964,
 	ARM_VQADDsv16i8	= 1965,
 	ARM_VQADDsv1i64	= 1966,
 	ARM_VQADDsv2i32	= 1967,
 	ARM_VQADDsv2i64	= 1968,
 	ARM_VQADDsv4i16	= 1969,
 	ARM_VQADDsv4i32	= 1970,
 	ARM_VQADDsv8i16	= 1971,
 	ARM_VQADDsv8i8	= 1972,
 	ARM_VQADDuv16i8	= 1973,
 	ARM_VQADDuv1i64	= 1974,
 	ARM_VQADDuv2i32	= 1975,
 	ARM_VQADDuv2i64	= 1976,
 	ARM_VQADDuv4i16	= 1977,
 	ARM_VQADDuv4i32	= 1978,
 	ARM_VQADDuv8i16	= 1979,
 	ARM_VQADDuv8i8	= 1980,
 	ARM_VQDMLALslv2i32	= 1981,
 	ARM_VQDMLALslv4i16	= 1982,
 	ARM_VQDMLALv2i64	= 1983,
 	ARM_VQDMLALv4i32	= 1984,
 	ARM_VQDMLSLslv2i32	= 1985,
 	ARM_VQDMLSLslv4i16	= 1986,
 	ARM_VQDMLSLv2i64	= 1987,
 	ARM_VQDMLSLv4i32	= 1988,
 	ARM_VQDMULHslv2i32	= 1989,
 	ARM_VQDMULHslv4i16	= 1990,
 	ARM_VQDMULHslv4i32	= 1991,
 	ARM_VQDMULHslv8i16	= 1992,
 	ARM_VQDMULHv2i32	= 1993,
 	ARM_VQDMULHv4i16	= 1994,
 	ARM_VQDMULHv4i32	= 1995,
 	ARM_VQDMULHv8i16	= 1996,
 	ARM_VQDMULLslv2i32	= 1997,
 	ARM_VQDMULLslv4i16	= 1998,
 	ARM_VQDMULLv2i64	= 1999,
 	ARM_VQDMULLv4i32	= 2000,
 	ARM_VQMOVNsuv2i32	= 2001,
 	ARM_VQMOVNsuv4i16	= 2002,
 	ARM_VQMOVNsuv8i8	= 2003,
 	ARM_VQMOVNsv2i32	= 2004,
 	ARM_VQMOVNsv4i16	= 2005,
 	ARM_VQMOVNsv8i8	= 2006,
 	ARM_VQMOVNuv2i32	= 2007,
 	ARM_VQMOVNuv4i16	= 2008,
 	ARM_VQMOVNuv8i8	= 2009,
 	ARM_VQNEGv16i8	= 2010,
 	ARM_VQNEGv2i32	= 2011,
 	ARM_VQNEGv4i16	= 2012,
 	ARM_VQNEGv4i32	= 2013,
 	ARM_VQNEGv8i16	= 2014,
 	ARM_VQNEGv8i8	= 2015,
 	ARM_VQRDMLAHslv2i32	= 2016,
 	ARM_VQRDMLAHslv4i16	= 2017,
 	ARM_VQRDMLAHslv4i32	= 2018,
 	ARM_VQRDMLAHslv8i16	= 2019,
 	ARM_VQRDMLAHv2i32	= 2020,
 	ARM_VQRDMLAHv4i16	= 2021,
 	ARM_VQRDMLAHv4i32	= 2022,
 	ARM_VQRDMLAHv8i16	= 2023,
 	ARM_VQRDMLSHslv2i32	= 2024,
 	ARM_VQRDMLSHslv4i16	= 2025,
 	ARM_VQRDMLSHslv4i32	= 2026,
 	ARM_VQRDMLSHslv8i16	= 2027,
 	ARM_VQRDMLSHv2i32	= 2028,
 	ARM_VQRDMLSHv4i16	= 2029,
 	ARM_VQRDMLSHv4i32	= 2030,
 	ARM_VQRDMLSHv8i16	= 2031,
 	ARM_VQRDMULHslv2i32	= 2032,
 	ARM_VQRDMULHslv4i16	= 2033,
 	ARM_VQRDMULHslv4i32	= 2034,
 	ARM_VQRDMULHslv8i16	= 2035,
 	ARM_VQRDMULHv2i32	= 2036,
 	ARM_VQRDMULHv4i16	= 2037,
 	ARM_VQRDMULHv4i32	= 2038,
 	ARM_VQRDMULHv8i16	= 2039,
 	ARM_VQRSHLsv16i8	= 2040,
 	ARM_VQRSHLsv1i64	= 2041,
 	ARM_VQRSHLsv2i32	= 2042,
 	ARM_VQRSHLsv2i64	= 2043,
 	ARM_VQRSHLsv4i16	= 2044,
 	ARM_VQRSHLsv4i32	= 2045,
 	ARM_VQRSHLsv8i16	= 2046,
 	ARM_VQRSHLsv8i8	= 2047,
 	ARM_VQRSHLuv16i8	= 2048,
 	ARM_VQRSHLuv1i64	= 2049,
 	ARM_VQRSHLuv2i32	= 2050,
 	ARM_VQRSHLuv2i64	= 2051,
 	ARM_VQRSHLuv4i16	= 2052,
 	ARM_VQRSHLuv4i32	= 2053,
 	ARM_VQRSHLuv8i16	= 2054,
 	ARM_VQRSHLuv8i8	= 2055,
 	ARM_VQRSHRNsv2i32	= 2056,
 	ARM_VQRSHRNsv4i16	= 2057,
 	ARM_VQRSHRNsv8i8	= 2058,
 	ARM_VQRSHRNuv2i32	= 2059,
 	ARM_VQRSHRNuv4i16	= 2060,
 	ARM_VQRSHRNuv8i8	= 2061,
 	ARM_VQRSHRUNv2i32	= 2062,
 	ARM_VQRSHRUNv4i16	= 2063,
 	ARM_VQRSHRUNv8i8	= 2064,
 	ARM_VQSHLsiv16i8	= 2065,
 	ARM_VQSHLsiv1i64	= 2066,
 	ARM_VQSHLsiv2i32	= 2067,
 	ARM_VQSHLsiv2i64	= 2068,
 	ARM_VQSHLsiv4i16	= 2069,
 	ARM_VQSHLsiv4i32	= 2070,
 	ARM_VQSHLsiv8i16	= 2071,
 	ARM_VQSHLsiv8i8	= 2072,
 	ARM_VQSHLsuv16i8	= 2073,
 	ARM_VQSHLsuv1i64	= 2074,
 	ARM_VQSHLsuv2i32	= 2075,
 	ARM_VQSHLsuv2i64	= 2076,
 	ARM_VQSHLsuv4i16	= 2077,
 	ARM_VQSHLsuv4i32	= 2078,
 	ARM_VQSHLsuv8i16	= 2079,
 	ARM_VQSHLsuv8i8	= 2080,
 	ARM_VQSHLsv16i8	= 2081,
 	ARM_VQSHLsv1i64	= 2082,
 	ARM_VQSHLsv2i32	= 2083,
 	ARM_VQSHLsv2i64	= 2084,
 	ARM_VQSHLsv4i16	= 2085,
 	ARM_VQSHLsv4i32	= 2086,
 	ARM_VQSHLsv8i16	= 2087,
 	ARM_VQSHLsv8i8	= 2088,
 	ARM_VQSHLuiv16i8	= 2089,
 	ARM_VQSHLuiv1i64	= 2090,
 	ARM_VQSHLuiv2i32	= 2091,
 	ARM_VQSHLuiv2i64	= 2092,
 	ARM_VQSHLuiv4i16	= 2093,
 	ARM_VQSHLuiv4i32	= 2094,
 	ARM_VQSHLuiv8i16	= 2095,
 	ARM_VQSHLuiv8i8	= 2096,
 	ARM_VQSHLuv16i8	= 2097,
 	ARM_VQSHLuv1i64	= 2098,
 	ARM_VQSHLuv2i32	= 2099,
 	ARM_VQSHLuv2i64	= 2100,
 	ARM_VQSHLuv4i16	= 2101,
 	ARM_VQSHLuv4i32	= 2102,
 	ARM_VQSHLuv8i16	= 2103,
 	ARM_VQSHLuv8i8	= 2104,
 	ARM_VQSHRNsv2i32	= 2105,
 	ARM_VQSHRNsv4i16	= 2106,
 	ARM_VQSHRNsv8i8	= 2107,
 	ARM_VQSHRNuv2i32	= 2108,
 	ARM_VQSHRNuv4i16	= 2109,
 	ARM_VQSHRNuv8i8	= 2110,
 	ARM_VQSHRUNv2i32	= 2111,
 	ARM_VQSHRUNv4i16	= 2112,
 	ARM_VQSHRUNv8i8	= 2113,
 	ARM_VQSUBsv16i8	= 2114,
 	ARM_VQSUBsv1i64	= 2115,
 	ARM_VQSUBsv2i32	= 2116,
 	ARM_VQSUBsv2i64	= 2117,
 	ARM_VQSUBsv4i16	= 2118,
 	ARM_VQSUBsv4i32	= 2119,
 	ARM_VQSUBsv8i16	= 2120,
 	ARM_VQSUBsv8i8	= 2121,
 	ARM_VQSUBuv16i8	= 2122,
 	ARM_VQSUBuv1i64	= 2123,
 	ARM_VQSUBuv2i32	= 2124,
 	ARM_VQSUBuv2i64	= 2125,
 	ARM_VQSUBuv4i16	= 2126,
 	ARM_VQSUBuv4i32	= 2127,
 	ARM_VQSUBuv8i16	= 2128,
 	ARM_VQSUBuv8i8	= 2129,
 	ARM_VRADDHNv2i32	= 2130,
 	ARM_VRADDHNv4i16	= 2131,
 	ARM_VRADDHNv8i8	= 2132,
 	ARM_VRECPEd	= 2133,
 	ARM_VRECPEfd	= 2134,
 	ARM_VRECPEfq	= 2135,
 	ARM_VRECPEhd	= 2136,
 	ARM_VRECPEhq	= 2137,
 	ARM_VRECPEq	= 2138,
 	ARM_VRECPSfd	= 2139,
 	ARM_VRECPSfq	= 2140,
 	ARM_VRECPShd	= 2141,
 	ARM_VRECPShq	= 2142,
 	ARM_VREV16d8	= 2143,
 	ARM_VREV16q8	= 2144,
 	ARM_VREV32d16	= 2145,
 	ARM_VREV32d8	= 2146,
 	ARM_VREV32q16	= 2147,
 	ARM_VREV32q8	= 2148,
 	ARM_VREV64d16	= 2149,
 	ARM_VREV64d32	= 2150,
 	ARM_VREV64d8	= 2151,
 	ARM_VREV64q16	= 2152,
 	ARM_VREV64q32	= 2153,
 	ARM_VREV64q8	= 2154,
 	ARM_VRHADDsv16i8	= 2155,
 	ARM_VRHADDsv2i32	= 2156,
 	ARM_VRHADDsv4i16	= 2157,
 	ARM_VRHADDsv4i32	= 2158,
 	ARM_VRHADDsv8i16	= 2159,
 	ARM_VRHADDsv8i8	= 2160,
 	ARM_VRHADDuv16i8	= 2161,
 	ARM_VRHADDuv2i32	= 2162,
 	ARM_VRHADDuv4i16	= 2163,
 	ARM_VRHADDuv4i32	= 2164,
 	ARM_VRHADDuv8i16	= 2165,
 	ARM_VRHADDuv8i8	= 2166,
 	ARM_VRINTAD	= 2167,
 	ARM_VRINTAH	= 2168,
 	ARM_VRINTANDf	= 2169,
 	ARM_VRINTANDh	= 2170,
 	ARM_VRINTANQf	= 2171,
 	ARM_VRINTANQh	= 2172,
 	ARM_VRINTAS	= 2173,
 	ARM_VRINTMD	= 2174,
 	ARM_VRINTMH	= 2175,
 	ARM_VRINTMNDf	= 2176,
 	ARM_VRINTMNDh	= 2177,
 	ARM_VRINTMNQf	= 2178,
 	ARM_VRINTMNQh	= 2179,
 	ARM_VRINTMS	= 2180,
 	ARM_VRINTND	= 2181,
 	ARM_VRINTNH	= 2182,
 	ARM_VRINTNNDf	= 2183,
 	ARM_VRINTNNDh	= 2184,
 	ARM_VRINTNNQf	= 2185,
 	ARM_VRINTNNQh	= 2186,
 	ARM_VRINTNS	= 2187,
 	ARM_VRINTPD	= 2188,
 	ARM_VRINTPH	= 2189,
 	ARM_VRINTPNDf	= 2190,
 	ARM_VRINTPNDh	= 2191,
 	ARM_VRINTPNQf	= 2192,
 	ARM_VRINTPNQh	= 2193,
 	ARM_VRINTPS	= 2194,
 	ARM_VRINTRD	= 2195,
 	ARM_VRINTRH	= 2196,
 	ARM_VRINTRS	= 2197,
 	ARM_VRINTXD	= 2198,
 	ARM_VRINTXH	= 2199,
 	ARM_VRINTXNDf	= 2200,
 	ARM_VRINTXNDh	= 2201,
 	ARM_VRINTXNQf	= 2202,
 	ARM_VRINTXNQh	= 2203,
 	ARM_VRINTXS	= 2204,
 	ARM_VRINTZD	= 2205,
 	ARM_VRINTZH	= 2206,
 	ARM_VRINTZNDf	= 2207,
 	ARM_VRINTZNDh	= 2208,
 	ARM_VRINTZNQf	= 2209,
 	ARM_VRINTZNQh	= 2210,
 	ARM_VRINTZS	= 2211,
 	ARM_VRSHLsv16i8	= 2212,
 	ARM_VRSHLsv1i64	= 2213,
 	ARM_VRSHLsv2i32	= 2214,
 	ARM_VRSHLsv2i64	= 2215,
 	ARM_VRSHLsv4i16	= 2216,
 	ARM_VRSHLsv4i32	= 2217,
 	ARM_VRSHLsv8i16	= 2218,
 	ARM_VRSHLsv8i8	= 2219,
 	ARM_VRSHLuv16i8	= 2220,
 	ARM_VRSHLuv1i64	= 2221,
 	ARM_VRSHLuv2i32	= 2222,
 	ARM_VRSHLuv2i64	= 2223,
 	ARM_VRSHLuv4i16	= 2224,
 	ARM_VRSHLuv4i32	= 2225,
 	ARM_VRSHLuv8i16	= 2226,
 	ARM_VRSHLuv8i8	= 2227,
 	ARM_VRSHRNv2i32	= 2228,
 	ARM_VRSHRNv4i16	= 2229,
 	ARM_VRSHRNv8i8	= 2230,
 	ARM_VRSHRsv16i8	= 2231,
 	ARM_VRSHRsv1i64	= 2232,
 	ARM_VRSHRsv2i32	= 2233,
 	ARM_VRSHRsv2i64	= 2234,
 	ARM_VRSHRsv4i16	= 2235,
 	ARM_VRSHRsv4i32	= 2236,
 	ARM_VRSHRsv8i16	= 2237,
 	ARM_VRSHRsv8i8	= 2238,
 	ARM_VRSHRuv16i8	= 2239,
 	ARM_VRSHRuv1i64	= 2240,
 	ARM_VRSHRuv2i32	= 2241,
 	ARM_VRSHRuv2i64	= 2242,
 	ARM_VRSHRuv4i16	= 2243,
 	ARM_VRSHRuv4i32	= 2244,
 	ARM_VRSHRuv8i16	= 2245,
 	ARM_VRSHRuv8i8	= 2246,
 	ARM_VRSQRTEd	= 2247,
 	ARM_VRSQRTEfd	= 2248,
 	ARM_VRSQRTEfq	= 2249,
 	ARM_VRSQRTEhd	= 2250,
 	ARM_VRSQRTEhq	= 2251,
 	ARM_VRSQRTEq	= 2252,
 	ARM_VRSQRTSfd	= 2253,
 	ARM_VRSQRTSfq	= 2254,
 	ARM_VRSQRTShd	= 2255,
 	ARM_VRSQRTShq	= 2256,
 	ARM_VRSRAsv16i8	= 2257,
 	ARM_VRSRAsv1i64	= 2258,
 	ARM_VRSRAsv2i32	= 2259,
 	ARM_VRSRAsv2i64	= 2260,
 	ARM_VRSRAsv4i16	= 2261,
 	ARM_VRSRAsv4i32	= 2262,
 	ARM_VRSRAsv8i16	= 2263,
 	ARM_VRSRAsv8i8	= 2264,
 	ARM_VRSRAuv16i8	= 2265,
 	ARM_VRSRAuv1i64	= 2266,
 	ARM_VRSRAuv2i32	= 2267,
 	ARM_VRSRAuv2i64	= 2268,
 	ARM_VRSRAuv4i16	= 2269,
 	ARM_VRSRAuv4i32	= 2270,
 	ARM_VRSRAuv8i16	= 2271,
 	ARM_VRSRAuv8i8	= 2272,
 	ARM_VRSUBHNv2i32	= 2273,
 	ARM_VRSUBHNv4i16	= 2274,
 	ARM_VRSUBHNv8i8	= 2275,
 	ARM_VSDOTD	= 2276,
 	ARM_VSDOTDI	= 2277,
 	ARM_VSDOTQ	= 2278,
 	ARM_VSDOTQI	= 2279,
 	ARM_VSELEQD	= 2280,
 	ARM_VSELEQH	= 2281,
 	ARM_VSELEQS	= 2282,
 	ARM_VSELGED	= 2283,
 	ARM_VSELGEH	= 2284,
 	ARM_VSELGES	= 2285,
 	ARM_VSELGTD	= 2286,
 	ARM_VSELGTH	= 2287,
 	ARM_VSELGTS	= 2288,
 	ARM_VSELVSD	= 2289,
 	ARM_VSELVSH	= 2290,
 	ARM_VSELVSS	= 2291,
 	ARM_VSETLNi16	= 2292,
 	ARM_VSETLNi32	= 2293,
 	ARM_VSETLNi8	= 2294,
 	ARM_VSHLLi16	= 2295,
 	ARM_VSHLLi32	= 2296,
 	ARM_VSHLLi8	= 2297,
 	ARM_VSHLLsv2i64	= 2298,
 	ARM_VSHLLsv4i32	= 2299,
 	ARM_VSHLLsv8i16	= 2300,
 	ARM_VSHLLuv2i64	= 2301,
 	ARM_VSHLLuv4i32	= 2302,
 	ARM_VSHLLuv8i16	= 2303,
 	ARM_VSHLiv16i8	= 2304,
 	ARM_VSHLiv1i64	= 2305,
 	ARM_VSHLiv2i32	= 2306,
 	ARM_VSHLiv2i64	= 2307,
 	ARM_VSHLiv4i16	= 2308,
 	ARM_VSHLiv4i32	= 2309,
 	ARM_VSHLiv8i16	= 2310,
 	ARM_VSHLiv8i8	= 2311,
 	ARM_VSHLsv16i8	= 2312,
 	ARM_VSHLsv1i64	= 2313,
 	ARM_VSHLsv2i32	= 2314,
 	ARM_VSHLsv2i64	= 2315,
 	ARM_VSHLsv4i16	= 2316,
 	ARM_VSHLsv4i32	= 2317,
 	ARM_VSHLsv8i16	= 2318,
 	ARM_VSHLsv8i8	= 2319,
 	ARM_VSHLuv16i8	= 2320,
 	ARM_VSHLuv1i64	= 2321,
 	ARM_VSHLuv2i32	= 2322,
 	ARM_VSHLuv2i64	= 2323,
 	ARM_VSHLuv4i16	= 2324,
 	ARM_VSHLuv4i32	= 2325,
 	ARM_VSHLuv8i16	= 2326,
 	ARM_VSHLuv8i8	= 2327,
 	ARM_VSHRNv2i32	= 2328,
 	ARM_VSHRNv4i16	= 2329,
 	ARM_VSHRNv8i8	= 2330,
 	ARM_VSHRsv16i8	= 2331,
 	ARM_VSHRsv1i64	= 2332,
 	ARM_VSHRsv2i32	= 2333,
 	ARM_VSHRsv2i64	= 2334,
 	ARM_VSHRsv4i16	= 2335,
 	ARM_VSHRsv4i32	= 2336,
 	ARM_VSHRsv8i16	= 2337,
 	ARM_VSHRsv8i8	= 2338,
 	ARM_VSHRuv16i8	= 2339,
 	ARM_VSHRuv1i64	= 2340,
 	ARM_VSHRuv2i32	= 2341,
 	ARM_VSHRuv2i64	= 2342,
 	ARM_VSHRuv4i16	= 2343,
 	ARM_VSHRuv4i32	= 2344,
 	ARM_VSHRuv8i16	= 2345,
 	ARM_VSHRuv8i8	= 2346,
 	ARM_VSHTOD	= 2347,
 	ARM_VSHTOH	= 2348,
 	ARM_VSHTOS	= 2349,
 	ARM_VSITOD	= 2350,
 	ARM_VSITOH	= 2351,
 	ARM_VSITOS	= 2352,
 	ARM_VSLIv16i8	= 2353,
 	ARM_VSLIv1i64	= 2354,
 	ARM_VSLIv2i32	= 2355,
 	ARM_VSLIv2i64	= 2356,
 	ARM_VSLIv4i16	= 2357,
 	ARM_VSLIv4i32	= 2358,
 	ARM_VSLIv8i16	= 2359,
 	ARM_VSLIv8i8	= 2360,
 	ARM_VSLTOD	= 2361,
 	ARM_VSLTOH	= 2362,
 	ARM_VSLTOS	= 2363,
 	ARM_VSQRTD	= 2364,
 	ARM_VSQRTH	= 2365,
 	ARM_VSQRTS	= 2366,
 	ARM_VSRAsv16i8	= 2367,
 	ARM_VSRAsv1i64	= 2368,
 	ARM_VSRAsv2i32	= 2369,
 	ARM_VSRAsv2i64	= 2370,
 	ARM_VSRAsv4i16	= 2371,
 	ARM_VSRAsv4i32	= 2372,
 	ARM_VSRAsv8i16	= 2373,
 	ARM_VSRAsv8i8	= 2374,
 	ARM_VSRAuv16i8	= 2375,
 	ARM_VSRAuv1i64	= 2376,
 	ARM_VSRAuv2i32	= 2377,
 	ARM_VSRAuv2i64	= 2378,
 	ARM_VSRAuv4i16	= 2379,
 	ARM_VSRAuv4i32	= 2380,
 	ARM_VSRAuv8i16	= 2381,
 	ARM_VSRAuv8i8	= 2382,
 	ARM_VSRIv16i8	= 2383,
 	ARM_VSRIv1i64	= 2384,
 	ARM_VSRIv2i32	= 2385,
 	ARM_VSRIv2i64	= 2386,
 	ARM_VSRIv4i16	= 2387,
 	ARM_VSRIv4i32	= 2388,
 	ARM_VSRIv8i16	= 2389,
 	ARM_VSRIv8i8	= 2390,
 	ARM_VST1LNd16	= 2391,
 	ARM_VST1LNd16_UPD	= 2392,
 	ARM_VST1LNd32	= 2393,
 	ARM_VST1LNd32_UPD	= 2394,
 	ARM_VST1LNd8	= 2395,
 	ARM_VST1LNd8_UPD	= 2396,
 	ARM_VST1d16	= 2403,
 	ARM_VST1d16Q	= 2404,
 	ARM_VST1d16Qwb_fixed	= 2406,
 	ARM_VST1d16Qwb_register	= 2407,
 	ARM_VST1d16T	= 2408,
 	ARM_VST1d16Twb_fixed	= 2410,
 	ARM_VST1d16Twb_register	= 2411,
 	ARM_VST1d16wb_fixed	= 2412,
 	ARM_VST1d16wb_register	= 2413,
 	ARM_VST1d32	= 2414,
 	ARM_VST1d32Q	= 2415,
 	ARM_VST1d32Qwb_fixed	= 2417,
 	ARM_VST1d32Qwb_register	= 2418,
 	ARM_VST1d32T	= 2419,
 	ARM_VST1d32Twb_fixed	= 2421,
 	ARM_VST1d32Twb_register	= 2422,
 	ARM_VST1d32wb_fixed	= 2423,
 	ARM_VST1d32wb_register	= 2424,
 	ARM_VST1d64	= 2425,
 	ARM_VST1d64Q	= 2426,
 	ARM_VST1d64Qwb_fixed	= 2430,
 	ARM_VST1d64Qwb_register	= 2431,
 	ARM_VST1d64T	= 2432,
 	ARM_VST1d64Twb_fixed	= 2436,
 	ARM_VST1d64Twb_register	= 2437,
 	ARM_VST1d64wb_fixed	= 2438,
 	ARM_VST1d64wb_register	= 2439,
 	ARM_VST1d8	= 2440,
 	ARM_VST1d8Q	= 2441,
 	ARM_VST1d8Qwb_fixed	= 2443,
 	ARM_VST1d8Qwb_register	= 2444,
 	ARM_VST1d8T	= 2445,
 	ARM_VST1d8Twb_fixed	= 2447,
 	ARM_VST1d8Twb_register	= 2448,
 	ARM_VST1d8wb_fixed	= 2449,
 	ARM_VST1d8wb_register	= 2450,
 	ARM_VST1q16	= 2451,
 	ARM_VST1q16wb_fixed	= 2456,
 	ARM_VST1q16wb_register	= 2457,
 	ARM_VST1q32	= 2458,
 	ARM_VST1q32wb_fixed	= 2463,
 	ARM_VST1q32wb_register	= 2464,
 	ARM_VST1q64	= 2465,
 	ARM_VST1q64wb_fixed	= 2470,
 	ARM_VST1q64wb_register	= 2471,
 	ARM_VST1q8	= 2472,
 	ARM_VST1q8wb_fixed	= 2477,
 	ARM_VST1q8wb_register	= 2478,
 	ARM_VST2LNd16	= 2479,
 	ARM_VST2LNd16_UPD	= 2482,
 	ARM_VST2LNd32	= 2483,
 	ARM_VST2LNd32_UPD	= 2486,
 	ARM_VST2LNd8	= 2487,
 	ARM_VST2LNd8_UPD	= 2490,
 	ARM_VST2LNq16	= 2491,
 	ARM_VST2LNq16_UPD	= 2494,
 	ARM_VST2LNq32	= 2495,
 	ARM_VST2LNq32_UPD	= 2498,
 	ARM_VST2b16	= 2499,
 	ARM_VST2b16wb_fixed	= 2500,
 	ARM_VST2b16wb_register	= 2501,
 	ARM_VST2b32	= 2502,
 	ARM_VST2b32wb_fixed	= 2503,
 	ARM_VST2b32wb_register	= 2504,
 	ARM_VST2b8	= 2505,
 	ARM_VST2b8wb_fixed	= 2506,
 	ARM_VST2b8wb_register	= 2507,
 	ARM_VST2d16	= 2508,
 	ARM_VST2d16wb_fixed	= 2509,
 	ARM_VST2d16wb_register	= 2510,
 	ARM_VST2d32	= 2511,
 	ARM_VST2d32wb_fixed	= 2512,
 	ARM_VST2d32wb_register	= 2513,
 	ARM_VST2d8	= 2514,
 	ARM_VST2d8wb_fixed	= 2515,
 	ARM_VST2d8wb_register	= 2516,
 	ARM_VST2q16	= 2517,
 	ARM_VST2q16wb_fixed	= 2521,
 	ARM_VST2q16wb_register	= 2522,
 	ARM_VST2q32	= 2523,
 	ARM_VST2q32wb_fixed	= 2527,
 	ARM_VST2q32wb_register	= 2528,
 	ARM_VST2q8	= 2529,
 	ARM_VST2q8wb_fixed	= 2533,
 	ARM_VST2q8wb_register	= 2534,
 	ARM_VST3LNd16	= 2535,
 	ARM_VST3LNd16_UPD	= 2538,
 	ARM_VST3LNd32	= 2539,
 	ARM_VST3LNd32_UPD	= 2542,
 	ARM_VST3LNd8	= 2543,
 	ARM_VST3LNd8_UPD	= 2546,
 	ARM_VST3LNq16	= 2547,
 	ARM_VST3LNq16_UPD	= 2550,
 	ARM_VST3LNq32	= 2551,
 	ARM_VST3LNq32_UPD	= 2554,
 	ARM_VST3d16	= 2555,
 	ARM_VST3d16_UPD	= 2558,
 	ARM_VST3d32	= 2559,
 	ARM_VST3d32_UPD	= 2562,
 	ARM_VST3d8	= 2563,
 	ARM_VST3d8_UPD	= 2566,
 	ARM_VST3q16	= 2567,
 	ARM_VST3q16_UPD	= 2569,
 	ARM_VST3q32	= 2572,
 	ARM_VST3q32_UPD	= 2574,
 	ARM_VST3q8	= 2577,
 	ARM_VST3q8_UPD	= 2579,
 	ARM_VST4LNd16	= 2582,
 	ARM_VST4LNd16_UPD	= 2585,
 	ARM_VST4LNd32	= 2586,
 	ARM_VST4LNd32_UPD	= 2589,
 	ARM_VST4LNd8	= 2590,
 	ARM_VST4LNd8_UPD	= 2593,
 	ARM_VST4LNq16	= 2594,
 	ARM_VST4LNq16_UPD	= 2597,
 	ARM_VST4LNq32	= 2598,
 	ARM_VST4LNq32_UPD	= 2601,
 	ARM_VST4d16	= 2602,
 	ARM_VST4d16_UPD	= 2605,
 	ARM_VST4d32	= 2606,
 	ARM_VST4d32_UPD	= 2609,
 	ARM_VST4d8	= 2610,
 	ARM_VST4d8_UPD	= 2613,
 	ARM_VST4q16	= 2614,
 	ARM_VST4q16_UPD	= 2616,
 	ARM_VST4q32	= 2619,
 	ARM_VST4q32_UPD	= 2621,
 	ARM_VST4q8	= 2624,
 	ARM_VST4q8_UPD	= 2626,
 	ARM_VSTMDDB_UPD	= 2629,
 	ARM_VSTMDIA	= 2630,
 	ARM_VSTMDIA_UPD	= 2631,
 	ARM_VSTMQIA	= 2632,
 	ARM_VSTMSDB_UPD	= 2633,
 	ARM_VSTMSIA	= 2634,
 	ARM_VSTMSIA_UPD	= 2635,
 	ARM_VSTRD	= 2636,
 	ARM_VSTRH	= 2637,
 	ARM_VSTRS	= 2638,
 	ARM_VSUBD	= 2639,
 	ARM_VSUBH	= 2640,
 	ARM_VSUBHNv2i32	= 2641,
 	ARM_VSUBHNv4i16	= 2642,
 	ARM_VSUBHNv8i8	= 2643,
 	ARM_VSUBLsv2i64	= 2644,
 	ARM_VSUBLsv4i32	= 2645,
 	ARM_VSUBLsv8i16	= 2646,
 	ARM_VSUBLuv2i64	= 2647,
 	ARM_VSUBLuv4i32	= 2648,
 	ARM_VSUBLuv8i16	= 2649,
 	ARM_VSUBS	= 2650,
 	ARM_VSUBWsv2i64	= 2651,
 	ARM_VSUBWsv4i32	= 2652,
 	ARM_VSUBWsv8i16	= 2653,
 	ARM_VSUBWuv2i64	= 2654,
 	ARM_VSUBWuv4i32	= 2655,
 	ARM_VSUBWuv8i16	= 2656,
 	ARM_VSUBfd	= 2657,
 	ARM_VSUBfq	= 2658,
 	ARM_VSUBhd	= 2659,
 	ARM_VSUBhq	= 2660,
 	ARM_VSUBv16i8	= 2661,
 	ARM_VSUBv1i64	= 2662,
 	ARM_VSUBv2i32	= 2663,
 	ARM_VSUBv2i64	= 2664,
 	ARM_VSUBv4i16	= 2665,
 	ARM_VSUBv4i32	= 2666,
 	ARM_VSUBv8i16	= 2667,
 	ARM_VSUBv8i8	= 2668,
 	ARM_VSWPd	= 2669,
 	ARM_VSWPq	= 2670,
 	ARM_VTBL1	= 2671,
 	ARM_VTBL2	= 2672,
 	ARM_VTBL3	= 2673,
 	ARM_VTBL4	= 2675,
 	ARM_VTBX1	= 2677,
 	ARM_VTBX2	= 2678,
 	ARM_VTBX3	= 2679,
 	ARM_VTBX4	= 2681,
 	ARM_VTOSHD	= 2683,
 	ARM_VTOSHH	= 2684,
 	ARM_VTOSHS	= 2685,
 	ARM_VTOSIRD	= 2686,
 	ARM_VTOSIRH	= 2687,
 	ARM_VTOSIRS	= 2688,
 	ARM_VTOSIZD	= 2689,
 	ARM_VTOSIZH	= 2690,
 	ARM_VTOSIZS	= 2691,
 	ARM_VTOSLD	= 2692,
 	ARM_VTOSLH	= 2693,
 	ARM_VTOSLS	= 2694,
 	ARM_VTOUHD	= 2695,
 	ARM_VTOUHH	= 2696,
 	ARM_VTOUHS	= 2697,
 	ARM_VTOUIRD	= 2698,
 	ARM_VTOUIRH	= 2699,
 	ARM_VTOUIRS	= 2700,
 	ARM_VTOUIZD	= 2701,
 	ARM_VTOUIZH	= 2702,
 	ARM_VTOUIZS	= 2703,
 	ARM_VTOULD	= 2704,
 	ARM_VTOULH	= 2705,
 	ARM_VTOULS	= 2706,
 	ARM_VTRNd16	= 2707,
 	ARM_VTRNd32	= 2708,
 	ARM_VTRNd8	= 2709,
 	ARM_VTRNq16	= 2710,
 	ARM_VTRNq32	= 2711,
 	ARM_VTRNq8	= 2712,
 	ARM_VTSTv16i8	= 2713,
 	ARM_VTSTv2i32	= 2714,
 	ARM_VTSTv4i16	= 2715,
 	ARM_VTSTv4i32	= 2716,
 	ARM_VTSTv8i16	= 2717,
 	ARM_VTSTv8i8	= 2718,
 	ARM_VUDOTD	= 2719,
 	ARM_VUDOTDI	= 2720,
 	ARM_VUDOTQ	= 2721,
 	ARM_VUDOTQI	= 2722,
 	ARM_VUHTOD	= 2723,
 	ARM_VUHTOH	= 2724,
 	ARM_VUHTOS	= 2725,
 	ARM_VUITOD	= 2726,
 	ARM_VUITOH	= 2727,
 	ARM_VUITOS	= 2728,
 	ARM_VULTOD	= 2729,
 	ARM_VULTOH	= 2730,
 	ARM_VULTOS	= 2731,
 	ARM_VUZPd16	= 2732,
 	ARM_VUZPd8	= 2733,
 	ARM_VUZPq16	= 2734,
 	ARM_VUZPq32	= 2735,
 	ARM_VUZPq8	= 2736,
 	ARM_VZIPd16	= 2737,
 	ARM_VZIPd8	= 2738,
 	ARM_VZIPq16	= 2739,
 	ARM_VZIPq32	= 2740,
 	ARM_VZIPq8	= 2741,
 	ARM_sysLDMDA	= 2742,
 	ARM_sysLDMDA_UPD	= 2743,
 	ARM_sysLDMDB	= 2744,
 	ARM_sysLDMDB_UPD	= 2745,
 	ARM_sysLDMIA	= 2746,
 	ARM_sysLDMIA_UPD	= 2747,
 	ARM_sysLDMIB	= 2748,
 	ARM_sysLDMIB_UPD	= 2749,
 	ARM_sysSTMDA	= 2750,
 	ARM_sysSTMDA_UPD	= 2751,
 	ARM_sysSTMDB	= 2752,
 	ARM_sysSTMDB_UPD	= 2753,
 	ARM_sysSTMIA	= 2754,
 	ARM_sysSTMIA_UPD	= 2755,
 	ARM_sysSTMIB	= 2756,
 	ARM_sysSTMIB_UPD	= 2757,
 	ARM_t2ADCri	= 2758,
 	ARM_t2ADCrr	= 2759,
 	ARM_t2ADCrs	= 2760,
 	ARM_t2ADDri	= 2761,
 	ARM_t2ADDri12	= 2762,
 	ARM_t2ADDrr	= 2763,
 	ARM_t2ADDrs	= 2764,
 	ARM_t2ADR	= 2765,
 	ARM_t2ANDri	= 2766,
 	ARM_t2ANDrr	= 2767,
 	ARM_t2ANDrs	= 2768,
 	ARM_t2ASRri	= 2769,
 	ARM_t2ASRrr	= 2770,
 	ARM_t2B	= 2771,
 	ARM_t2BFC	= 2772,
 	ARM_t2BFI	= 2773,
 	ARM_t2BICri	= 2774,
 	ARM_t2BICrr	= 2775,
 	ARM_t2BICrs	= 2776,
 	ARM_t2BXJ	= 2777,
 	ARM_t2Bcc	= 2778,
 	ARM_t2CDP	= 2779,
 	ARM_t2CDP2	= 2780,
 	ARM_t2CLREX	= 2781,
 	ARM_t2CLZ	= 2782,
 	ARM_t2CMNri	= 2783,
 	ARM_t2CMNzrr	= 2784,
 	ARM_t2CMNzrs	= 2785,
 	ARM_t2CMPri	= 2786,
 	ARM_t2CMPrr	= 2787,
 	ARM_t2CMPrs	= 2788,
 	ARM_t2CPS1p	= 2789,
 	ARM_t2CPS2p	= 2790,
 	ARM_t2CPS3p	= 2791,
 	ARM_t2CRC32B	= 2792,
 	ARM_t2CRC32CB	= 2793,
 	ARM_t2CRC32CH	= 2794,
 	ARM_t2CRC32CW	= 2795,
 	ARM_t2CRC32H	= 2796,
 	ARM_t2CRC32W	= 2797,
 	ARM_t2DBG	= 2798,
 	ARM_t2DCPS1	= 2799,
 	ARM_t2DCPS2	= 2800,
 	ARM_t2DCPS3	= 2801,
 	ARM_t2DMB	= 2802,
 	ARM_t2DSB	= 2803,
 	ARM_t2EORri	= 2804,
 	ARM_t2EORrr	= 2805,
 	ARM_t2EORrs	= 2806,
 	ARM_t2HINT	= 2807,
 	ARM_t2HVC	= 2808,
 	ARM_t2ISB	= 2809,
 	ARM_t2IT	= 2810,
 	ARM_t2LDA	= 2813,
 	ARM_t2LDAB	= 2814,
 	ARM_t2LDAEX	= 2815,
 	ARM_t2LDAEXB	= 2816,
 	ARM_t2LDAEXD	= 2817,
 	ARM_t2LDAEXH	= 2818,
 	ARM_t2LDAH	= 2819,
 	ARM_t2LDC2L_OFFSET	= 2820,
 	ARM_t2LDC2L_OPTION	= 2821,
 	ARM_t2LDC2L_POST	= 2822,
 	ARM_t2LDC2L_PRE	= 2823,
 	ARM_t2LDC2_OFFSET	= 2824,
 	ARM_t2LDC2_OPTION	= 2825,
 	ARM_t2LDC2_POST	= 2826,
 	ARM_t2LDC2_PRE	= 2827,
 	ARM_t2LDCL_OFFSET	= 2828,
 	ARM_t2LDCL_OPTION	= 2829,
 	ARM_t2LDCL_POST	= 2830,
 	ARM_t2LDCL_PRE	= 2831,
 	ARM_t2LDC_OFFSET	= 2832,
 	ARM_t2LDC_OPTION	= 2833,
 	ARM_t2LDC_POST	= 2834,
 	ARM_t2LDC_PRE	= 2835,
 	ARM_t2LDMDB	= 2836,
 	ARM_t2LDMDB_UPD	= 2837,
 	ARM_t2LDMIA	= 2838,
 	ARM_t2LDMIA_UPD	= 2839,
 	ARM_t2LDRBT	= 2840,
 	ARM_t2LDRB_POST	= 2841,
 	ARM_t2LDRB_PRE	= 2842,
 	ARM_t2LDRBi12	= 2843,
 	ARM_t2LDRBi8	= 2844,
 	ARM_t2LDRBpci	= 2845,
 	ARM_t2LDRBs	= 2846,
 	ARM_t2LDRD_POST	= 2847,
 	ARM_t2LDRD_PRE	= 2848,
 	ARM_t2LDRDi8	= 2849,
 	ARM_t2LDREX	= 2850,
 	ARM_t2LDREXB	= 2851,
 	ARM_t2LDREXD	= 2852,
 	ARM_t2LDREXH	= 2853,
 	ARM_t2LDRHT	= 2854,
 	ARM_t2LDRH_POST	= 2855,
 	ARM_t2LDRH_PRE	= 2856,
 	ARM_t2LDRHi12	= 2857,
 	ARM_t2LDRHi8	= 2858,
 	ARM_t2LDRHpci	= 2859,
 	ARM_t2LDRHs	= 2860,
 	ARM_t2LDRSBT	= 2861,
 	ARM_t2LDRSB_POST	= 2862,
 	ARM_t2LDRSB_PRE	= 2863,
 	ARM_t2LDRSBi12	= 2864,
 	ARM_t2LDRSBi8	= 2865,
 	ARM_t2LDRSBpci	= 2866,
 	ARM_t2LDRSBs	= 2867,
 	ARM_t2LDRSHT	= 2868,
 	ARM_t2LDRSH_POST	= 2869,
 	ARM_t2LDRSH_PRE	= 2870,
 	ARM_t2LDRSHi12	= 2871,
 	ARM_t2LDRSHi8	= 2872,
 	ARM_t2LDRSHpci	= 2873,
 	ARM_t2LDRSHs	= 2874,
 	ARM_t2LDRT	= 2875,
 	ARM_t2LDR_POST	= 2876,
 	ARM_t2LDR_PRE	= 2877,
 	ARM_t2LDRi12	= 2878,
 	ARM_t2LDRi8	= 2879,
 	ARM_t2LDRpci	= 2880,
 	ARM_t2LDRs	= 2881,
 	ARM_t2LSLri	= 2882,
 	ARM_t2LSLrr	= 2883,
 	ARM_t2LSRri	= 2884,
 	ARM_t2LSRrr	= 2885,
 	ARM_t2MCR	= 2886,
 	ARM_t2MCR2	= 2887,
 	ARM_t2MCRR	= 2888,
 	ARM_t2MCRR2	= 2889,
 	ARM_t2MLA	= 2890,
 	ARM_t2MLS	= 2891,
 	ARM_t2MOVTi16	= 2892,
 	ARM_t2MOVi	= 2893,
 	ARM_t2MOVi16	= 2894,
 	ARM_t2MOVr	= 2895,
 	ARM_t2MOVsra_flag	= 2896,
 	ARM_t2MOVsrl_flag	= 2897,
 	ARM_t2MRC	= 2898,
 	ARM_t2MRC2	= 2899,
 	ARM_t2MRRC	= 2900,
 	ARM_t2MRRC2	= 2901,
 	ARM_t2MRS_AR	= 2902,
 	ARM_t2MRS_M	= 2903,
 	ARM_t2MRSbanked	= 2904,
 	ARM_t2MRSsys_AR	= 2905,
 	ARM_t2MSR_AR	= 2906,
 	ARM_t2MSR_M	= 2907,
 	ARM_t2MSRbanked	= 2908,
 	ARM_t2MUL	= 2909,
 	ARM_t2MVNi	= 2910,
 	ARM_t2MVNr	= 2911,
 	ARM_t2MVNs	= 2912,
 	ARM_t2ORNri	= 2913,
 	ARM_t2ORNrr	= 2914,
 	ARM_t2ORNrs	= 2915,
 	ARM_t2ORRri	= 2916,
 	ARM_t2ORRrr	= 2917,
 	ARM_t2ORRrs	= 2918,
 	ARM_t2PKHBT	= 2919,
 	ARM_t2PKHTB	= 2920,
 	ARM_t2PLDWi12	= 2921,
 	ARM_t2PLDWi8	= 2922,
 	ARM_t2PLDWs	= 2923,
 	ARM_t2PLDi12	= 2924,
 	ARM_t2PLDi8	= 2925,
 	ARM_t2PLDpci	= 2926,
 	ARM_t2PLDs	= 2927,
 	ARM_t2PLIi12	= 2928,
 	ARM_t2PLIi8	= 2929,
 	ARM_t2PLIpci	= 2930,
 	ARM_t2PLIs	= 2931,
 	ARM_t2QADD	= 2932,
 	ARM_t2QADD16	= 2933,
 	ARM_t2QADD8	= 2934,
 	ARM_t2QASX	= 2935,
 	ARM_t2QDADD	= 2936,
 	ARM_t2QDSUB	= 2937,
 	ARM_t2QSAX	= 2938,
 	ARM_t2QSUB	= 2939,
 	ARM_t2QSUB16	= 2940,
 	ARM_t2QSUB8	= 2941,
 	ARM_t2RBIT	= 2942,
 	ARM_t2REV	= 2943,
 	ARM_t2REV16	= 2944,
 	ARM_t2REVSH	= 2945,
 	ARM_t2RFEDB	= 2946,
 	ARM_t2RFEDBW	= 2947,
 	ARM_t2RFEIA	= 2948,
 	ARM_t2RFEIAW	= 2949,
 	ARM_t2RORri	= 2950,
 	ARM_t2RORrr	= 2951,
 	ARM_t2RRX	= 2952,
 	ARM_t2RSBri	= 2953,
 	ARM_t2RSBrr	= 2954,
 	ARM_t2RSBrs	= 2955,
 	ARM_t2SADD16	= 2956,
 	ARM_t2SADD8	= 2957,
 	ARM_t2SASX	= 2958,
 	ARM_t2SBCri	= 2959,
 	ARM_t2SBCrr	= 2960,
 	ARM_t2SBCrs	= 2961,
 	ARM_t2SBFX	= 2962,
 	ARM_t2SDIV	= 2963,
 	ARM_t2SEL	= 2964,
 	ARM_t2SETPAN	= 2965,
 	ARM_t2SG	= 2966,
 	ARM_t2SHADD16	= 2967,
 	ARM_t2SHADD8	= 2968,
 	ARM_t2SHASX	= 2969,
 	ARM_t2SHSAX	= 2970,
 	ARM_t2SHSUB16	= 2971,
 	ARM_t2SHSUB8	= 2972,
 	ARM_t2SMC	= 2973,
 	ARM_t2SMLABB	= 2974,
 	ARM_t2SMLABT	= 2975,
 	ARM_t2SMLAD	= 2976,
 	ARM_t2SMLADX	= 2977,
 	ARM_t2SMLAL	= 2978,
 	ARM_t2SMLALBB	= 2979,
 	ARM_t2SMLALBT	= 2980,
 	ARM_t2SMLALD	= 2981,
 	ARM_t2SMLALDX	= 2982,
 	ARM_t2SMLALTB	= 2983,
 	ARM_t2SMLALTT	= 2984,
 	ARM_t2SMLATB	= 2985,
 	ARM_t2SMLATT	= 2986,
 	ARM_t2SMLAWB	= 2987,
 	ARM_t2SMLAWT	= 2988,
 	ARM_t2SMLSD	= 2989,
 	ARM_t2SMLSDX	= 2990,
 	ARM_t2SMLSLD	= 2991,
 	ARM_t2SMLSLDX	= 2992,
 	ARM_t2SMMLA	= 2993,
 	ARM_t2SMMLAR	= 2994,
 	ARM_t2SMMLS	= 2995,
 	ARM_t2SMMLSR	= 2996,
 	ARM_t2SMMUL	= 2997,
 	ARM_t2SMMULR	= 2998,
 	ARM_t2SMUAD	= 2999,
 	ARM_t2SMUADX	= 3000,
 	ARM_t2SMULBB	= 3001,
 	ARM_t2SMULBT	= 3002,
 	ARM_t2SMULL	= 3003,
 	ARM_t2SMULTB	= 3004,
 	ARM_t2SMULTT	= 3005,
 	ARM_t2SMULWB	= 3006,
 	ARM_t2SMULWT	= 3007,
 	ARM_t2SMUSD	= 3008,
 	ARM_t2SMUSDX	= 3009,
 	ARM_t2SRSDB	= 3010,
 	ARM_t2SRSDB_UPD	= 3011,
 	ARM_t2SRSIA	= 3012,
 	ARM_t2SRSIA_UPD	= 3013,
 	ARM_t2SSAT	= 3014,
 	ARM_t2SSAT16	= 3015,
 	ARM_t2SSAX	= 3016,
 	ARM_t2SSUB16	= 3017,
 	ARM_t2SSUB8	= 3018,
 	ARM_t2STC2L_OFFSET	= 3019,
 	ARM_t2STC2L_OPTION	= 3020,
 	ARM_t2STC2L_POST	= 3021,
 	ARM_t2STC2L_PRE	= 3022,
 	ARM_t2STC2_OFFSET	= 3023,
 	ARM_t2STC2_OPTION	= 3024,
 	ARM_t2STC2_POST	= 3025,
 	ARM_t2STC2_PRE	= 3026,
 	ARM_t2STCL_OFFSET	= 3027,
 	ARM_t2STCL_OPTION	= 3028,
 	ARM_t2STCL_POST	= 3029,
 	ARM_t2STCL_PRE	= 3030,
 	ARM_t2STC_OFFSET	= 3031,
 	ARM_t2STC_OPTION	= 3032,
 	ARM_t2STC_POST	= 3033,
 	ARM_t2STC_PRE	= 3034,
 	ARM_t2STL	= 3035,
 	ARM_t2STLB	= 3036,
 	ARM_t2STLEX	= 3037,
 	ARM_t2STLEXB	= 3038,
 	ARM_t2STLEXD	= 3039,
 	ARM_t2STLEXH	= 3040,
 	ARM_t2STLH	= 3041,
 	ARM_t2STMDB	= 3042,
 	ARM_t2STMDB_UPD	= 3043,
 	ARM_t2STMIA	= 3044,
 	ARM_t2STMIA_UPD	= 3045,
 	ARM_t2STRBT	= 3046,
 	ARM_t2STRB_POST	= 3047,
 	ARM_t2STRB_PRE	= 3048,
 	ARM_t2STRBi12	= 3049,
 	ARM_t2STRBi8	= 3050,
 	ARM_t2STRBs	= 3051,
 	ARM_t2STRD_POST	= 3052,
 	ARM_t2STRD_PRE	= 3053,
 	ARM_t2STRDi8	= 3054,
 	ARM_t2STREX	= 3055,
 	ARM_t2STREXB	= 3056,
 	ARM_t2STREXD	= 3057,
 	ARM_t2STREXH	= 3058,
 	ARM_t2STRHT	= 3059,
 	ARM_t2STRH_POST	= 3060,
 	ARM_t2STRH_PRE	= 3061,
 	ARM_t2STRHi12	= 3062,
 	ARM_t2STRHi8	= 3063,
 	ARM_t2STRHs	= 3064,
 	ARM_t2STRT	= 3065,
 	ARM_t2STR_POST	= 3066,
 	ARM_t2STR_PRE	= 3067,
 	ARM_t2STRi12	= 3068,
 	ARM_t2STRi8	= 3069,
 	ARM_t2STRs	= 3070,
 	ARM_t2SUBS_PC_LR	= 3071,
 	ARM_t2SUBri	= 3072,
 	ARM_t2SUBri12	= 3073,
 	ARM_t2SUBrr	= 3074,
 	ARM_t2SUBrs	= 3075,
 	ARM_t2SXTAB	= 3076,
 	ARM_t2SXTAB16	= 3077,
 	ARM_t2SXTAH	= 3078,
 	ARM_t2SXTB	= 3079,
 	ARM_t2SXTB16	= 3080,
 	ARM_t2SXTH	= 3081,
 	ARM_t2TBB	= 3082,
 	ARM_t2TBH	= 3083,
 	ARM_t2TEQri	= 3084,
 	ARM_t2TEQrr	= 3085,
 	ARM_t2TEQrs	= 3086,
 	ARM_t2TSB	= 3087,
 	ARM_t2TSTri	= 3088,
 	ARM_t2TSTrr	= 3089,
 	ARM_t2TSTrs	= 3090,
 	ARM_t2TT	= 3091,
 	ARM_t2TTA	= 3092,
 	ARM_t2TTAT	= 3093,
 	ARM_t2TTT	= 3094,
 	ARM_t2UADD16	= 3095,
 	ARM_t2UADD8	= 3096,
 	ARM_t2UASX	= 3097,
 	ARM_t2UBFX	= 3098,
 	ARM_t2UDF	= 3099,
 	ARM_t2UDIV	= 3100,
 	ARM_t2UHADD16	= 3101,
 	ARM_t2UHADD8	= 3102,
 	ARM_t2UHASX	= 3103,
 	ARM_t2UHSAX	= 3104,
 	ARM_t2UHSUB16	= 3105,
 	ARM_t2UHSUB8	= 3106,
 	ARM_t2UMAAL	= 3107,
 	ARM_t2UMLAL	= 3108,
 	ARM_t2UMULL	= 3109,
 	ARM_t2UQADD16	= 3110,
 	ARM_t2UQADD8	= 3111,
 	ARM_t2UQASX	= 3112,
 	ARM_t2UQSAX	= 3113,
 	ARM_t2UQSUB16	= 3114,
 	ARM_t2UQSUB8	= 3115,
 	ARM_t2USAD8	= 3116,
 	ARM_t2USADA8	= 3117,
 	ARM_t2USAT	= 3118,
 	ARM_t2USAT16	= 3119,
 	ARM_t2USAX	= 3120,
 	ARM_t2USUB16	= 3121,
 	ARM_t2USUB8	= 3122,
 	ARM_t2UXTAB	= 3123,
 	ARM_t2UXTAB16	= 3124,
 	ARM_t2UXTAH	= 3125,
 	ARM_t2UXTB	= 3126,
 	ARM_t2UXTB16	= 3127,
 	ARM_t2UXTH	= 3128,
 	ARM_tADC	= 3129,
 	ARM_tADDhirr	= 3130,
 	ARM_tADDi3	= 3131,
 	ARM_tADDi8	= 3132,
 	ARM_tADDrSP	= 3133,
 	ARM_tADDrSPi	= 3134,
 	ARM_tADDrr	= 3135,
 	ARM_tADDspi	= 3136,
 	ARM_tADDspr	= 3137,
 	ARM_tADR	= 3138,
 	ARM_tAND	= 3139,
 	ARM_tASRri	= 3140,
 	ARM_tASRrr	= 3141,
 	ARM_tB	= 3142,
 	ARM_tBIC	= 3143,
 	ARM_tBKPT	= 3144,
 	ARM_tBL	= 3145,
 	ARM_tBLXNSr	= 3146,
 	ARM_tBLXi	= 3147,
 	ARM_tBLXr	= 3148,
 	ARM_tBX	= 3149,
 	ARM_tBXNS	= 3150,
 	ARM_tBcc	= 3151,
 	ARM_tCBNZ	= 3152,
 	ARM_tCBZ	= 3153,
 	ARM_tCMNz	= 3154,
 	ARM_tCMPhir	= 3155,
 	ARM_tCMPi8	= 3156,
 	ARM_tCMPr	= 3157,
 	ARM_tCPS	= 3158,
 	ARM_tEOR	= 3159,
 	ARM_tHINT	= 3160,
 	ARM_tHLT	= 3161,
 	ARM_tLDMIA	= 3165,
 	ARM_tLDRBi	= 3166,
 	ARM_tLDRBr	= 3167,
 	ARM_tLDRHi	= 3168,
 	ARM_tLDRHr	= 3169,
 	ARM_tLDRSB	= 3170,
 	ARM_tLDRSH	= 3171,
 	ARM_tLDRi	= 3172,
 	ARM_tLDRpci	= 3173,
 	ARM_tLDRr	= 3174,
 	ARM_tLDRspi	= 3175,
 	ARM_tLSLri	= 3176,
 	ARM_tLSLrr	= 3177,
 	ARM_tLSRri	= 3178,
 	ARM_tLSRrr	= 3179,
 	ARM_tMOVSr	= 3180,
 	ARM_tMOVi8	= 3181,
 	ARM_tMOVr	= 3182,
 	ARM_tMUL	= 3183,
 	ARM_tMVN	= 3184,
 	ARM_tORR	= 3185,
 	ARM_tPICADD	= 3186,
 	ARM_tPOP	= 3187,
 	ARM_tPUSH	= 3188,
 	ARM_tREV	= 3189,
 	ARM_tREV16	= 3190,
 	ARM_tREVSH	= 3191,
 	ARM_tROR	= 3192,
 	ARM_tRSB	= 3193,
 	ARM_tSBC	= 3194,
 	ARM_tSETEND	= 3195,
 	ARM_tSTMIA_UPD	= 3196,
 	ARM_tSTRBi	= 3197,
 	ARM_tSTRBr	= 3198,
 	ARM_tSTRHi	= 3199,
 	ARM_tSTRHr	= 3200,
 	ARM_tSTRi	= 3201,
 	ARM_tSTRr	= 3202,
 	ARM_tSTRspi	= 3203,
 	ARM_tSUBi3	= 3204,
 	ARM_tSUBi8	= 3205,
 	ARM_tSUBrr	= 3206,
 	ARM_tSUBspi	= 3207,
 	ARM_tSVC	= 3208,
 	ARM_tSXTB	= 3209,
 	ARM_tSXTH	= 3210,
 	ARM_tTRAP	= 3211,
 	ARM_tTST	= 3212,
 	ARM_tUDF	= 3213,
 	ARM_tUXTB	= 3214,
 	ARM_tUXTH	= 3215,
+	ARM_t__brkdiv0	= 3216,
 	ARM_INSTRUCTION_LIST_END = 3217
 };
 
 #endif // GET_INSTRINFO_ENUM
 
 #ifdef GET_INSTRINFO_MC_DESC
 #undef GET_INSTRINFO_MC_DESC
 
 #define nullptr 0
diff --git a/arch/ARM/ARMMappingInsn.inc b/arch/ARM/ARMMappingInsn.inc
index 80db83a4..fa9d9080 100644
--- a/arch/ARM/ARMMappingInsn.inc
+++ b/arch/ARM/ARMMappingInsn.inc
@@ -1,18771 +1,18778 @@
 /* Capstone Disassembly Engine, http://www.capstone-engine.org */
 /* This is auto-gen data for Capstone disassembly engine (www.capstone-engine.org) */
 /* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
 
 
 {
 	ARM_ASRi, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ASRr, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ITasm, ARM_INS_IT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRBT_POST, ARM_INS_LDRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRConstPool, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRT_POST, ARM_INS_LDRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LSLi, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LSLr, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LSRi, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LSRr, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RORi, ARM_INS_ROR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RORr, ARM_INS_ROR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RRXi, ARM_INS_RRX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRBT_POST, ARM_INS_STRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRT_POST, ARM_INS_STRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdAsm_16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdAsm_32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdAsm_8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdWB_fixed_Asm_16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdWB_fixed_Asm_32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdWB_fixed_Asm_8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdWB_register_Asm_16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdWB_register_Asm_32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNdWB_register_Asm_8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdAsm_16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdAsm_32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdAsm_8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdWB_fixed_Asm_16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdWB_fixed_Asm_32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdWB_fixed_Asm_8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdWB_register_Asm_16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdWB_register_Asm_32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNdWB_register_Asm_8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNqAsm_16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNqAsm_32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNqWB_fixed_Asm_16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNqWB_fixed_Asm_32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNqWB_register_Asm_16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNqWB_register_Asm_32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdAsm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdAsm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdAsm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdWB_fixed_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdWB_fixed_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdWB_fixed_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdWB_register_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdWB_register_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPdWB_register_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqAsm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqAsm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqAsm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqWB_fixed_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqWB_fixed_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqWB_fixed_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqWB_register_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqWB_register_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPqWB_register_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdAsm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdAsm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdAsm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdWB_fixed_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdWB_fixed_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdWB_fixed_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdWB_register_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdWB_register_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNdWB_register_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNqAsm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNqAsm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNqWB_fixed_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNqWB_fixed_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNqWB_register_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNqWB_register_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dAsm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dAsm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dAsm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dWB_fixed_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dWB_fixed_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dWB_fixed_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dWB_register_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dWB_register_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3dWB_register_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qAsm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qAsm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qAsm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qWB_fixed_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qWB_fixed_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qWB_fixed_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qWB_register_Asm_16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qWB_register_Asm_32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3qWB_register_Asm_8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdAsm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdAsm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdAsm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdWB_fixed_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdWB_fixed_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdWB_fixed_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdWB_register_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdWB_register_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPdWB_register_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqAsm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqAsm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqAsm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqWB_fixed_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqWB_fixed_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqWB_fixed_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqWB_register_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqWB_register_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPqWB_register_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdAsm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdAsm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdAsm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdWB_fixed_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdWB_fixed_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdWB_fixed_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdWB_register_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdWB_register_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNdWB_register_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNqAsm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNqAsm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNqWB_fixed_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNqWB_fixed_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNqWB_register_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNqWB_register_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dAsm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dAsm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dAsm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dWB_fixed_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dWB_fixed_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dWB_fixed_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dWB_register_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dWB_register_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4dWB_register_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qAsm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qAsm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qAsm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qWB_fixed_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qWB_fixed_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qWB_fixed_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qWB_register_Asm_16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qWB_register_Asm_32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4qWB_register_Asm_8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdAsm_16, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdAsm_32, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdAsm_8, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdWB_fixed_Asm_16, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdWB_fixed_Asm_32, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdWB_fixed_Asm_8, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdWB_register_Asm_16, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdWB_register_Asm_32, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNdWB_register_Asm_8, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdAsm_16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdAsm_32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdAsm_8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdWB_fixed_Asm_16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdWB_fixed_Asm_32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdWB_fixed_Asm_8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdWB_register_Asm_16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdWB_register_Asm_32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNdWB_register_Asm_8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNqAsm_16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNqAsm_32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNqWB_fixed_Asm_16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNqWB_fixed_Asm_32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNqWB_register_Asm_16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNqWB_register_Asm_32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdAsm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdAsm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdAsm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdWB_fixed_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdWB_fixed_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdWB_fixed_Asm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdWB_register_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdWB_register_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNdWB_register_Asm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNqAsm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNqAsm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNqWB_fixed_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNqWB_fixed_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNqWB_register_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNqWB_register_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dAsm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dAsm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dAsm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dWB_fixed_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dWB_fixed_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dWB_fixed_Asm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dWB_register_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dWB_register_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3dWB_register_Asm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qAsm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qAsm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qAsm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qWB_fixed_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qWB_fixed_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qWB_fixed_Asm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qWB_register_Asm_16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qWB_register_Asm_32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3qWB_register_Asm_8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdAsm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdAsm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdAsm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdWB_fixed_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdWB_fixed_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdWB_fixed_Asm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdWB_register_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdWB_register_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNdWB_register_Asm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNqAsm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNqAsm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNqWB_fixed_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNqWB_fixed_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNqWB_register_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNqWB_register_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dAsm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dAsm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dAsm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dWB_fixed_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dWB_fixed_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dWB_fixed_Asm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dWB_register_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dWB_register_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4dWB_register_Asm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qAsm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qAsm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qAsm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qWB_fixed_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qWB_fixed_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qWB_fixed_Asm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qWB_register_Asm_16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qWB_register_Asm_32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4qWB_register_Asm_8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRBpcrel, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRConstPool, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRHpcrel, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSBpcrel, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSHpcrel, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRpcrel, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVSsi, ARM_INS_MOVS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVSsr, ARM_INS_MOVS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVsi, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVsr, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRConstPool, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADCri, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADCrr, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADCrsi, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADCrsr, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADDri, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADDrr, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADDrsi, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADDrsr, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ADR, ARM_INS_ADR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_AESD, ARM_INS_AESD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_AESE, ARM_INS_AESE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_AESIMC, ARM_INS_AESIMC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_AESMC, ARM_INS_AESMC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ANDri, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ANDrr, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ANDrsi, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ANDrsr, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BFC, ARM_INS_BFC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BFI, ARM_INS_BFI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BICri, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BICrr, ARM_INS_BIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BICrsi, ARM_INS_BIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BICrsr, ARM_INS_BIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BKPT, ARM_INS_BKPT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_BL, ARM_INS_BL,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_BLX, ARM_INS_BLX,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_V5T, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_BLX_pred, ARM_INS_BLX,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_ARM, ARM_GRP_V5T, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_BLXi, ARM_INS_BLX,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, ARM_GRP_V5T, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_BL_pred, ARM_INS_BL,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_BX, ARM_INS_BX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_ARM, ARM_GRP_V4T, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_BXJ, ARM_INS_BXJ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_ARM, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_BX_RET, ARM_INS_BX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_ARM, ARM_GRP_V4T, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_BX_pred, ARM_INS_BX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_ARM, ARM_GRP_V4T, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_Bcc, ARM_INS_B,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_CDP, ARM_INS_CDP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CDP2, ARM_INS_CDP2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CLREX, ARM_INS_CLREX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CLZ, ARM_INS_CLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5T, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMNri, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMNzrr, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMNzrsi, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMNzrsr, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMPri, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMPrr, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMPrsi, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CMPrsr, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CPS1p, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CPS2p, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CPS3p, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CRC32B, ARM_INS_CRC32B,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CRC32CB, ARM_INS_CRC32CB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CRC32CH, ARM_INS_CRC32CH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CRC32CW, ARM_INS_CRC32CW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CRC32H, ARM_INS_CRC32H,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_CRC32W, ARM_INS_CRC32W,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_DBG, ARM_INS_DBG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_DMB, ARM_INS_DMB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_DATABARRIER, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_DSB, ARM_INS_DFB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_DATABARRIER, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_EORri, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_EORrr, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_EORrsi, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_EORrsr, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ERET, ARM_INS_ERET,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_ARM, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FCONSTD, ARM_INS_FCONSTD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP3, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FCONSTH, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FCONSTS, ARM_INS_FCONSTS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP3, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FLDMXDB_UPD, ARM_INS_FLDMDBX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FLDMXIA, ARM_INS_FLDMIAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FLDMXIA_UPD, ARM_INS_FLDMIAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FMSTAT, ARM_INS_FMSTAT,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR_NZCV, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FSTMXDB_UPD, ARM_INS_FSTMDBX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FSTMXIA, ARM_INS_FSTMIAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_FSTMXIA_UPD, ARM_INS_FSTMIAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_HINT, ARM_INS_CSDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_HLT, ARM_INS_HLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_HVC, ARM_INS_HVC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ISB, ARM_INS_ISB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_DATABARRIER, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDA, ARM_INS_LDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDAB, ARM_INS_LDAB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDAEX, ARM_INS_LDAEX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDAEXB, ARM_INS_LDAEXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDAEXD, ARM_INS_LDAEXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDAEXH, ARM_INS_LDAEXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDAH, ARM_INS_LDAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2L_OFFSET, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2L_OPTION, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2L_POST, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2L_PRE, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2_OFFSET, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2_OPTION, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2_POST, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC2_PRE, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDCL_OFFSET, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDCL_OPTION, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDCL_POST, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDCL_PRE, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC_OFFSET, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC_OPTION, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC_POST, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDC_PRE, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMDA, ARM_INS_LDMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMDA_UPD, ARM_INS_LDMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMDB, ARM_INS_LDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMDB_UPD, ARM_INS_LDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMIA, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMIA_UPD, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMIB, ARM_INS_LDMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDMIB_UPD, ARM_INS_LDMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRBT_POST_IMM, ARM_INS_LDRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRBT_POST_REG, ARM_INS_LDRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRB_POST_IMM, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRB_POST_REG, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRB_PRE_IMM, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRB_PRE_REG, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRBi12, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRBrs, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRD, ARM_INS_LDRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRD_POST, ARM_INS_LDRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRD_PRE, ARM_INS_LDRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDREX, ARM_INS_LDREX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDREXB, ARM_INS_LDREXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDREXD, ARM_INS_LDREXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDREXH, ARM_INS_LDREXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRH, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRHTi, ARM_INS_LDRHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRHTr, ARM_INS_LDRHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRH_POST, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRH_PRE, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSB, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSBTi, ARM_INS_LDRSBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSBTr, ARM_INS_LDRSBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSB_POST, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSB_PRE, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSH, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSHTi, ARM_INS_LDRSHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSHTr, ARM_INS_LDRSHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSH_POST, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRSH_PRE, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRT_POST_IMM, ARM_INS_LDRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRT_POST_REG, ARM_INS_LDRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDR_POST_IMM, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDR_POST_REG, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDR_PRE_IMM, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDR_PRE_REG, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRcp, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRi12, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_LDRrs, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MCR, ARM_INS_MCR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MCR2, ARM_INS_MCR2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MCRR, ARM_INS_MCRR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MCRR2, ARM_INS_MCRR2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MLA, ARM_INS_MLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MLS, ARM_INS_MLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVPCLR, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVTi16, ARM_INS_MOVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVi, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVi16, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVr, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVr_TC, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVsi, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MOVsr, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRC, ARM_INS_MRC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRC2, ARM_INS_MRC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRRC, ARM_INS_MRRC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRRC2, ARM_INS_MRRC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRS, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRSbanked, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MRSsys, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MSR, ARM_INS_MSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MSRbanked, ARM_INS_MSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MSRi, ARM_INS_MSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MUL, ARM_INS_MUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MVNi, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MVNr, ARM_INS_MVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MVNsi, ARM_INS_MVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_MVNsr, ARM_INS_MVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ORRri, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ORRrr, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ORRrsi, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_ORRrsr, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PKHBT, ARM_INS_PKHBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PKHTB, ARM_INS_PKHTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PLDWi12, ARM_INS_PLDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V7, ARM_GRP_MULTPRO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PLDWrs, ARM_INS_PLDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V7, ARM_GRP_MULTPRO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PLDi12, ARM_INS_PLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PLDrs, ARM_INS_PLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PLIi12, ARM_INS_PLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_PLIrs, ARM_INS_PLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QADD, ARM_INS_QADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QADD16, ARM_INS_QADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QADD8, ARM_INS_QADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QASX, ARM_INS_QASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QDADD, ARM_INS_QDADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QDSUB, ARM_INS_QDSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QSAX, ARM_INS_QSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QSUB, ARM_INS_QSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QSUB16, ARM_INS_QSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_QSUB8, ARM_INS_QSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RBIT, ARM_INS_RBIT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_REV, ARM_INS_REV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_REV16, ARM_INS_REV16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_REVSH, ARM_INS_REVSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEDA, ARM_INS_RFEDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEDA_UPD, ARM_INS_RFEDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEDB, ARM_INS_RFEDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEDB_UPD, ARM_INS_RFEDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEIA, ARM_INS_RFEIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEIA_UPD, ARM_INS_RFEIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEIB, ARM_INS_RFEIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RFEIB_UPD, ARM_INS_RFEIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSBri, ARM_INS_NEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSBrr, ARM_INS_RSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSBrsi, ARM_INS_RSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSBrsr, ARM_INS_RSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSCri, ARM_INS_RSC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSCrr, ARM_INS_RSC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSCrsi, ARM_INS_RSC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_RSCrsr, ARM_INS_RSC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SADD16, ARM_INS_SADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SADD8, ARM_INS_SADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SASX, ARM_INS_SASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SBCri, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SBCrr, ARM_INS_SBC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SBCrsi, ARM_INS_SBC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SBCrsr, ARM_INS_SBC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SBFX, ARM_INS_SBFX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SDIV, ARM_INS_SDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SEL, ARM_INS_SEL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SETEND, ARM_INS_SETEND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SETPAN, ARM_INS_SETPAN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA1C, ARM_INS_SHA1C,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA1H, ARM_INS_SHA1H,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA1M, ARM_INS_SHA1M,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA1P, ARM_INS_SHA1P,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA1SU0, ARM_INS_SHA1SU0,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA1SU1, ARM_INS_SHA1SU1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA256H, ARM_INS_SHA256H,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA256H2, ARM_INS_SHA256H2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA256SU0, ARM_INS_SHA256SU0,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHA256SU1, ARM_INS_SHA256SU1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHADD16, ARM_INS_SHADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHADD8, ARM_INS_SHADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHASX, ARM_INS_SHASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHSAX, ARM_INS_SHSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHSUB16, ARM_INS_SHSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SHSUB8, ARM_INS_SHSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMC, ARM_INS_SMC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_ARM, ARM_GRP_TRUSTZONE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLABB, ARM_INS_SMLABB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLABT, ARM_INS_SMLABT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLAD, ARM_INS_SMLAD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLADX, ARM_INS_SMLADX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLAL, ARM_INS_SMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLALBB, ARM_INS_SMLALBB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLALBT, ARM_INS_SMLALBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLALD, ARM_INS_SMLALD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLALDX, ARM_INS_SMLALDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLALTB, ARM_INS_SMLALTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLALTT, ARM_INS_SMLALTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLATB, ARM_INS_SMLATB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLATT, ARM_INS_SMLATT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLAWB, ARM_INS_SMLAWB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLAWT, ARM_INS_SMLAWT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLSD, ARM_INS_SMLSD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLSDX, ARM_INS_SMLSDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLSLD, ARM_INS_SMLSLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMLSLDX, ARM_INS_SMLSLDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMMLA, ARM_INS_SMMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMMLAR, ARM_INS_SMMLAR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMMLS, ARM_INS_SMMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMMLSR, ARM_INS_SMMLSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMMUL, ARM_INS_SMMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMMULR, ARM_INS_SMMULR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMUAD, ARM_INS_SMUAD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMUADX, ARM_INS_SMUADX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULBB, ARM_INS_SMULBB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULBT, ARM_INS_SMULBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULL, ARM_INS_SMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULTB, ARM_INS_SMULTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULTT, ARM_INS_SMULTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULWB, ARM_INS_SMULWB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMULWT, ARM_INS_SMULWT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMUSD, ARM_INS_SMUSD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SMUSDX, ARM_INS_SMUSDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSDA, ARM_INS_SRSDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSDA_UPD, ARM_INS_SRSDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSDB, ARM_INS_SRSDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSDB_UPD, ARM_INS_SRSDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSIA, ARM_INS_SRSIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSIA_UPD, ARM_INS_SRSIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSIB, ARM_INS_SRSIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SRSIB_UPD, ARM_INS_SRSIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SSAT, ARM_INS_SSAT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SSAT16, ARM_INS_SSAT16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SSAX, ARM_INS_SSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SSUB16, ARM_INS_SSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SSUB8, ARM_INS_SSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2L_OFFSET, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2L_OPTION, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2L_POST, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2L_PRE, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2_OFFSET, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2_OPTION, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2_POST, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC2_PRE, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STCL_OFFSET, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STCL_OPTION, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STCL_POST, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STCL_PRE, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC_OFFSET, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC_OPTION, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC_POST, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STC_PRE, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STL, ARM_INS_STL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STLB, ARM_INS_STLB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STLEX, ARM_INS_STLEX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STLEXB, ARM_INS_STLEXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STLEXD, ARM_INS_STLEXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STLEXH, ARM_INS_STLEXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STLH, ARM_INS_STLH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMDA, ARM_INS_STMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMDA_UPD, ARM_INS_STMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMDB, ARM_INS_STMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMDB_UPD, ARM_INS_PUSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMIA, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMIA_UPD, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMIB, ARM_INS_STMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STMIB_UPD, ARM_INS_STMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRBT_POST_IMM, ARM_INS_STRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRBT_POST_REG, ARM_INS_STRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRB_POST_IMM, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRB_POST_REG, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRB_PRE_IMM, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRB_PRE_REG, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRBi12, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRBrs, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRD, ARM_INS_STRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V5TE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRD_POST, ARM_INS_STRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRD_PRE, ARM_INS_STRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STREX, ARM_INS_STREX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STREXB, ARM_INS_STREXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STREXD, ARM_INS_STREXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STREXH, ARM_INS_STREXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRH, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRHTi, ARM_INS_STRHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRHTr, ARM_INS_STRHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRH_POST, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRH_PRE, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRT_POST_IMM, ARM_INS_STRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRT_POST_REG, ARM_INS_STRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STR_POST_IMM, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STR_POST_REG, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STR_PRE_IMM, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STR_PRE_REG, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRi12, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_STRrs, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SUBri, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SUBrr, ARM_INS_SUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SUBrsi, ARM_INS_SUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SUBrsr, ARM_INS_SUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SVC, ARM_INS_SVC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_ARM, ARM_GRP_INT, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SWP, ARM_INS_SWP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SWPB, ARM_INS_SWPB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SXTAB, ARM_INS_SXTAB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SXTAB16, ARM_INS_SXTAB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SXTAH, ARM_INS_SXTAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SXTB, ARM_INS_SXTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SXTB16, ARM_INS_SXTB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_SXTH, ARM_INS_SXTH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TEQri, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TEQrr, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TEQrsi, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TEQrsr, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TRAP, ARM_INS_TRAP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TRAPNaCl, ARM_INS_TRAP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TSB, ARM_INS_TSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TSTri, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TSTrr, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TSTrsi, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_TSTrsr, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UADD16, ARM_INS_UADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UADD8, ARM_INS_UADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UASX, ARM_INS_UASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UBFX, ARM_INS_UBFX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6T2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UDF, ARM_INS_UDF,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UDIV, ARM_INS_UDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UHADD16, ARM_INS_UHADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UHADD8, ARM_INS_UHADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UHASX, ARM_INS_UHASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UHSAX, ARM_INS_UHSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UHSUB16, ARM_INS_UHSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UHSUB8, ARM_INS_UHSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UMAAL, ARM_INS_UMAAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UMLAL, ARM_INS_UMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UMULL, ARM_INS_UMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UQADD16, ARM_INS_UQADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UQADD8, ARM_INS_UQADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UQASX, ARM_INS_UQASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UQSAX, ARM_INS_UQSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UQSUB16, ARM_INS_UQSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UQSUB8, ARM_INS_UQSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USAD8, ARM_INS_USAD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USADA8, ARM_INS_USADA8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USAT, ARM_INS_USAT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USAT16, ARM_INS_USAT16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USAX, ARM_INS_USAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USUB16, ARM_INS_USUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_USUB8, ARM_INS_USUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UXTAB, ARM_INS_UXTAB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UXTAB16, ARM_INS_UXTAB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UXTAH, ARM_INS_UXTAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UXTB, ARM_INS_UXTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UXTB16, ARM_INS_UXTB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_UXTH, ARM_INS_UXTH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABALsv2i64, ARM_INS_VABAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABALsv4i32, ARM_INS_VABAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABALsv8i16, ARM_INS_VABAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABALuv2i64, ARM_INS_VABAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABALuv4i32, ARM_INS_VABAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABALuv8i16, ARM_INS_VABAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAsv16i8, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAsv2i32, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAsv4i16, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAsv4i32, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAsv8i16, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAsv8i8, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAuv16i8, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAuv2i32, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAuv4i16, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAuv4i32, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAuv8i16, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABAuv8i8, ARM_INS_VABA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDLsv2i64, ARM_INS_VABDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDLsv4i32, ARM_INS_VABDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDLsv8i16, ARM_INS_VABDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDLuv2i64, ARM_INS_VABDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDLuv4i32, ARM_INS_VABDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDLuv8i16, ARM_INS_VABDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDfd, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDfq, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDhd, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDhq, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDsv16i8, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDsv2i32, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDsv4i16, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDsv4i32, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDsv8i16, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDsv8i8, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDuv16i8, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDuv2i32, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDuv4i16, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDuv4i32, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDuv8i16, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABDuv8i8, ARM_INS_VABD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSD, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSH, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSS, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSfd, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSfq, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABShd, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABShq, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSv16i8, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSv2i32, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSv4i16, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSv4i32, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSv8i16, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VABSv8i8, ARM_INS_VABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGEfd, ARM_INS_VACGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGEfq, ARM_INS_VACGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGEhd, ARM_INS_VACGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGEhq, ARM_INS_VACGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGTfd, ARM_INS_VACGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGTfq, ARM_INS_VACGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGThd, ARM_INS_VACGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VACGThq, ARM_INS_VACGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDD, ARM_INS_FADDD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDH, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDHNv2i32, ARM_INS_VADDHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDHNv4i16, ARM_INS_VADDHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDHNv8i8, ARM_INS_VADDHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDLsv2i64, ARM_INS_VADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDLsv4i32, ARM_INS_VADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDLsv8i16, ARM_INS_VADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDLuv2i64, ARM_INS_VADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDLuv4i32, ARM_INS_VADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDLuv8i16, ARM_INS_VADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDS, ARM_INS_FADDS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDWsv2i64, ARM_INS_VADDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDWsv4i32, ARM_INS_VADDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDWsv8i16, ARM_INS_VADDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDWuv2i64, ARM_INS_VADDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDWuv4i32, ARM_INS_VADDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDWuv8i16, ARM_INS_VADDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDfd, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDfq, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDhd, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDhq, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv16i8, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv1i64, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv2i32, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv2i64, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv4i16, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv4i32, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv8i16, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VADDv8i8, ARM_INS_VADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VANDd, ARM_INS_VAND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VANDq, ARM_INS_VAND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBICd, ARM_INS_VBIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBICiv2i32, ARM_INS_VAND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBICiv4i16, ARM_INS_VAND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBICiv4i32, ARM_INS_VAND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBICiv8i16, ARM_INS_VAND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBICq, ARM_INS_VBIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBIFd, ARM_INS_VBIF,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBIFq, ARM_INS_VBIF,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBITd, ARM_INS_VBIT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBITq, ARM_INS_VBIT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBSLd, ARM_INS_VBSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VBSLq, ARM_INS_VBSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCADDv2f32, ARM_INS_VCADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCADDv4f16, ARM_INS_VCADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCADDv4f32, ARM_INS_VCADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCADDv8f16, ARM_INS_VCADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQfd, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQfq, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQhd, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQhq, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQv16i8, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQv2i32, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQv4i16, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQv4i32, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQv8i16, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQv8i8, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv16i8, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv2f32, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv2i32, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv4f16, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv4f32, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv4i16, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv4i32, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv8f16, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv8i16, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCEQzv8i8, ARM_INS_VCEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEfd, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEfq, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEhd, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEhq, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEsv16i8, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEsv2i32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEsv4i16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEsv4i32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEsv8i16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEsv8i8, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEuv16i8, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEuv2i32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEuv4i16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEuv4i32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEuv8i16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEuv8i8, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv16i8, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv2f32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv2i32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv4f16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv4f32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv4i16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv4i32, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv8f16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv8i16, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGEzv8i8, ARM_INS_VCGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTfd, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTfq, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGThd, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGThq, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTsv16i8, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTsv2i32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTsv4i16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTsv4i32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTsv8i16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTsv8i8, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTuv16i8, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTuv2i32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTuv4i16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTuv4i32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTuv8i16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTuv8i8, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv16i8, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv2f32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv2i32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv4f16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv4f32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv4i16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv4i32, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv8f16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv8i16, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCGTzv8i8, ARM_INS_VCGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv16i8, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv2f32, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv2i32, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv4f16, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv4f32, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv4i16, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv4i32, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv8f16, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv8i16, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLEzv8i8, ARM_INS_VCLE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLSv16i8, ARM_INS_VCLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLSv2i32, ARM_INS_VCLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLSv4i16, ARM_INS_VCLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLSv4i32, ARM_INS_VCLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLSv8i16, ARM_INS_VCLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLSv8i8, ARM_INS_VCLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv16i8, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv2f32, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv2i32, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv4f16, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv4f32, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv4i16, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv4i32, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv8f16, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv8i16, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLTzv8i8, ARM_INS_VCLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLZv16i8, ARM_INS_VCLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLZv2i32, ARM_INS_VCLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLZv4i16, ARM_INS_VCLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLZv4i32, ARM_INS_VCLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLZv8i16, ARM_INS_VCLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCLZv8i8, ARM_INS_VCLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv2f32, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv2f32_indexed, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv4f16, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv4f16_indexed, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv4f32, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv4f32_indexed, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv8f16, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMLAv8f16_indexed, ARM_INS_VCMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPD, ARM_INS_VCMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPED, ARM_INS_VCMPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPEH, ARM_INS_VCMPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPES, ARM_INS_VCMPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPEZD, ARM_INS_VCMPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPEZH, ARM_INS_VCMPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPEZS, ARM_INS_VCMPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPH, ARM_INS_VCMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPS, ARM_INS_VCMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPZD, ARM_INS_FCMPZD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPZH, ARM_INS_VCMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCMPZS, ARM_INS_FCMPZS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR_NZCV, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCNTd, ARM_INS_VCNT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCNTq, ARM_INS_VCNT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANSDf, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANSDh, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANSQf, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANSQh, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANUDf, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANUDh, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANUQf, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTANUQh, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTASD, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTASH, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTASS, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTAUD, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTAUH, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTAUS, ARM_INS_VCVTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTBDH, ARM_INS_VCVTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTBHD, ARM_INS_VCVTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTBHS, ARM_INS_VCVTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTBSH, ARM_INS_VCVTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTDS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNSDf, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNSDh, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNSQf, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNSQh, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNUDf, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNUDh, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNUQf, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMNUQh, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMSD, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMSH, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMSS, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMUD, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMUH, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTMUS, ARM_INS_VCVTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNSDf, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNSDh, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNSQf, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNSQh, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNUDf, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNUDh, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNUQf, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNNUQh, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNSD, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNSH, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNSS, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNUD, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNUH, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTNUS, ARM_INS_VCVTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNSDf, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNSDh, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNSQf, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNSQh, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNUDf, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNUDh, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNUQf, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPNUQh, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPSD, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPSH, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPSS, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPUD, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPUH, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTPUS, ARM_INS_VCVTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTSD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTTDH, ARM_INS_VCVTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTTHD, ARM_INS_VCVTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTTHS, ARM_INS_VCVTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTTSH, ARM_INS_VCVTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2h, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2sd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2sq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2ud, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2uq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2xsd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2xsq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2xud, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTf2xuq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2f, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2sd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2sq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2ud, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2uq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2xsd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2xsq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2xud, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTh2xuq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTs2fd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTs2fq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTs2hd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTs2hq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTu2fd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTu2fq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTu2hd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTu2hq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxs2fd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxs2fq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxs2hd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxs2hq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxu2fd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxu2fq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxu2hd, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VCVTxu2hq, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDIVD, ARM_INS_VDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDIVH, ARM_INS_VDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDIVS, ARM_INS_VDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUP16d, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUP16q, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUP32d, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUP32q, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUP8d, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUP8q, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUPLN16d, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUPLN16q, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUPLN32d, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUPLN32q, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUPLN8d, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VDUPLN8q, ARM_INS_VDUP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEORd, ARM_INS_VEOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEORq, ARM_INS_VEOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTd16, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTd32, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTd8, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTq16, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTq32, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTq64, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VEXTq8, ARM_INS_VEXT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAD, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAH, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAS, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAfd, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAfq, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAhd, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMAhq, ARM_INS_VFMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMSD, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMSH, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMSS, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMSfd, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMSfq, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMShd, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFMShq, ARM_INS_VFMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFNMAD, ARM_INS_VFNMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFNMAH, ARM_INS_VFNMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFNMAS, ARM_INS_VFNMA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFNMSD, ARM_INS_VFNMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFNMSH, ARM_INS_VFNMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VFNMSS, ARM_INS_VFNMS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP4, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VGETLNi32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VGETLNs16, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VGETLNs8, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VGETLNu16, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VGETLNu8, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDsv16i8, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDsv2i32, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDsv4i16, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDsv4i32, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDsv8i16, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDsv8i8, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDuv16i8, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDuv2i32, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDuv4i16, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDuv4i32, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDuv8i16, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHADDuv8i8, ARM_INS_VHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBsv16i8, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBsv2i32, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBsv4i16, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBsv4i32, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBsv8i16, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBsv8i8, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBuv16i8, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBuv2i32, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBuv4i16, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBuv4i32, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBuv8i16, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VHSUBuv8i8, ARM_INS_VHSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VINSH, ARM_INS_VINS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VJCVT, ARM_INS_VJCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd16wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd16wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd32wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd32wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd8wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPd8wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq16wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq16wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq32wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq32wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq8wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1DUPq8wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNd16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNd16_UPD, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNd32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNd32_UPD, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNd8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1LNd8_UPD, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16Q, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16Qwb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16Qwb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16T, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16Twb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16Twb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d16wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32Q, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32Qwb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32Qwb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32T, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32Twb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32Twb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d32wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64Q, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64Qwb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64Qwb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64T, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64Twb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64Twb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d64wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8Q, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8Qwb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8Qwb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8T, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8Twb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8Twb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1d8wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q16, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q16wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q16wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q32, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q32wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q32wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q64, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q64wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q64wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q8, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q8wb_fixed, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD1q8wb_register, ARM_INS_VLD1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd16wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd16wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd16x2, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd16x2wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd16x2wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd32wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd32wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd32x2, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd32x2wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd32x2wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd8wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd8wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd8x2, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd8x2wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2DUPd8x2wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNd16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNd16_UPD, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNd32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNd32_UPD, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNd8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNd8_UPD, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNq16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNq16_UPD, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNq32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2LNq32_UPD, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b16wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b16wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b32wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b32wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b8wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2b8wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d16wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d16wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d32wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d32wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d8wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2d8wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q16, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q16wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q16wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q32, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q32wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q32wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q8, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q8wb_fixed, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD2q8wb_register, ARM_INS_VLD2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPd16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPd16_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPd32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPd32_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPd8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPd8_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPq16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPq16_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPq32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPq32_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPq8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3DUPq8_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNd16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNd16_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNd32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNd32_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNd8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNd8_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNq16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNq16_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNq32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3LNq32_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3d16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3d16_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3d32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3d32_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3d8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3d8_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3q16, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3q16_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3q32, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3q32_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3q8, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD3q8_UPD, ARM_INS_VLD3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPd16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPd16_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPd32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPd32_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPd8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPd8_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPq16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPq16_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPq32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPq32_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPq8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4DUPq8_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNd16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNd16_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNd32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNd32_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNd8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNd8_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNq16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNq16_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNq32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4LNq32_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4d16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4d16_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4d32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4d32_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4d8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4d8_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4q16, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4q16_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4q32, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4q32_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4q8, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLD4q8_UPD, ARM_INS_VLD4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDMDDB_UPD, ARM_INS_VLDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDMDIA, ARM_INS_VLDMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDMDIA_UPD, ARM_INS_VLDMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDMSDB_UPD, ARM_INS_VLDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDMSIA, ARM_INS_VLDMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDMSIA_UPD, ARM_INS_VLDMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDRD, ARM_INS_VLDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDRH, ARM_INS_VLDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLDRS, ARM_INS_VLDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLLDM, ARM_INS_VLLDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VLSTM, ARM_INS_VLSTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMD, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMH, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMNDf, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMNDh, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMNQf, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMNQh, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXNMS, ARM_INS_VMAXNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXfd, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXfq, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXhd, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXhq, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXsv16i8, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXsv2i32, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXsv4i16, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXsv4i32, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXsv8i16, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXsv8i8, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXuv16i8, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXuv2i32, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXuv4i16, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXuv4i32, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXuv8i16, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMAXuv8i8, ARM_INS_VMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMD, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMH, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMNDf, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMNDh, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMNQf, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMNQh, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINNMS, ARM_INS_VMINNM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINfd, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINfq, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINhd, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINhq, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINsv16i8, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINsv2i32, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINsv4i16, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINsv4i32, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINsv8i16, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINsv8i8, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINuv16i8, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINuv2i32, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINuv4i16, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINuv4i32, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINuv8i16, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMINuv8i8, ARM_INS_VMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAD, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAH, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALslsv2i32, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALslsv4i16, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALsluv2i32, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALsluv4i16, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALsv2i64, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALsv4i32, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALsv8i16, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALuv2i64, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALuv4i32, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLALuv8i16, ARM_INS_VMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAS, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAfd, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAfq, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAhd, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAhq, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslfd, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslfq, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslhd, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslhq, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslv2i32, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslv4i16, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslv4i32, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAslv8i16, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAv16i8, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAv2i32, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAv4i16, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAv4i32, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAv8i16, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLAv8i8, ARM_INS_VMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSD, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSH, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLslsv2i32, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLslsv4i16, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLsluv2i32, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLsluv4i16, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLsv2i64, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLsv4i32, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLsv8i16, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLuv2i64, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLuv4i32, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSLuv8i16, ARM_INS_VMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSS, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSfd, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSfq, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLShd, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLShq, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslfd, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslfq, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslhd, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslhq, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslv2i32, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslv4i16, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslv4i32, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSslv8i16, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSv16i8, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSv2i32, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSv4i16, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSv4i32, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSv8i16, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMLSv8i8, ARM_INS_VMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVD, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVDRR, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVH, ARM_INS_VMOVX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVHR, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVLsv2i64, ARM_INS_VMOVL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVLsv4i32, ARM_INS_VMOVL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVLsv8i16, ARM_INS_VMOVL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVLuv2i64, ARM_INS_VMOVL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVLuv4i32, ARM_INS_VMOVL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVLuv8i16, ARM_INS_VMOVL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVNv2i32, ARM_INS_VMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVNv4i16, ARM_INS_VMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVNv8i8, ARM_INS_VMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVRH, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVRRD, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVRRS, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVRS, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVS, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVSR, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVSRR, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv16i8, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv1i64, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv2f32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv2i32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv2i64, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv4f32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv4i16, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv4i32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv8i16, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMOVv8i8, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_FPEXC, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_FPINST, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_FPINST2, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_FPSID, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_MVFR0, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_MVFR1, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMRS_MVFR2, ARM_INS_VMRS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMSR, ARM_INS_VMSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMSR_FPEXC, ARM_INS_VMSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMSR_FPINST, ARM_INS_VMSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMSR_FPINST2, ARM_INS_VMSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMSR_FPSID, ARM_INS_VMSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_FPSCR, 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULD, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULH, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLp64, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_V8, ARM_GRP_CRYPTO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLp8, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLslsv2i32, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLslsv4i16, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLsluv2i32, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLsluv4i16, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLsv2i64, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLsv4i32, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLsv8i16, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLuv2i64, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLuv4i32, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULLuv8i16, ARM_INS_VMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULS, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULfd, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULfq, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULhd, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULhq, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULpd, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULpq, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslfd, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslfq, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslhd, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslhq, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslv2i32, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslv4i16, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslv4i32, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULslv8i16, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULv16i8, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULv2i32, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULv4i16, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULv4i32, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULv8i16, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMULv8i8, ARM_INS_VMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMVNd, ARM_INS_VMVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMVNq, ARM_INS_VMVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMVNv2i32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMVNv4i16, ARM_INS_VMVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMVNv4i32, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VMVNv8i16, ARM_INS_VMVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGD, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGH, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGS, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGf32q, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGfd, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGhd, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGhq, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGs16d, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGs16q, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGs32d, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGs32q, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGs8d, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNEGs8q, ARM_INS_VNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMLAD, ARM_INS_VNMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMLAH, ARM_INS_VNMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMLAS, ARM_INS_VNMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMLSD, ARM_INS_VNMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMLSH, ARM_INS_VNMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMLSS, ARM_INS_VNMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_FPVMLX, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMULD, ARM_INS_VNMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMULH, ARM_INS_VNMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VNMULS, ARM_INS_VNMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORNd, ARM_INS_VORN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORNq, ARM_INS_VORN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORRd, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORRiv2i32, ARM_INS_VORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORRiv4i16, ARM_INS_VORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORRiv4i32, ARM_INS_VORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORRiv8i16, ARM_INS_VORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VORRq, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALsv16i8, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALsv2i32, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALsv4i16, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALsv4i32, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALsv8i16, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALsv8i8, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALuv16i8, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALuv2i32, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALuv4i16, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALuv4i32, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALuv8i16, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADALuv8i8, ARM_INS_VPADAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLsv16i8, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLsv2i32, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLsv4i16, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLsv4i32, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLsv8i16, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLsv8i8, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLuv16i8, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLuv2i32, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLuv4i16, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLuv4i32, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLuv8i16, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDLuv8i8, ARM_INS_VPADDL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDf, ARM_INS_VPADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDh, ARM_INS_VPADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDi16, ARM_INS_VPADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDi32, ARM_INS_VPADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPADDi8, ARM_INS_VPADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXf, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXh, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXs16, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXs32, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXs8, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXu16, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXu32, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMAXu8, ARM_INS_VPMAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINf, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINh, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINs16, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINs32, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINs8, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINu16, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINu32, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VPMINu8, ARM_INS_VPMIN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQABSv16i8, ARM_INS_VQABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQABSv2i32, ARM_INS_VQABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQABSv4i16, ARM_INS_VQABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQABSv4i32, ARM_INS_VQABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQABSv8i16, ARM_INS_VQABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQABSv8i8, ARM_INS_VQABS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv16i8, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv1i64, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv2i32, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv2i64, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv4i16, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv4i32, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv8i16, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDsv8i8, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv16i8, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv1i64, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv2i32, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv2i64, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv4i16, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv4i32, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv8i16, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQADDuv8i8, ARM_INS_VQADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLALslv2i32, ARM_INS_VQDMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLALslv4i16, ARM_INS_VQDMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLALv2i64, ARM_INS_VQDMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLALv4i32, ARM_INS_VQDMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLSLslv2i32, ARM_INS_VQDMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLSLslv4i16, ARM_INS_VQDMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLSLv2i64, ARM_INS_VQDMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMLSLv4i32, ARM_INS_VQDMLSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHslv2i32, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHslv4i16, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHslv4i32, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHslv8i16, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHv2i32, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHv4i16, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHv4i32, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULHv8i16, ARM_INS_VQDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULLslv2i32, ARM_INS_VQDMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULLslv4i16, ARM_INS_VQDMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULLv2i64, ARM_INS_VQDMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQDMULLv4i32, ARM_INS_VQDMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNsuv2i32, ARM_INS_VQMOVUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNsuv4i16, ARM_INS_VQMOVUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNsuv8i8, ARM_INS_VQMOVUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNsv2i32, ARM_INS_VQMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNsv4i16, ARM_INS_VQMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNsv8i8, ARM_INS_VQMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNuv2i32, ARM_INS_VQMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNuv4i16, ARM_INS_VQMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQMOVNuv8i8, ARM_INS_VQMOVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQNEGv16i8, ARM_INS_VQNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQNEGv2i32, ARM_INS_VQNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQNEGv4i16, ARM_INS_VQNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQNEGv4i32, ARM_INS_VQNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQNEGv8i16, ARM_INS_VQNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQNEGv8i8, ARM_INS_VQNEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHslv2i32, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHslv4i16, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHslv4i32, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHslv8i16, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHv2i32, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHv4i16, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHv4i32, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLAHv8i16, ARM_INS_VQRDMLAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHslv2i32, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHslv4i16, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHslv4i32, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHslv8i16, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHv2i32, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHv4i16, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHv4i32, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMLSHv8i16, ARM_INS_VQRDMLSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHslv2i32, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHslv4i16, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHslv4i32, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHslv8i16, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHv2i32, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHv4i16, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHv4i32, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRDMULHv8i16, ARM_INS_VQRDMULH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv16i8, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv1i64, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv2i32, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv2i64, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv4i16, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv4i32, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv8i16, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLsv8i8, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv16i8, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv1i64, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv2i32, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv2i64, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv4i16, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv4i32, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv8i16, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHLuv8i8, ARM_INS_VQRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRNsv2i32, ARM_INS_VQRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRNsv4i16, ARM_INS_VQRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRNsv8i8, ARM_INS_VQRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRNuv2i32, ARM_INS_VQRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRNuv4i16, ARM_INS_VQRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRNuv8i8, ARM_INS_VQRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRUNv2i32, ARM_INS_VQRSHRUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRUNv4i16, ARM_INS_VQRSHRUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQRSHRUNv8i8, ARM_INS_VQRSHRUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv16i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv1i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv2i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv2i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv4i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv4i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv8i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsiv8i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv16i8, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv1i64, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv2i32, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv2i64, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv4i16, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv4i32, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv8i16, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsuv8i8, ARM_INS_VQSHLU,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv16i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv1i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv2i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv2i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv4i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv4i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv8i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLsv8i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv16i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv1i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv2i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv2i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv4i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv4i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv8i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuiv8i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv16i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv1i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv2i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv2i64, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv4i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv4i32, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv8i16, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHLuv8i8, ARM_INS_VQSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRNsv2i32, ARM_INS_VQSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRNsv4i16, ARM_INS_VQSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRNsv8i8, ARM_INS_VQSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRNuv2i32, ARM_INS_VQSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRNuv4i16, ARM_INS_VQSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRNuv8i8, ARM_INS_VQSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRUNv2i32, ARM_INS_VQSHRUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRUNv4i16, ARM_INS_VQSHRUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSHRUNv8i8, ARM_INS_VQSHRUN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv16i8, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv1i64, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv2i32, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv2i64, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv4i16, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv4i32, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv8i16, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBsv8i8, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv16i8, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv1i64, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv2i32, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv2i64, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv4i16, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv4i32, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv8i16, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VQSUBuv8i8, ARM_INS_VQSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRADDHNv2i32, ARM_INS_VRADDHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRADDHNv4i16, ARM_INS_VRADDHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRADDHNv8i8, ARM_INS_VRADDHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPEd, ARM_INS_VRECPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPEfd, ARM_INS_VRECPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPEfq, ARM_INS_VRECPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPEhd, ARM_INS_VRECPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPEhq, ARM_INS_VRECPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPEq, ARM_INS_VRECPE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPSfd, ARM_INS_VRECPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPSfq, ARM_INS_VRECPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPShd, ARM_INS_VRECPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRECPShq, ARM_INS_VRECPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV16d8, ARM_INS_VREV16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV16q8, ARM_INS_VREV16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV32d16, ARM_INS_VREV32,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV32d8, ARM_INS_VREV32,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV32q16, ARM_INS_VREV32,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV32q8, ARM_INS_VREV32,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV64d16, ARM_INS_VREV64,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV64d32, ARM_INS_VREV64,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV64d8, ARM_INS_VREV64,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV64q16, ARM_INS_VREV64,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV64q32, ARM_INS_VREV64,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VREV64q8, ARM_INS_VREV64,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDsv16i8, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDsv2i32, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDsv4i16, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDsv4i32, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDsv8i16, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDsv8i8, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDuv16i8, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDuv2i32, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDuv4i16, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDuv4i32, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDuv8i16, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRHADDuv8i8, ARM_INS_VRHADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTAD, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTAH, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTANDf, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTANDh, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTANQf, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTANQh, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTAS, ARM_INS_VRINTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMD, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMH, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMNDf, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMNDh, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMNQf, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMNQh, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTMS, ARM_INS_VRINTM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTND, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTNH, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTNNDf, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTNNDh, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTNNQf, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTNNQh, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTNS, ARM_INS_VRINTN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPD, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPH, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPNDf, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPNDh, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPNQf, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPNQh, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTPS, ARM_INS_VRINTP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTRD, ARM_INS_VRINTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTRH, ARM_INS_VRINTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTRS, ARM_INS_VRINTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXD, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXH, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXNDf, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXNDh, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXNQf, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXNQh, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTXS, ARM_INS_VRINTX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZD, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZH, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZNDf, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZNDh, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZNQf, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZNQh, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRINTZS, ARM_INS_VRINTZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv16i8, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv1i64, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv2i32, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv2i64, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv4i16, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv4i32, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv8i16, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLsv8i8, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv16i8, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv1i64, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv2i32, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv2i64, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv4i16, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv4i32, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv8i16, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHLuv8i8, ARM_INS_VRSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRNv2i32, ARM_INS_VRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRNv4i16, ARM_INS_VRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRNv8i8, ARM_INS_VRSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv16i8, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv1i64, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv2i32, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv2i64, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv4i16, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv4i32, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv8i16, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRsv8i8, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv16i8, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv1i64, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv2i32, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv2i64, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv4i16, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv4i32, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv8i16, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSHRuv8i8, ARM_INS_VRSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTEd, ARM_INS_VRSQRTE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTEfd, ARM_INS_VRSQRTE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTEfq, ARM_INS_VRSQRTE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTEhd, ARM_INS_VRSQRTE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTEhq, ARM_INS_VRSQRTE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTEq, ARM_INS_VRSQRTE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTSfd, ARM_INS_VRSQRTS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTSfq, ARM_INS_VRSQRTS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTShd, ARM_INS_VRSQRTS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSQRTShq, ARM_INS_VRSQRTS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv16i8, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv1i64, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv2i32, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv2i64, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv4i16, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv4i32, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv8i16, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAsv8i8, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv16i8, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv1i64, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv2i32, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv2i64, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv4i16, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv4i32, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv8i16, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSRAuv8i8, ARM_INS_VRSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSUBHNv2i32, ARM_INS_VRSUBHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSUBHNv4i16, ARM_INS_VRSUBHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VRSUBHNv8i8, ARM_INS_VRSUBHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSDOTD, ARM_INS_VSDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSDOTDI, ARM_INS_VSDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSDOTQ, ARM_INS_VSDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSDOTQI, ARM_INS_VSDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELEQD, ARM_INS_VSELEQ,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELEQH, ARM_INS_VSELEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELEQS, ARM_INS_VSELEQ,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELGED, ARM_INS_VSELGE,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELGEH, ARM_INS_VSELGE,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELGES, ARM_INS_VSELGE,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELGTD, ARM_INS_VSELGT,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELGTH, ARM_INS_VSELGT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELGTS, ARM_INS_VSELGT,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELVSD, ARM_INS_VSELVS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELVSH, ARM_INS_VSELVS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSELVSS, ARM_INS_VSELVS,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_FPARMV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSETLNi16, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSETLNi32, ARM_INS_FMDHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSETLNi8, ARM_INS_VMOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLi16, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLi32, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLi8, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLsv2i64, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLsv4i32, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLsv8i16, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLuv2i64, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLuv4i32, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLLuv8i16, ARM_INS_VSHLL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv16i8, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv1i64, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv2i32, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv2i64, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv4i16, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv4i32, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv8i16, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLiv8i8, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv16i8, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv1i64, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv2i32, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv2i64, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv4i16, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv4i32, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv8i16, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLsv8i8, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv16i8, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv1i64, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv2i32, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv2i64, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv4i16, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv4i32, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv8i16, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHLuv8i8, ARM_INS_VSHL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRNv2i32, ARM_INS_VSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRNv4i16, ARM_INS_VSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRNv8i8, ARM_INS_VSHRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv16i8, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv1i64, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv2i32, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv2i64, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv4i16, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv4i32, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv8i16, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRsv8i8, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv16i8, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv1i64, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv2i32, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv2i64, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv4i16, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv4i32, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv8i16, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHRuv8i8, ARM_INS_VSHR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHTOD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHTOH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSHTOS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSITOD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSITOH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSITOS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv16i8, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv1i64, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv2i32, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv2i64, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv4i16, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv4i32, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv8i16, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLIv8i8, ARM_INS_VSLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLTOD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLTOH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSLTOS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSQRTD, ARM_INS_VSQRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSQRTH, ARM_INS_VSQRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSQRTS, ARM_INS_VSQRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv16i8, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv1i64, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv2i32, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv2i64, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv4i16, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv4i32, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv8i16, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAsv8i8, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv16i8, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv1i64, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv2i32, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv2i64, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv4i16, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv4i32, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv8i16, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRAuv8i8, ARM_INS_VSRA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv16i8, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv1i64, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv2i32, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv2i64, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv4i16, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv4i32, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv8i16, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSRIv8i8, ARM_INS_VSRI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNd16, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNd16_UPD, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNd32, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNd32_UPD, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNd8, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1LNd8_UPD, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16Q, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16Qwb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16Qwb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16T, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16Twb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16Twb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d16wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32Q, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32Qwb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32Qwb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32T, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32Twb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32Twb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d32wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64Q, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64Qwb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64Qwb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64T, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64Twb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64Twb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d64wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8Q, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8Qwb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8Qwb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8T, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8Twb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8Twb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1d8wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q16, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q16wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q16wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q32, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q32wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q32wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q64, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q64wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q64wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q8, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q8wb_fixed, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST1q8wb_register, ARM_INS_VST1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNd16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNd16_UPD, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNd32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNd32_UPD, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNd8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNd8_UPD, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNq16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNq16_UPD, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNq32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2LNq32_UPD, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b16wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b16wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b32wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b32wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b8wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2b8wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d16wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d16wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d32wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d32wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d8wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2d8wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q16, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q16wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q16wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q32, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q32wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q32wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q8, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q8wb_fixed, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST2q8wb_register, ARM_INS_VST2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNd16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNd16_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNd32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNd32_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNd8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNd8_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNq16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNq16_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNq32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3LNq32_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3d16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3d16_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3d32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3d32_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3d8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3d8_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3q16, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3q16_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3q32, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3q32_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3q8, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST3q8_UPD, ARM_INS_VST3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNd16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNd16_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNd32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNd32_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNd8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNd8_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNq16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNq16_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNq32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4LNq32_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4d16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4d16_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4d32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4d32_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4d8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4d8_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4q16, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4q16_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4q32, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4q32_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4q8, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VST4q8_UPD, ARM_INS_VST4,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTMDDB_UPD, ARM_INS_VPUSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTMDIA, ARM_INS_VSTMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTMDIA_UPD, ARM_INS_VSTMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTMSDB_UPD, ARM_INS_VPUSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTMSIA, ARM_INS_VSTMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTMSIA_UPD, ARM_INS_VSTMIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTRD, ARM_INS_VSTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTRH, ARM_INS_VSTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSTRS, ARM_INS_VSTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBD, ARM_INS_FSUBD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBH, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBHNv2i32, ARM_INS_VSUBHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBHNv4i16, ARM_INS_VSUBHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBHNv8i8, ARM_INS_VSUBHN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBLsv2i64, ARM_INS_VSUBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBLsv4i32, ARM_INS_VSUBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBLsv8i16, ARM_INS_VSUBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBLuv2i64, ARM_INS_VSUBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBLuv4i32, ARM_INS_VSUBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBLuv8i16, ARM_INS_VSUBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBS, ARM_INS_FSUBS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBWsv2i64, ARM_INS_VSUBW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBWsv4i32, ARM_INS_VSUBW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBWsv8i16, ARM_INS_VSUBW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBWuv2i64, ARM_INS_VSUBW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBWuv4i32, ARM_INS_VSUBW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBWuv8i16, ARM_INS_VSUBW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBfd, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBfq, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBhd, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBhq, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv16i8, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv1i64, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv2i32, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv2i64, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv4i16, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv4i32, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv8i16, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSUBv8i8, ARM_INS_VSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSWPd, ARM_INS_VSWP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VSWPq, ARM_INS_VSWP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBL1, ARM_INS_VTBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBL2, ARM_INS_VTBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBL3, ARM_INS_VTBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBL4, ARM_INS_VTBL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBX1, ARM_INS_VTBX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBX2, ARM_INS_VTBX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBX3, ARM_INS_VTBX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTBX4, ARM_INS_VTBX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSHD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSHH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSHS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSIRD, ARM_INS_VCVTR,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSIRH, ARM_INS_VCVTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSIRS, ARM_INS_VCVTR,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSIZD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSIZH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSIZS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSLD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSLH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOSLS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUHD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUHH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUHS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUIRD, ARM_INS_VCVTR,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUIRH, ARM_INS_VCVTR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUIRS, ARM_INS_VCVTR,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_FPSCR, 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUIZD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUIZH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOUIZS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOULD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOULH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTOULS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTRNd16, ARM_INS_VTRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTRNd32, ARM_INS_VTRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTRNd8, ARM_INS_VTRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTRNq16, ARM_INS_VTRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTRNq32, ARM_INS_VTRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTRNq8, ARM_INS_VTRN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTSTv16i8, ARM_INS_VTST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTSTv2i32, ARM_INS_VTST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTSTv4i16, ARM_INS_VTST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTSTv4i32, ARM_INS_VTST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTSTv8i16, ARM_INS_VTST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VTSTv8i8, ARM_INS_VTST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUDOTD, ARM_INS_VUDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUDOTDI, ARM_INS_VUDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUDOTQ, ARM_INS_VUDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUDOTQI, ARM_INS_VUDOT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUHTOD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUHTOH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUHTOS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUITOD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUITOH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUITOS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VULTOD, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, ARM_GRP_DPVFP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VULTOH, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VULTOS, ARM_INS_VCVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_VFP2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUZPd16, ARM_INS_VUZP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUZPd8, ARM_INS_VUZP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUZPq16, ARM_INS_VUZP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUZPq32, ARM_INS_VUZP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VUZPq8, ARM_INS_VUZP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VZIPd16, ARM_INS_VZIP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VZIPd8, ARM_INS_VZIP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VZIPq16, ARM_INS_VZIP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VZIPq32, ARM_INS_VZIP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_VZIPq8, ARM_INS_VZIP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_NEON, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMDA, ARM_INS_LDMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMDA_UPD, ARM_INS_LDMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMDB, ARM_INS_LDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMDB_UPD, ARM_INS_LDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMIA, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMIA_UPD, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMIB, ARM_INS_LDMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysLDMIB_UPD, ARM_INS_LDMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMDA, ARM_INS_STMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMDA_UPD, ARM_INS_STMDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMDB, ARM_INS_STMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMDB_UPD, ARM_INS_STMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMIA, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMIA_UPD, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMIB, ARM_INS_STMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_sysSTMIB_UPD, ARM_INS_STMIB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_ARM, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADCri, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADCrr, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADCrs, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADDri, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADDri12, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADDrr, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADDrs, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ADR, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ANDri, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ANDrr, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ANDrs, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ASRri, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ASRrr, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2B, ARM_INS_B,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_t2BFC, ARM_INS_BFC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2BFI, ARM_INS_BFI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2BICri, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2BICrr, ARM_INS_BIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2BICrs, ARM_INS_BIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2BXJ, ARM_INS_BXJ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, ARM_GRP_PREV8, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_t2Bcc, ARM_INS_B,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_t2CDP, ARM_INS_CDP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CDP2, ARM_INS_CDP2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CLREX, ARM_INS_CLREX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CLZ, ARM_INS_CLZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CMNri, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CMNzrr, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CMNzrs, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CMPri, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CMPrr, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CMPrs, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CPS1p, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CPS2p, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CPS3p, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CRC32B, ARM_INS_CRC32B,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CRC32CB, ARM_INS_CRC32CB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CRC32CH, ARM_INS_CRC32CH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CRC32CW, ARM_INS_CRC32CW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CRC32H, ARM_INS_CRC32H,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2CRC32W, ARM_INS_CRC32W,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, ARM_GRP_CRC, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2DBG, ARM_INS_DBG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2DCPS1, ARM_INS_DCPS1,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2DCPS2, ARM_INS_DCPS2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2DCPS3, ARM_INS_DCPS3,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2DMB, ARM_INS_DMB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_DATABARRIER, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2DSB, ARM_INS_DFB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_DATABARRIER, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2EORri, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2EORrr, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2EORrs, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2HINT, ARM_INS_CSDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2HVC, ARM_INS_HVC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ISB, ARM_INS_ISB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_DATABARRIER, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2IT, ARM_INS_IT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_ITSTATE, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDA, ARM_INS_LDA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDAB, ARM_INS_LDAB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDAEX, ARM_INS_LDAEX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDAEXB, ARM_INS_LDAEXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDAEXD, ARM_INS_LDAEXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDAEXH, ARM_INS_LDAEXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDAH, ARM_INS_LDAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2L_OFFSET, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2L_OPTION, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2L_POST, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2L_PRE, ARM_INS_LDC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2_OFFSET, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2_OPTION, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2_POST, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC2_PRE, ARM_INS_LDC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDCL_OFFSET, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDCL_OPTION, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDCL_POST, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDCL_PRE, ARM_INS_LDCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC_OFFSET, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC_OPTION, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC_POST, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDC_PRE, ARM_INS_LDC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDMDB, ARM_INS_LDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDMDB_UPD, ARM_INS_LDMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDMIA, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDMIA_UPD, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRBT, ARM_INS_LDRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRB_POST, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRB_PRE, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRBi12, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRBi8, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRBpci, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRBs, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRD_POST, ARM_INS_LDRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRD_PRE, ARM_INS_LDRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRDi8, ARM_INS_LDRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDREX, ARM_INS_LDREX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDREXB, ARM_INS_LDREXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDREXD, ARM_INS_LDREXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDREXH, ARM_INS_LDREXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRHT, ARM_INS_LDRHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRH_POST, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRH_PRE, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRHi12, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRHi8, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRHpci, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRHs, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSBT, ARM_INS_LDRSBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSB_POST, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSB_PRE, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSBi12, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSBi8, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSBpci, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSBs, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSHT, ARM_INS_LDRSHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSH_POST, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSH_PRE, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSHi12, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSHi8, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSHpci, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRSHs, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRT, ARM_INS_LDRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDR_POST, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDR_PRE, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRi12, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRi8, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRpci, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LDRs, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LSLri, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LSLrr, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LSRri, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2LSRrr, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MCR, ARM_INS_MCR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MCR2, ARM_INS_MCR2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MCRR, ARM_INS_MCRR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MCRR2, ARM_INS_MCRR2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MLA, ARM_INS_MLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MLS, ARM_INS_MLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVTi16, ARM_INS_MOVT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVi, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVi16, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVr, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVsra_flag, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MOVsrl_flag, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRC, ARM_INS_MRC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRC2, ARM_INS_MRC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRRC, ARM_INS_MRRC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRRC2, ARM_INS_MRRC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_PREV8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRS_AR, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRS_M, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_MCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRSbanked, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MRSsys_AR, ARM_INS_MRS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MSR_AR, ARM_INS_MSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MSR_M, ARM_INS_MSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_MCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MSRbanked, ARM_INS_MSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_VIRTUALIZATION, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MUL, ARM_INS_MUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MVNi, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MVNr, ARM_INS_MVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2MVNs, ARM_INS_MVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ORNri, ARM_INS_ORN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ORNrr, ARM_INS_ORN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ORNrs, ARM_INS_ORN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ORRri, ARM_INS_ORN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ORRrr, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2ORRrs, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PKHBT, ARM_INS_PKHBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PKHTB, ARM_INS_PKHTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDWi12, ARM_INS_PLDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, ARM_GRP_MULTPRO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDWi8, ARM_INS_PLDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, ARM_GRP_MULTPRO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDWs, ARM_INS_PLDW,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, ARM_GRP_MULTPRO, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDi12, ARM_INS_PLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDi8, ARM_INS_PLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDpci, ARM_INS_PLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLDs, ARM_INS_PLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLIi12, ARM_INS_PLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLIi8, ARM_INS_PLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLIpci, ARM_INS_PLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2PLIs, ARM_INS_PLI,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_V7, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QADD, ARM_INS_QADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QADD16, ARM_INS_QADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QADD8, ARM_INS_QADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QASX, ARM_INS_QASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QDADD, ARM_INS_QDADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QDSUB, ARM_INS_QDSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QSAX, ARM_INS_QSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QSUB, ARM_INS_QSUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QSUB16, ARM_INS_QSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2QSUB8, ARM_INS_QSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RBIT, ARM_INS_RBIT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2REV, ARM_INS_REV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2REV16, ARM_INS_REV16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2REVSH, ARM_INS_REVSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RFEDB, ARM_INS_RFEDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RFEDBW, ARM_INS_RFEDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RFEIA, ARM_INS_RFEIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RFEIAW, ARM_INS_RFEIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RORri, ARM_INS_ROR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RORrr, ARM_INS_ROR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RRX, ARM_INS_RRX,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RSBri, ARM_INS_NEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RSBrr, ARM_INS_RSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2RSBrs, ARM_INS_RSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SADD16, ARM_INS_SADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SADD8, ARM_INS_SADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SASX, ARM_INS_SASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SBCri, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SBCrr, ARM_INS_SBC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SBCrs, ARM_INS_SBC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SBFX, ARM_INS_SBFX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SDIV, ARM_INS_SDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_DIVIDE, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SEL, ARM_INS_SEL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SETPAN, ARM_INS_SETPAN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SG, ARM_INS_SG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SHADD16, ARM_INS_SHADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SHADD8, ARM_INS_SHADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SHASX, ARM_INS_SHASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SHSAX, ARM_INS_SHSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SHSUB16, ARM_INS_SHSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SHSUB8, ARM_INS_SHSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMC, ARM_INS_SMC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PRIVILEGE, ARM_GRP_THUMB2, ARM_GRP_TRUSTZONE, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLABB, ARM_INS_SMLABB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLABT, ARM_INS_SMLABT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLAD, ARM_INS_SMLAD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLADX, ARM_INS_SMLADX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLAL, ARM_INS_SMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLALBB, ARM_INS_SMLALBB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLALBT, ARM_INS_SMLALBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLALD, ARM_INS_SMLALD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLALDX, ARM_INS_SMLALDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLALTB, ARM_INS_SMLALTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLALTT, ARM_INS_SMLALTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLATB, ARM_INS_SMLATB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLATT, ARM_INS_SMLATT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLAWB, ARM_INS_SMLAWB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLAWT, ARM_INS_SMLAWT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLSD, ARM_INS_SMLSD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLSDX, ARM_INS_SMLSDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLSLD, ARM_INS_SMLSLD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMLSLDX, ARM_INS_SMLSLDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMMLA, ARM_INS_SMMLA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMMLAR, ARM_INS_SMMLAR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMMLS, ARM_INS_SMMLS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, ARM_GRP_MULOPS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMMLSR, ARM_INS_SMMLSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMMUL, ARM_INS_SMMUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMMULR, ARM_INS_SMMULR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMUAD, ARM_INS_SMUAD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMUADX, ARM_INS_SMUADX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULBB, ARM_INS_SMULBB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULBT, ARM_INS_SMULBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULL, ARM_INS_SMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULTB, ARM_INS_SMULTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULTT, ARM_INS_SMULTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULWB, ARM_INS_SMULWB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMULWT, ARM_INS_SMULWT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMUSD, ARM_INS_SMUSD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SMUSDX, ARM_INS_SMUSDX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SRSDB, ARM_INS_SRSDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SRSDB_UPD, ARM_INS_SRSDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SRSIA, ARM_INS_SRSIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SRSIA_UPD, ARM_INS_SRSIA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SSAT, ARM_INS_SSAT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SSAT16, ARM_INS_SSAT16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SSAX, ARM_INS_SSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SSUB16, ARM_INS_SSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SSUB8, ARM_INS_SSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2L_OFFSET, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2L_OPTION, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2L_POST, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2L_PRE, ARM_INS_STC2L,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2_OFFSET, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2_OPTION, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2_POST, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC2_PRE, ARM_INS_STC2,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_PREV8, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STCL_OFFSET, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STCL_OPTION, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STCL_POST, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STCL_PRE, ARM_INS_STCL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC_OFFSET, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC_OPTION, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC_POST, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STC_PRE, ARM_INS_STC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STL, ARM_INS_STL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STLB, ARM_INS_STLB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STLEX, ARM_INS_STLEX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STLEXB, ARM_INS_STLEXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STLEXD, ARM_INS_STLEXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STLEXH, ARM_INS_STLEXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STLH, ARM_INS_STLH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STMDB, ARM_INS_STMDB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STMDB_UPD, ARM_INS_PUSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STMIA, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STMIA_UPD, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRBT, ARM_INS_STRBT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRB_POST, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRB_PRE, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRBi12, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRBi8, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRBs, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRD_POST, ARM_INS_STRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRD_PRE, ARM_INS_STRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRDi8, ARM_INS_STRD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STREX, ARM_INS_STREX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STREXB, ARM_INS_STREXB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STREXD, ARM_INS_STREXD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STREXH, ARM_INS_STREXH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRHT, ARM_INS_STRHT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRH_POST, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRH_PRE, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRHi12, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRHi8, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRHs, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRT, ARM_INS_STRT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STR_POST, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STR_PRE, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRi12, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRi8, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2STRs, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SUBS_PC_LR, ARM_INS_ERET,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_SPSR, ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_REG_CPSR, ARM_REG_PC, 0 }, { ARM_GRP_THUMB2, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SUBri, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SUBri12, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SUBrr, ARM_INS_SUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SUBrs, ARM_INS_SUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SXTAB, ARM_INS_SXTAB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SXTAB16, ARM_INS_SXTAB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SXTAH, ARM_INS_SXTAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SXTB, ARM_INS_SXTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SXTB16, ARM_INS_SXTB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_T2EXTRACTPACK, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2SXTH, ARM_INS_SXTH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TBB, ARM_INS_TBB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_t2TBH, ARM_INS_TBH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_t2TEQri, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TEQrr, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TEQrs, ARM_INS_TEQ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TSB, ARM_INS_TSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TSTri, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TSTrr, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TSTrs, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TT, ARM_INS_TT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TTA, ARM_INS_TTA,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TTAT, ARM_INS_TTAT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2TTT, ARM_INS_TTT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UADD16, ARM_INS_UADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UADD8, ARM_INS_UADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UASX, ARM_INS_UASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UBFX, ARM_INS_UBFX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UDF, ARM_INS_UDF,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UDIV, ARM_INS_UDIV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_DIVIDE, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UHADD16, ARM_INS_UHADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UHADD8, ARM_INS_UHADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UHASX, ARM_INS_UHASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UHSAX, ARM_INS_UHSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UHSUB16, ARM_INS_UHSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UHSUB8, ARM_INS_UHSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UMAAL, ARM_INS_UMAAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UMLAL, ARM_INS_UMLAL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UMULL, ARM_INS_UMULL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UQADD16, ARM_INS_UQADD16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UQADD8, ARM_INS_UQADD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UQASX, ARM_INS_UQASX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UQSAX, ARM_INS_UQSAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UQSUB16, ARM_INS_UQSUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UQSUB8, ARM_INS_UQSUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USAD8, ARM_INS_USAD8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USADA8, ARM_INS_USADA8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USAT, ARM_INS_USAT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USAT16, ARM_INS_USAT16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USAX, ARM_INS_USAX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USUB16, ARM_INS_USUB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2USUB8, ARM_INS_USUB8,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, ARM_GRP_THUMB2DSP, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UXTAB, ARM_INS_UXTAB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UXTAB16, ARM_INS_UXTAB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UXTAH, ARM_INS_UXTAH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UXTB, ARM_INS_UXTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UXTB16, ARM_INS_UXTB16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_T2EXTRACTPACK, ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_t2UXTH, ARM_INS_UXTH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADC, ARM_INS_ADC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDhirr, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDi3, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDi8, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDrSP, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDrSPi, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDrr, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDspi, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADDspr, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tADR, ARM_INS_ADR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tAND, ARM_INS_AND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tASRri, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tASRrr, ARM_INS_ASR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tB, ARM_INS_B,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_tBIC, ARM_INS_BIC,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tBKPT, ARM_INS_BKPT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tBL, ARM_INS_BL,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_CALL, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_tBLXNSr, ARM_INS_BLXNS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tBLXi, ARM_INS_BLX,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_V5T, ARM_GRP_NOTMCLASS, ARM_GRP_CALL, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_tBLXr, ARM_INS_BLX,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_THUMB, ARM_GRP_V5T, ARM_GRP_CALL, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_tBX, ARM_INS_BX,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_THUMB, 0 }, 0, 1
 #endif
 },
 
 {
 	ARM_tBXNS, ARM_INS_BXNS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tBcc, ARM_INS_B,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_tCBNZ, ARM_INS_CBNZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_tCBZ, ARM_INS_CBZ,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0
 #endif
 },
 
 {
 	ARM_tCMNz, ARM_INS_CMN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tCMPhir, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tCMPi8, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tCMPr, ARM_INS_CMP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tCPS, ARM_INS_CPS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tEOR, ARM_INS_EOR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tHINT, ARM_INS_HINT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V6M, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tHLT, ARM_INS_HLT,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V8, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDMIA, ARM_INS_LDM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRBi, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRBr, ARM_INS_LDRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRHi, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRHr, ARM_INS_LDRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRSB, ARM_INS_LDRSB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRSH, ARM_INS_LDRSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRi, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRpci, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRr, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLDRspi, ARM_INS_LDR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLSLri, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLSLrr, ARM_INS_LSL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLSRri, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tLSRrr, ARM_INS_LSR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tMOVSr, ARM_INS_MOVS,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tMOVi8, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tMOVr, ARM_INS_MOV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tMUL, ARM_INS_MUL,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tMVN, ARM_INS_MVN,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tORR, ARM_INS_ORR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tPOP, ARM_INS_POP,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_SP, 0 }, { ARM_REG_SP, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tPUSH, ARM_INS_PUSH,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_SP, 0 }, { ARM_REG_SP, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tREV, ARM_INS_REV,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tREV16, ARM_INS_REV16,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tREVSH, ARM_INS_REVSH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tROR, ARM_INS_ROR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tRSB, ARM_INS_NEG,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSBC, ARM_INS_SBC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_CPSR, 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSETEND, ARM_INS_SETEND,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_V6, ARM_GRP_NOTMCLASS, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTMIA_UPD, ARM_INS_STM,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRBi, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRBr, ARM_INS_STRB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRHi, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRHr, ARM_INS_STRH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRi, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRr, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSTRspi, ARM_INS_STR,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSUBi3, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSUBi8, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSUBrr, ARM_INS_SUB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSUBspi, ARM_INS_ADD,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSVC, ARM_INS_SVC,
 #ifndef CAPSTONE_DIET
 	{ ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_INT, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSXTB, ARM_INS_SXTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tSXTH, ARM_INS_SXTH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tTRAP, ARM_INS_TRAP,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tTST, ARM_INS_TST,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { ARM_REG_CPSR, 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tUDF, ARM_INS_UDF,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tUXTB, ARM_INS_UXTB,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
 
 {
 	ARM_tUXTH, ARM_INS_UXTH,
 #ifndef CAPSTONE_DIET
 	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
 #endif
 },
+
+{
+	ARM_t__brkdiv0, ARM64_INS_BRK,
+#ifndef CAPSTONE_DIET
+	{ 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, ARM_GRP_V6, 0 }, 0, 0
+#endif
+},
diff --git a/arch/ARM/ARMMappingInsnOp.inc b/arch/ARM/ARMMappingInsnOp.inc
index 2c654a11..7cfb8f1d 100644
--- a/arch/ARM/ARMMappingInsnOp.inc
+++ b/arch/ARM/ARMMappingInsnOp.inc
@@ -1,10728 +1,10732 @@
 /* Capstone Disassembly Engine, http://www.capstone-engine.org */
 /* This is auto-gen data for Capstone disassembly engine (www.capstone-engine.org) */
 /* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
 
 
 {	/* ARM_ASRi, ARM_INS_ASR: asr */
 	{ 0 }
 },
 
 {	/* ARM_ASRr, ARM_INS_ASR: asr */
 	{ 0 }
 },
 
 {	/* ARM_ITasm, ARM_INS_IT: it */
 	{ 0 }
 },
 
 {	/* ARM_LDRBT_POST, ARM_INS_LDRBT: ldrbt */
 	{ 0 }
 },
 
 {	/* ARM_LDRConstPool, ARM_INS_LDR: ldr */
 	{ 0 }
 },
 
 {	/* ARM_LDRT_POST, ARM_INS_LDRT: ldrt */
 	{ 0 }
 },
 
 {	/* ARM_LSLi, ARM_INS_LSL: lsl */
 	{ 0 }
 },
 
 {	/* ARM_LSLr, ARM_INS_LSL: lsl */
 	{ 0 }
 },
 
 {	/* ARM_LSRi, ARM_INS_LSR: lsr */
 	{ 0 }
 },
 
 {	/* ARM_LSRr, ARM_INS_LSR: lsr */
 	{ 0 }
 },
 
 {	/* ARM_RORi, ARM_INS_ROR: ror */
 	{ 0 }
 },
 
 {	/* ARM_RORr, ARM_INS_ROR: ror */
 	{ 0 }
 },
 
 {	/* ARM_RRXi, ARM_INS_RRX: rrx */
 	{ 0 }
 },
 
 {	/* ARM_STRBT_POST, ARM_INS_STRBT: strbt */
 	{ 0 }
 },
 
 {	/* ARM_STRT_POST, ARM_INS_STRT: strt */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdAsm_16, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdAsm_32, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdAsm_8, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdWB_fixed_Asm_16, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdWB_fixed_Asm_32, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdWB_fixed_Asm_8, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdWB_register_Asm_16, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdWB_register_Asm_32, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD1LNdWB_register_Asm_8, ARM_INS_VLD1: vld1 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdAsm_16, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdAsm_32, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdAsm_8, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdWB_fixed_Asm_16, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdWB_fixed_Asm_32, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdWB_fixed_Asm_8, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdWB_register_Asm_16, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdWB_register_Asm_32, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNdWB_register_Asm_8, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNqAsm_16, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNqAsm_32, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNqWB_fixed_Asm_16, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNqWB_fixed_Asm_32, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNqWB_register_Asm_16, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD2LNqWB_register_Asm_32, ARM_INS_VLD2: vld2 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdAsm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdAsm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdAsm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdWB_fixed_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdWB_fixed_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdWB_fixed_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdWB_register_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdWB_register_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPdWB_register_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqAsm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqAsm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqAsm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqWB_fixed_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqWB_fixed_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqWB_fixed_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqWB_register_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqWB_register_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3DUPqWB_register_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdAsm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdAsm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdAsm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdWB_fixed_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdWB_fixed_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdWB_fixed_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdWB_register_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdWB_register_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNdWB_register_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNqAsm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNqAsm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNqWB_fixed_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNqWB_fixed_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNqWB_register_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3LNqWB_register_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dAsm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dAsm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dAsm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dWB_fixed_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dWB_fixed_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dWB_fixed_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dWB_register_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dWB_register_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3dWB_register_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qAsm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qAsm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qAsm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qWB_fixed_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qWB_fixed_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qWB_fixed_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qWB_register_Asm_16, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qWB_register_Asm_32, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD3qWB_register_Asm_8, ARM_INS_VLD3: vld3 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdAsm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdAsm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdAsm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdWB_fixed_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdWB_fixed_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdWB_fixed_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdWB_register_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdWB_register_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPdWB_register_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqAsm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqAsm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqAsm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqWB_fixed_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqWB_fixed_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqWB_fixed_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqWB_register_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqWB_register_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4DUPqWB_register_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdAsm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdAsm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdAsm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdWB_fixed_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdWB_fixed_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdWB_fixed_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdWB_register_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdWB_register_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNdWB_register_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNqAsm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNqAsm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNqWB_fixed_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNqWB_fixed_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNqWB_register_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4LNqWB_register_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dAsm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dAsm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dAsm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dWB_fixed_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dWB_fixed_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dWB_fixed_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dWB_register_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dWB_register_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4dWB_register_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qAsm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qAsm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qAsm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qWB_fixed_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qWB_fixed_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qWB_fixed_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qWB_register_Asm_16, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qWB_register_Asm_32, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VLD4qWB_register_Asm_8, ARM_INS_VLD4: vld4 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdAsm_16, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdAsm_32, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdAsm_8, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdWB_fixed_Asm_16, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdWB_fixed_Asm_32, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdWB_fixed_Asm_8, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdWB_register_Asm_16, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdWB_register_Asm_32, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST1LNdWB_register_Asm_8, ARM_INS_VST1: vst1 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdAsm_16, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdAsm_32, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdAsm_8, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdWB_fixed_Asm_16, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdWB_fixed_Asm_32, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdWB_fixed_Asm_8, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdWB_register_Asm_16, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdWB_register_Asm_32, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNdWB_register_Asm_8, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNqAsm_16, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNqAsm_32, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNqWB_fixed_Asm_16, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNqWB_fixed_Asm_32, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNqWB_register_Asm_16, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST2LNqWB_register_Asm_32, ARM_INS_VST2: vst2 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdAsm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdAsm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdAsm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdWB_fixed_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdWB_fixed_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdWB_fixed_Asm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdWB_register_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdWB_register_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNdWB_register_Asm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNqAsm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNqAsm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNqWB_fixed_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNqWB_fixed_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNqWB_register_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3LNqWB_register_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dAsm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dAsm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dAsm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dWB_fixed_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dWB_fixed_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dWB_fixed_Asm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dWB_register_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dWB_register_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3dWB_register_Asm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qAsm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qAsm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qAsm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qWB_fixed_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qWB_fixed_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qWB_fixed_Asm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qWB_register_Asm_16, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qWB_register_Asm_32, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST3qWB_register_Asm_8, ARM_INS_VST3: vst3 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdAsm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdAsm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdAsm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdWB_fixed_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdWB_fixed_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdWB_fixed_Asm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdWB_register_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdWB_register_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNdWB_register_Asm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNqAsm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNqAsm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNqWB_fixed_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNqWB_fixed_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNqWB_register_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4LNqWB_register_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dAsm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dAsm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dAsm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dWB_fixed_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dWB_fixed_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dWB_fixed_Asm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dWB_register_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dWB_register_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4dWB_register_Asm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qAsm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qAsm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qAsm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qWB_fixed_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qWB_fixed_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qWB_fixed_Asm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qWB_register_Asm_16, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qWB_register_Asm_32, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_VST4qWB_register_Asm_8, ARM_INS_VST4: vst4 */
 	{ 0 }
 },
 
 {	/* ARM_t2LDRBpcrel, ARM_INS_LDRB: ldrb */
 	{ 0 }
 },
 
 {	/* ARM_t2LDRConstPool, ARM_INS_LDR: ldr */
 	{ 0 }
 },
 
 {	/* ARM_t2LDRHpcrel, ARM_INS_LDRH: ldrh */
 	{ 0 }
 },
 
 {	/* ARM_t2LDRSBpcrel, ARM_INS_LDRSB: ldrsb */
 	{ 0 }
 },
 
 {	/* ARM_t2LDRSHpcrel, ARM_INS_LDRSH: ldrsh */
 	{ 0 }
 },
 
 {	/* ARM_t2LDRpcrel, ARM_INS_LDR: ldr */
 	{ 0 }
 },
 
 {	/* ARM_t2MOVSsi, ARM_INS_MOVS: movs */
 	{ 0 }
 },
 
 {	/* ARM_t2MOVSsr, ARM_INS_MOVS: movs */
 	{ 0 }
 },
 
 {	/* ARM_t2MOVsi, ARM_INS_MOV: mov */
 	{ 0 }
 },
 
 {	/* ARM_t2MOVsr, ARM_INS_MOV: mov */
 	{ 0 }
 },
 
 {	/* ARM_tLDRConstPool, ARM_INS_LDR: ldr */
 	{ 0 }
 },
 
 {	/* ARM_ADCri, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADCrr, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADCrsi, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADCrsr, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADDri, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADDrr, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADDrsi, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADDrsr, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ADR, ARM_INS_ADR: adr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_AESD, ARM_INS_AESD: aesd */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_AESE, ARM_INS_AESE: aese */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_AESIMC, ARM_INS_AESIMC: aesimc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_AESMC, ARM_INS_AESMC: aesmc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ANDri, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ANDrr, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ANDrsi, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ANDrsr, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_BFC, ARM_INS_BFC: bfc */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_BFI, ARM_INS_BFI: bfi */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_BICri, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_BICrr, ARM_INS_BIC: bic */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_BICrsi, ARM_INS_BIC: bic */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_BICrsr, ARM_INS_BIC: bic */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_BKPT, ARM_INS_BKPT: bkpt */
 	{ 0 }
 },
 
 {	/* ARM_BL, ARM_INS_BL: bl */
 	{ 0 }
 },
 
 {	/* ARM_BLX, ARM_INS_BLX: blx */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_BLX_pred, ARM_INS_BLX: blx */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_BLXi, ARM_INS_BLX: blx */
 	{ 0 }
 },
 
 {	/* ARM_BL_pred, ARM_INS_BL: bl */
 	{ 0 }
 },
 
 {	/* ARM_BX, ARM_INS_BX: bx */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_BXJ, ARM_INS_BXJ: bxj */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_BX_RET, ARM_INS_BX: bx */
 	{ 0 }
 },
 
 {	/* ARM_BX_pred, ARM_INS_BX: bx */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_Bcc, ARM_INS_B: b */
 	{ 0 }
 },
 
 {	/* ARM_CDP, ARM_INS_CDP: cdp */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_CDP2, ARM_INS_CDP2: cdp2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_CLREX, ARM_INS_CLREX: clrex */
 	{ 0 }
 },
 
 {	/* ARM_CLZ, ARM_INS_CLZ: clz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMNri, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMNzrr, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMNzrsi, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMNzrsr, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMPri, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMPrr, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMPrsi, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_CMPrsr, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CPS1p, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_CPS2p, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_CPS3p, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_CRC32B, ARM_INS_CRC32B: crc32b */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CRC32CB, ARM_INS_CRC32CB: crc32cb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CRC32CH, ARM_INS_CRC32CH: crc32ch */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CRC32CW, ARM_INS_CRC32CW: crc32cw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CRC32H, ARM_INS_CRC32H: crc32h */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_CRC32W, ARM_INS_CRC32W: crc32w */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_DBG, ARM_INS_DBG: dbg */
 	{ 0 }
 },
 
 {	/* ARM_DMB, ARM_INS_DMB: dmb */
 	{ 0 }
 },
 
 {	/* ARM_DSB, ARM_INS_DFB: dfb */
 	{ 0 }
 },
 
 {	/* ARM_EORri, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_EORrr, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_EORrsi, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_EORrsr, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ERET, ARM_INS_ERET: eret */
 	{ 0 }
 },
 
 {	/* ARM_FCONSTD, ARM_INS_FCONSTD: fconstd */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_FCONSTH, ARM_INS_VMOV: vmov */
 	{ 0 }
 },
 
 {	/* ARM_FCONSTS, ARM_INS_FCONSTS: fconsts */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_FLDMXDB_UPD, ARM_INS_FLDMDBX: fldmdbx */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_FLDMXIA, ARM_INS_FLDMIAX: fldmiax */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_FLDMXIA_UPD, ARM_INS_FLDMIAX: fldmiax */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_FMSTAT, ARM_INS_FMSTAT: fmstat */
 	{ 0 }
 },
 
 {	/* ARM_FSTMXDB_UPD, ARM_INS_FSTMDBX: fstmdbx */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_FSTMXIA, ARM_INS_FSTMIAX: fstmiax */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_FSTMXIA_UPD, ARM_INS_FSTMIAX: fstmiax */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_HINT, ARM_INS_CSDB: csdb */
 	{ 0 }
 },
 
 {	/* ARM_HLT, ARM_INS_HLT: hlt */
 	{ 0 }
 },
 
 {	/* ARM_HVC, ARM_INS_HVC: hvc */
 	{ 0 }
 },
 
 {	/* ARM_ISB, ARM_INS_ISB: isb */
 	{ 0 }
 },
 
 {	/* ARM_LDA, ARM_INS_LDA: lda */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDAB, ARM_INS_LDAB: ldab */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDAEX, ARM_INS_LDAEX: ldaex */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDAEXB, ARM_INS_LDAEXB: ldaexb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDAEXD, ARM_INS_LDAEXD: ldaexd */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDAEXH, ARM_INS_LDAEXH: ldaexh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDAH, ARM_INS_LDAH: ldah */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2L_OFFSET, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2L_OPTION, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2L_POST, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2L_PRE, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2_OFFSET, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2_OPTION, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2_POST, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC2_PRE, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDCL_OFFSET, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDCL_OPTION, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDCL_POST, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDCL_PRE, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC_OFFSET, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC_OPTION, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC_POST, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDC_PRE, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDMDA, ARM_INS_LDMDA: ldmda */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMDA_UPD, ARM_INS_LDMDA: ldmda */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMDB, ARM_INS_LDMDB: ldmdb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMDB_UPD, ARM_INS_LDMDB: ldmdb */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMIA, ARM_INS_LDM: ldm */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMIA_UPD, ARM_INS_LDM: ldm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMIB, ARM_INS_LDMIB: ldmib */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDMIB_UPD, ARM_INS_LDMIB: ldmib */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRBT_POST_IMM, ARM_INS_LDRBT: ldrbt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRBT_POST_REG, ARM_INS_LDRBT: ldrbt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRB_POST_IMM, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRB_POST_REG, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRB_PRE_IMM, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRB_PRE_REG, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRBi12, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRBrs, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRD, ARM_INS_LDRD: ldrd */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRD_POST, ARM_INS_LDRD: ldrd */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRD_PRE, ARM_INS_LDRD: ldrd */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDREX, ARM_INS_LDREX: ldrex */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDREXB, ARM_INS_LDREXB: ldrexb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDREXD, ARM_INS_LDREXD: ldrexd */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDREXH, ARM_INS_LDREXH: ldrexh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRH, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRHTi, ARM_INS_LDRHT: ldrht */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRHTr, ARM_INS_LDRHT: ldrht */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRH_POST, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRH_PRE, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRSB, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRSBTi, ARM_INS_LDRSBT: ldrsbt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRSBTr, ARM_INS_LDRSBT: ldrsbt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRSB_POST, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRSB_PRE, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRSH, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRSHTi, ARM_INS_LDRSHT: ldrsht */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRSHTr, ARM_INS_LDRSHT: ldrsht */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRSH_POST, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRSH_PRE, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_LDRT_POST_IMM, ARM_INS_LDRT: ldrt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRT_POST_REG, ARM_INS_LDRT: ldrt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDR_POST_IMM, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDR_POST_REG, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDR_PRE_IMM, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDR_PRE_REG, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRcp,  ARM_INS_LDR: ldr${p}	$rt $addr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRi12, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_LDRrs, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MCR, ARM_INS_MCR: mcr */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_MCR2, ARM_INS_MCR2: mcr2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_MCRR, ARM_INS_MCRR: mcrr */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MCRR2, ARM_INS_MCRR2: mcrr2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MLA, ARM_INS_MLA: mla */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MLS, ARM_INS_MLS: mls */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MOVPCLR, ARM_INS_MOV: mov */
 	{ 0 }
 },
 
 {	/* ARM_MOVTi16, ARM_INS_MOVT: movt */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MOVi, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MOVi16, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MOVr, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MOVr_TC, ARM_INS_MOV: mov */
 	{ 0 }
 },
 
 {	/* ARM_MOVsi, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MOVsr, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MRC, ARM_INS_MRC: mrc */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_MRC2, ARM_INS_MRC2: mrc2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_MRRC, ARM_INS_MRRC: mrrc */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MRRC2, ARM_INS_MRRC2: mrrc2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MRS, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MRSbanked, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MRSsys, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MSR, ARM_INS_MSR: msr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_MSRbanked, ARM_INS_MSR: msr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_MSRi, ARM_INS_MSR: msr */
 	{ 0 }
 },
 
 {	/* ARM_MUL, ARM_INS_MUL: mul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MVNi, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MVNr, ARM_INS_MVN: mvn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_MVNsi, ARM_INS_MVN: mvn */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_MVNsr, ARM_INS_MVN: mvn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ORRri, ARM_INS_ORR: orr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ORRrr, ARM_INS_ORR: orr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ORRrsi, ARM_INS_ORR: orr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_ORRrsr, ARM_INS_ORR: orr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_PKHBT, ARM_INS_PKHBT: pkhbt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_PKHTB, ARM_INS_PKHTB: pkhtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_PLDWi12, ARM_INS_PLDW: pldw */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_PLDWrs, ARM_INS_PLDW: pldw */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_PLDi12, ARM_INS_PLD: pld */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_PLDrs, ARM_INS_PLD: pld */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_PLIi12, ARM_INS_PLI: pli */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_PLIrs, ARM_INS_PLI: pli */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_QADD, ARM_INS_QADD: qadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QADD16, ARM_INS_QADD16: qadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QADD8, ARM_INS_QADD8: qadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QASX, ARM_INS_QASX: qasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QDADD, ARM_INS_QDADD: qdadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QDSUB, ARM_INS_QDSUB: qdsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QSAX, ARM_INS_QSAX: qsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QSUB, ARM_INS_QSUB: qsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QSUB16, ARM_INS_QSUB16: qsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_QSUB8, ARM_INS_QSUB8: qsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RBIT, ARM_INS_RBIT: rbit */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_REV, ARM_INS_REV: rev */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_REV16, ARM_INS_REV16: rev16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_REVSH, ARM_INS_REVSH: revsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEDA, ARM_INS_RFEDA: rfeda */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEDA_UPD, ARM_INS_RFEDA: rfeda */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEDB, ARM_INS_RFEDB: rfedb */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEDB_UPD, ARM_INS_RFEDB: rfedb */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEIA, ARM_INS_RFEIA: rfeia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEIA_UPD, ARM_INS_RFEIA: rfeia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEIB, ARM_INS_RFEIB: rfeib */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RFEIB_UPD, ARM_INS_RFEIB: rfeib */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSBri, ARM_INS_NEG: neg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSBrr, ARM_INS_RSB: rsb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSBrsi, ARM_INS_RSB: rsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSBrsr, ARM_INS_RSB: rsb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSCri, ARM_INS_RSC: rsc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSCrr, ARM_INS_RSC: rsc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSCrsi, ARM_INS_RSC: rsc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_RSCrsr, ARM_INS_RSC: rsc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SADD16, ARM_INS_SADD16: sadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SADD8, ARM_INS_SADD8: sadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SASX, ARM_INS_SASX: sasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SBCri, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SBCrr, ARM_INS_SBC: sbc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SBCrsi, ARM_INS_SBC: sbc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SBCrsr, ARM_INS_SBC: sbc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SBFX, ARM_INS_SBFX: sbfx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SDIV, ARM_INS_SDIV: sdiv */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SEL, ARM_INS_SEL: sel */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SETEND, ARM_INS_SETEND: setend */
 	{ 0 }
 },
 
 {	/* ARM_SETPAN, ARM_INS_SETPAN: setpan */
 	{ 0 }
 },
 
 {	/* ARM_SHA1C, ARM_INS_SHA1C: sha1c */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA1H, ARM_INS_SHA1H: sha1h */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA1M, ARM_INS_SHA1M: sha1m */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA1P, ARM_INS_SHA1P: sha1p */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA1SU0, ARM_INS_SHA1SU0: sha1su0 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA1SU1, ARM_INS_SHA1SU1: sha1su1 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA256H, ARM_INS_SHA256H: sha256h */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA256H2, ARM_INS_SHA256H2: sha256h2 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA256SU0, ARM_INS_SHA256SU0: sha256su0 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHA256SU1, ARM_INS_SHA256SU1: sha256su1 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHADD16, ARM_INS_SHADD16: shadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHADD8, ARM_INS_SHADD8: shadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHASX, ARM_INS_SHASX: shasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHSAX, ARM_INS_SHSAX: shsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHSUB16, ARM_INS_SHSUB16: shsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SHSUB8, ARM_INS_SHSUB8: shsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMC, ARM_INS_SMC: smc */
 	{ 0 }
 },
 
 {	/* ARM_SMLABB, ARM_INS_SMLABB: smlabb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLABT, ARM_INS_SMLABT: smlabt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLAD, ARM_INS_SMLAD: smlad */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLADX, ARM_INS_SMLADX: smladx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLAL, ARM_INS_SMLAL: smlal */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLALBB, ARM_INS_SMLALBB: smlalbb */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLALBT, ARM_INS_SMLALBT: smlalbt */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLALD, ARM_INS_SMLALD: smlald */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLALDX, ARM_INS_SMLALDX: smlaldx */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLALTB, ARM_INS_SMLALTB: smlaltb */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLALTT, ARM_INS_SMLALTT: smlaltt */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLATB, ARM_INS_SMLATB: smlatb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLATT, ARM_INS_SMLATT: smlatt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLAWB, ARM_INS_SMLAWB: smlawb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLAWT, ARM_INS_SMLAWT: smlawt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLSD, ARM_INS_SMLSD: smlsd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLSDX, ARM_INS_SMLSDX: smlsdx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLSLD, ARM_INS_SMLSLD: smlsld */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMLSLDX, ARM_INS_SMLSLDX: smlsldx */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMMLA, ARM_INS_SMMLA: smmla */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMMLAR, ARM_INS_SMMLAR: smmlar */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMMLS, ARM_INS_SMMLS: smmls */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMMLSR, ARM_INS_SMMLSR: smmlsr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMMUL, ARM_INS_SMMUL: smmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMMULR, ARM_INS_SMMULR: smmulr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMUAD, ARM_INS_SMUAD: smuad */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMUADX, ARM_INS_SMUADX: smuadx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULBB, ARM_INS_SMULBB: smulbb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULBT, ARM_INS_SMULBT: smulbt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULL, ARM_INS_SMULL: smull */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULTB, ARM_INS_SMULTB: smultb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULTT, ARM_INS_SMULTT: smultt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULWB, ARM_INS_SMULWB: smulwb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMULWT, ARM_INS_SMULWT: smulwt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMUSD, ARM_INS_SMUSD: smusd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SMUSDX, ARM_INS_SMUSDX: smusdx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SRSDA, ARM_INS_SRSDA: srsda */
 	{ 0 }
 },
 
 {	/* ARM_SRSDA_UPD, ARM_INS_SRSDA: srsda */
 	{ 0 }
 },
 
 {	/* ARM_SRSDB, ARM_INS_SRSDB: srsdb */
 	{ 0 }
 },
 
 {	/* ARM_SRSDB_UPD, ARM_INS_SRSDB: srsdb */
 	{ 0 }
 },
 
 {	/* ARM_SRSIA, ARM_INS_SRSIA: srsia */
 	{ 0 }
 },
 
 {	/* ARM_SRSIA_UPD, ARM_INS_SRSIA: srsia */
 	{ 0 }
 },
 
 {	/* ARM_SRSIB, ARM_INS_SRSIB: srsib */
 	{ 0 }
 },
 
 {	/* ARM_SRSIB_UPD, ARM_INS_SRSIB: srsib */
 	{ 0 }
 },
 
 {	/* ARM_SSAT, ARM_INS_SSAT: ssat */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_SSAT16, ARM_INS_SSAT16: ssat16 */
 	{ CS_AC_WRITE, CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SSAX, ARM_INS_SSAX: ssax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SSUB16, ARM_INS_SSUB16: ssub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SSUB8, ARM_INS_SSUB8: ssub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2L_OFFSET, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2L_OPTION, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2L_POST, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2L_PRE, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2_OFFSET, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2_OPTION, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2_POST, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC2_PRE, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STCL_OFFSET, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STCL_OPTION, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STCL_POST, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STCL_PRE, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC_OFFSET, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC_OPTION, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC_POST, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STC_PRE, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STL, ARM_INS_STL: stl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STLB, ARM_INS_STLB: stlb */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STLEX, ARM_INS_STLEX: stlex */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STLEXB, ARM_INS_STLEXB: stlexb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STLEXD, ARM_INS_STLEXD: stlexd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STLEXH, ARM_INS_STLEXH: stlexh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STLH, ARM_INS_STLH: stlh */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMDA, ARM_INS_STMDA: stmda */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMDA_UPD, ARM_INS_STMDA: stmda */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMDB, ARM_INS_STMDB: stmdb */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMDB_UPD, ARM_INS_PUSH: push */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMIA, ARM_INS_STM: stm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMIA_UPD, ARM_INS_STM: stm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMIB, ARM_INS_STMIB: stmib */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STMIB_UPD, ARM_INS_STMIB: stmib */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRBT_POST_IMM, ARM_INS_STRBT: strbt */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRBT_POST_REG, ARM_INS_STRBT: strbt */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRB_POST_IMM, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRB_POST_REG, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRB_PRE_IMM, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRB_PRE_REG, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRBi12, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRBrs, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRD, ARM_INS_STRD: strd */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRD_POST, ARM_INS_STRD: strd */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRD_PRE, ARM_INS_STRD: strd */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STREX, ARM_INS_STREX: strex */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STREXB, ARM_INS_STREXB: strexb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STREXD, ARM_INS_STREXD: strexd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STREXH, ARM_INS_STREXH: strexh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRH, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRHTi, ARM_INS_STRHT: strht */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRHTr, ARM_INS_STRHT: strht */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRH_POST, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_STRH_PRE, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRT_POST_IMM, ARM_INS_STRT: strt */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRT_POST_REG, ARM_INS_STRT: strt */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STR_POST_IMM, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STR_POST_REG, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STR_PRE_IMM, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STR_PRE_REG, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRi12, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_STRrs, ARM_INS_STR: str */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_SUBri, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SUBrr, ARM_INS_SUB: sub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SUBrsi, ARM_INS_SUB: sub */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SUBrsr, ARM_INS_SUB: sub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SVC, ARM_INS_SVC: svc */
 	{ 0 }
 },
 
 {	/* ARM_SWP, ARM_INS_SWP: swp */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SWPB, ARM_INS_SWPB: swpb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SXTAB, ARM_INS_SXTAB: sxtab */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SXTAB16, ARM_INS_SXTAB16: sxtab16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SXTAH, ARM_INS_SXTAH: sxtah */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_SXTB, ARM_INS_SXTB: sxtb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_SXTB16, ARM_INS_SXTB16: sxtb16 */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_SXTH, ARM_INS_SXTH: sxth */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_TEQri, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_TEQrr, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_TEQrsi, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_TEQrsr, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_TRAP, ARM_INS_TRAP: trap */
 	{ 0 }
 },
 
 {	/* ARM_TRAPNaCl, ARM_INS_TRAP: trap */
 	{ 0 }
 },
 
 {	/* ARM_TSB, ARM_INS_TSB: tsb */
 	{ 0 }
 },
 
 {	/* ARM_TSTri, ARM_INS_TST: tst */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_TSTrr, ARM_INS_TST: tst */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_TSTrsi, ARM_INS_TST: tst */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_TSTrsr, ARM_INS_TST: tst */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UADD16, ARM_INS_UADD16: uadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UADD8, ARM_INS_UADD8: uadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UASX, ARM_INS_UASX: uasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UBFX, ARM_INS_UBFX: ubfx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UDF, ARM_INS_UDF: udf */
 	{ 0 }
 },
 
 {	/* ARM_UDIV, ARM_INS_UDIV: udiv */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UHADD16, ARM_INS_UHADD16: uhadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UHADD8, ARM_INS_UHADD8: uhadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UHASX, ARM_INS_UHASX: uhasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UHSAX, ARM_INS_UHSAX: uhsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UHSUB16, ARM_INS_UHSUB16: uhsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UHSUB8, ARM_INS_UHSUB8: uhsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UMAAL, ARM_INS_UMAAL: umaal */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UMLAL, ARM_INS_UMLAL: umlal */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UMULL, ARM_INS_UMULL: umull */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UQADD16, ARM_INS_UQADD16: uqadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UQADD8, ARM_INS_UQADD8: uqadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UQASX, ARM_INS_UQASX: uqasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UQSAX, ARM_INS_UQSAX: uqsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UQSUB16, ARM_INS_UQSUB16: uqsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UQSUB8, ARM_INS_UQSUB8: uqsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_USAD8, ARM_INS_USAD8: usad8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_USADA8, ARM_INS_USADA8: usada8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_USAT, ARM_INS_USAT: usat */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_USAT16, ARM_INS_USAT16: usat16 */
 	{ CS_AC_WRITE, CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_USAX, ARM_INS_USAX: usax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_USUB16, ARM_INS_USUB16: usub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_USUB8, ARM_INS_USUB8: usub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UXTAB, ARM_INS_UXTAB: uxtab */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UXTAB16, ARM_INS_UXTAB16: uxtab16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UXTAH, ARM_INS_UXTAH: uxtah */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_UXTB, ARM_INS_UXTB: uxtb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_UXTB16, ARM_INS_UXTB16: uxtb16 */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_UXTH, ARM_INS_UXTH: uxth */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VABALsv2i64, ARM_INS_VABAL: vabal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABALsv4i32, ARM_INS_VABAL: vabal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABALsv8i16, ARM_INS_VABAL: vabal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABALuv2i64, ARM_INS_VABAL: vabal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABALuv4i32, ARM_INS_VABAL: vabal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABALuv8i16, ARM_INS_VABAL: vabal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAsv16i8, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAsv2i32, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAsv4i16, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAsv4i32, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAsv8i16, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAsv8i8, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAuv16i8, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAuv2i32, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAuv4i16, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAuv4i32, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAuv8i16, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABAuv8i8, ARM_INS_VABA: vaba */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDLsv2i64, ARM_INS_VABDL: vabdl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDLsv4i32, ARM_INS_VABDL: vabdl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDLsv8i16, ARM_INS_VABDL: vabdl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDLuv2i64, ARM_INS_VABDL: vabdl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDLuv4i32, ARM_INS_VABDL: vabdl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDLuv8i16, ARM_INS_VABDL: vabdl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDfd, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDfq, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDhd, ARM_INS_VABD: vabd */
 	{ 0 }
 },
 
 {	/* ARM_VABDhq, ARM_INS_VABD: vabd */
 	{ 0 }
 },
 
 {	/* ARM_VABDsv16i8, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDsv2i32, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDsv4i16, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDsv4i32, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDsv8i16, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDsv8i8, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDuv16i8, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDuv2i32, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDuv4i16, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDuv4i32, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDuv8i16, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABDuv8i8, ARM_INS_VABD: vabd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSD, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSH, ARM_INS_VABS: vabs */
 	{ 0 }
 },
 
 {	/* ARM_VABSS, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSfd, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSfq, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABShd, ARM_INS_VABS: vabs */
 	{ 0 }
 },
 
 {	/* ARM_VABShq, ARM_INS_VABS: vabs */
 	{ 0 }
 },
 
 {	/* ARM_VABSv16i8, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSv2i32, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSv4i16, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSv4i32, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSv8i16, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VABSv8i8, ARM_INS_VABS: vabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VACGEfd, ARM_INS_VACGE: vacge */
 	{ 0 }
 },
 
 {	/* ARM_VACGEfq, ARM_INS_VACGE: vacge */
 	{ 0 }
 },
 
 {	/* ARM_VACGEhd, ARM_INS_VACGE: vacge */
 	{ 0 }
 },
 
 {	/* ARM_VACGEhq, ARM_INS_VACGE: vacge */
 	{ 0 }
 },
 
 {	/* ARM_VACGTfd, ARM_INS_VACGT: vacgt */
 	{ 0 }
 },
 
 {	/* ARM_VACGTfq, ARM_INS_VACGT: vacgt */
 	{ 0 }
 },
 
 {	/* ARM_VACGThd, ARM_INS_VACGT: vacgt */
 	{ 0 }
 },
 
 {	/* ARM_VACGThq, ARM_INS_VACGT: vacgt */
 	{ 0 }
 },
 
 {	/* ARM_VADDD, ARM_INS_FADDD: faddd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDH, ARM_INS_VADD: vadd */
 	{ 0 }
 },
 
 {	/* ARM_VADDHNv2i32, ARM_INS_VADDHN: vaddhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDHNv4i16, ARM_INS_VADDHN: vaddhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDHNv8i8, ARM_INS_VADDHN: vaddhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDLsv2i64, ARM_INS_VADDL: vaddl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDLsv4i32, ARM_INS_VADDL: vaddl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDLsv8i16, ARM_INS_VADDL: vaddl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDLuv2i64, ARM_INS_VADDL: vaddl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDLuv4i32, ARM_INS_VADDL: vaddl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDLuv8i16, ARM_INS_VADDL: vaddl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDS, ARM_INS_FADDS: fadds */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDWsv2i64, ARM_INS_VADDW: vaddw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDWsv4i32, ARM_INS_VADDW: vaddw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDWsv8i16, ARM_INS_VADDW: vaddw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDWuv2i64, ARM_INS_VADDW: vaddw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDWuv4i32, ARM_INS_VADDW: vaddw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDWuv8i16, ARM_INS_VADDW: vaddw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDfd, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDfq, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDhd, ARM_INS_VADD: vadd */
 	{ 0 }
 },
 
 {	/* ARM_VADDhq, ARM_INS_VADD: vadd */
 	{ 0 }
 },
 
 {	/* ARM_VADDv16i8, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv1i64, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv2i32, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv2i64, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv4i16, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv4i32, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv8i16, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VADDv8i8, ARM_INS_VADD: vadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VANDd, ARM_INS_VAND: vand */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VANDq, ARM_INS_VAND: vand */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBICd, ARM_INS_VBIC: vbic */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBICiv2i32, ARM_INS_VAND: vand */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VBICiv4i16, ARM_INS_VAND: vand */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VBICiv4i32, ARM_INS_VAND: vand */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VBICiv8i16, ARM_INS_VAND: vand */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VBICq, ARM_INS_VBIC: vbic */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBIFd, ARM_INS_VBIF: vbif */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBIFq, ARM_INS_VBIF: vbif */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBITd, ARM_INS_VBIT: vbit */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBITq, ARM_INS_VBIT: vbit */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBSLd, ARM_INS_VBSL: vbsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VBSLq, ARM_INS_VBSL: vbsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCADDv2f32, ARM_INS_VCADD: vcadd */
 	{ 0 }
 },
 
 {	/* ARM_VCADDv4f16, ARM_INS_VCADD: vcadd */
 	{ 0 }
 },
 
 {	/* ARM_VCADDv4f32, ARM_INS_VCADD: vcadd */
 	{ 0 }
 },
 
 {	/* ARM_VCADDv8f16, ARM_INS_VCADD: vcadd */
 	{ 0 }
 },
 
 {	/* ARM_VCEQfd, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQfq, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQhd, ARM_INS_VCEQ: vceq */
 	{ 0 }
 },
 
 {	/* ARM_VCEQhq, ARM_INS_VCEQ: vceq */
 	{ 0 }
 },
 
 {	/* ARM_VCEQv16i8, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQv2i32, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQv4i16, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQv4i32, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQv8i16, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQv8i8, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv16i8, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv2f32, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv2i32, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv4f16, ARM_INS_VCEQ: vceq */
 	{ 0 }
 },
 
 {	/* ARM_VCEQzv4f32, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv4i16, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv4i32, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv8f16, ARM_INS_VCEQ: vceq */
 	{ 0 }
 },
 
 {	/* ARM_VCEQzv8i16, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCEQzv8i8, ARM_INS_VCEQ: vceq */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEfd, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEfq, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEhd, ARM_INS_VCGE: vcge */
 	{ 0 }
 },
 
 {	/* ARM_VCGEhq, ARM_INS_VCGE: vcge */
 	{ 0 }
 },
 
 {	/* ARM_VCGEsv16i8, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEsv2i32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEsv4i16, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEsv4i32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEsv8i16, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEsv8i8, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEuv16i8, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEuv2i32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEuv4i16, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEuv4i32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEuv8i16, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEuv8i8, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv16i8, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv2f32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv2i32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv4f16, ARM_INS_VCGE: vcge */
 	{ 0 }
 },
 
 {	/* ARM_VCGEzv4f32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv4i16, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv4i32, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv8f16, ARM_INS_VCGE: vcge */
 	{ 0 }
 },
 
 {	/* ARM_VCGEzv8i16, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGEzv8i8, ARM_INS_VCGE: vcge */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTfd, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTfq, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGThd, ARM_INS_VCGT: vcgt */
 	{ 0 }
 },
 
 {	/* ARM_VCGThq, ARM_INS_VCGT: vcgt */
 	{ 0 }
 },
 
 {	/* ARM_VCGTsv16i8, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTsv2i32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTsv4i16, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTsv4i32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTsv8i16, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTsv8i8, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTuv16i8, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTuv2i32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTuv4i16, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTuv4i32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTuv8i16, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTuv8i8, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv16i8, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv2f32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv2i32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv4f16, ARM_INS_VCGT: vcgt */
 	{ 0 }
 },
 
 {	/* ARM_VCGTzv4f32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv4i16, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv4i32, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv8f16, ARM_INS_VCGT: vcgt */
 	{ 0 }
 },
 
 {	/* ARM_VCGTzv8i16, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCGTzv8i8, ARM_INS_VCGT: vcgt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv16i8, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv2f32, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv2i32, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv4f16, ARM_INS_VCLE: vcle */
 	{ 0 }
 },
 
 {	/* ARM_VCLEzv4f32, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv4i16, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv4i32, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv8f16, ARM_INS_VCLE: vcle */
 	{ 0 }
 },
 
 {	/* ARM_VCLEzv8i16, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLEzv8i8, ARM_INS_VCLE: vcle */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLSv16i8, ARM_INS_VCLS: vcls */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLSv2i32, ARM_INS_VCLS: vcls */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLSv4i16, ARM_INS_VCLS: vcls */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLSv4i32, ARM_INS_VCLS: vcls */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLSv8i16, ARM_INS_VCLS: vcls */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLSv8i8, ARM_INS_VCLS: vcls */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv16i8, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv2f32, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv2i32, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv4f16, ARM_INS_VCLT: vclt */
 	{ 0 }
 },
 
 {	/* ARM_VCLTzv4f32, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv4i16, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv4i32, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv8f16, ARM_INS_VCLT: vclt */
 	{ 0 }
 },
 
 {	/* ARM_VCLTzv8i16, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLTzv8i8, ARM_INS_VCLT: vclt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLZv16i8, ARM_INS_VCLZ: vclz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLZv2i32, ARM_INS_VCLZ: vclz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLZv4i16, ARM_INS_VCLZ: vclz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLZv4i32, ARM_INS_VCLZ: vclz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLZv8i16, ARM_INS_VCLZ: vclz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCLZv8i8, ARM_INS_VCLZ: vclz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMLAv2f32, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv2f32_indexed, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv4f16, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv4f16_indexed, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv4f32, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv4f32_indexed, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv8f16, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMLAv8f16_indexed, ARM_INS_VCMLA: vcmla */
 	{ 0 }
 },
 
 {	/* ARM_VCMPD, ARM_INS_VCMP: vcmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPED, ARM_INS_VCMPE: vcmpe */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPEH, ARM_INS_VCMPE: vcmpe */
 	{ 0 }
 },
 
 {	/* ARM_VCMPES, ARM_INS_VCMPE: vcmpe */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPEZD, ARM_INS_VCMPE: vcmpe */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPEZH, ARM_INS_VCMPE: vcmpe */
 	{ 0 }
 },
 
 {	/* ARM_VCMPEZS, ARM_INS_VCMPE: vcmpe */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPH, ARM_INS_VCMP: vcmp */
 	{ 0 }
 },
 
 {	/* ARM_VCMPS, ARM_INS_VCMP: vcmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPZD, ARM_INS_FCMPZD: fcmpzd */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCMPZH, ARM_INS_VCMP: vcmp */
 	{ 0 }
 },
 
 {	/* ARM_VCMPZS, ARM_INS_FCMPZS: fcmpzs */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCNTd, ARM_INS_VCNT: vcnt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCNTq, ARM_INS_VCNT: vcnt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTANSDf, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANSDh, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANSQf, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANSQh, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANUDf, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANUDh, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANUQf, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTANUQh, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTASD, ARM_INS_VCVTA: vcvta */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTASH, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTASS, ARM_INS_VCVTA: vcvta */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTAUD, ARM_INS_VCVTA: vcvta */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTAUH, ARM_INS_VCVTA: vcvta */
 	{ 0 }
 },
 
 {	/* ARM_VCVTAUS, ARM_INS_VCVTA: vcvta */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTBDH, ARM_INS_VCVTB: vcvtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTBHD, ARM_INS_VCVTB: vcvtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTBHS, ARM_INS_VCVTB: vcvtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTBSH, ARM_INS_VCVTB: vcvtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTDS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTMNSDf, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNSDh, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNSQf, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNSQh, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNUDf, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNUDh, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNUQf, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMNUQh, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMSD, ARM_INS_VCVTM: vcvtm */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTMSH, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMSS, ARM_INS_VCVTM: vcvtm */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTMUD, ARM_INS_VCVTM: vcvtm */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTMUH, ARM_INS_VCVTM: vcvtm */
 	{ 0 }
 },
 
 {	/* ARM_VCVTMUS, ARM_INS_VCVTM: vcvtm */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTNNSDf, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNSDh, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNSQf, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNSQh, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNUDf, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNUDh, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNUQf, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNNUQh, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNSD, ARM_INS_VCVTN: vcvtn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTNSH, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNSS, ARM_INS_VCVTN: vcvtn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTNUD, ARM_INS_VCVTN: vcvtn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTNUH, ARM_INS_VCVTN: vcvtn */
 	{ 0 }
 },
 
 {	/* ARM_VCVTNUS, ARM_INS_VCVTN: vcvtn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTPNSDf, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNSDh, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNSQf, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNSQh, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNUDf, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNUDh, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNUQf, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPNUQh, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPSD, ARM_INS_VCVTP: vcvtp */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTPSH, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPSS, ARM_INS_VCVTP: vcvtp */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTPUD, ARM_INS_VCVTP: vcvtp */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTPUH, ARM_INS_VCVTP: vcvtp */
 	{ 0 }
 },
 
 {	/* ARM_VCVTPUS, ARM_INS_VCVTP: vcvtp */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTSD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTTDH, ARM_INS_VCVTT: vcvtt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTTHD, ARM_INS_VCVTT: vcvtt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTTHS, ARM_INS_VCVTT: vcvtt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTTSH, ARM_INS_VCVTT: vcvtt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2h, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2sd, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2sq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2ud, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2uq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2xsd, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2xsq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2xud, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTf2xuq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTh2f, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTh2sd, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2sq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2ud, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2uq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2xsd, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2xsq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2xud, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTh2xuq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTs2fd, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTs2fq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTs2hd, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTs2hq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTu2fd, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTu2fq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTu2hd, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTu2hq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTxs2fd, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTxs2fq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTxs2hd, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTxs2hq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTxu2fd, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTxu2fq, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VCVTxu2hd, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VCVTxu2hq, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VDIVD, ARM_INS_VDIV: vdiv */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDIVH, ARM_INS_VDIV: vdiv */
 	{ 0 }
 },
 
 {	/* ARM_VDIVS, ARM_INS_VDIV: vdiv */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUP16d, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUP16q, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUP32d, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUP32q, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUP8d, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUP8q, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUPLN16d, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUPLN16q, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUPLN32d, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUPLN32q, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUPLN8d, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VDUPLN8q, ARM_INS_VDUP: vdup */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEORd, ARM_INS_VEOR: veor */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEORq, ARM_INS_VEOR: veor */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTd16, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTd32, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTd8, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTq16, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTq32, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTq64, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VEXTq8, ARM_INS_VEXT: vext */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMAD, ARM_INS_VFMA: vfma */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMAH, ARM_INS_VFMA: vfma */
 	{ 0 }
 },
 
 {	/* ARM_VFMAS, ARM_INS_VFMA: vfma */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMAfd, ARM_INS_VFMA: vfma */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMAfq, ARM_INS_VFMA: vfma */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMAhd, ARM_INS_VFMA: vfma */
 	{ 0 }
 },
 
 {	/* ARM_VFMAhq, ARM_INS_VFMA: vfma */
 	{ 0 }
 },
 
 {	/* ARM_VFMSD, ARM_INS_VFMS: vfms */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMSH, ARM_INS_VFMS: vfms */
 	{ 0 }
 },
 
 {	/* ARM_VFMSS, ARM_INS_VFMS: vfms */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMSfd, ARM_INS_VFMS: vfms */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMSfq, ARM_INS_VFMS: vfms */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFMShd, ARM_INS_VFMS: vfms */
 	{ 0 }
 },
 
 {	/* ARM_VFMShq, ARM_INS_VFMS: vfms */
 	{ 0 }
 },
 
 {	/* ARM_VFNMAD, ARM_INS_VFNMA: vfnma */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFNMAH, ARM_INS_VFNMA: vfnma */
 	{ 0 }
 },
 
 {	/* ARM_VFNMAS, ARM_INS_VFNMA: vfnma */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFNMSD, ARM_INS_VFNMS: vfnms */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VFNMSH, ARM_INS_VFNMS: vfnms */
 	{ 0 }
 },
 
 {	/* ARM_VFNMSS, ARM_INS_VFNMS: vfnms */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VGETLNi32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VGETLNs16, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VGETLNs8, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VGETLNu16, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VGETLNu8, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDsv16i8, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDsv2i32, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDsv4i16, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDsv4i32, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDsv8i16, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDsv8i8, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDuv16i8, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDuv2i32, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDuv4i16, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDuv4i32, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDuv8i16, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHADDuv8i8, ARM_INS_VHADD: vhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBsv16i8, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBsv2i32, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBsv4i16, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBsv4i32, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBsv8i16, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBsv8i8, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBuv16i8, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBuv2i32, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBuv4i16, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBuv4i32, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBuv8i16, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VHSUBuv8i8, ARM_INS_VHSUB: vhsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VINSH, ARM_INS_VINS: vins */
 	{ 0 }
 },
 
 {	/* ARM_VJCVT, ARM_INS_VJCVT: vjcvt */
 	{ 0 }
 },
 
 {	/* ARM_VLD1DUPd16, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd16wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd16wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd32, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd32wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd32wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd8, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd8wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPd8wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq16, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq16wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq16wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq32, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq32wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq32wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq8, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq8wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1DUPq8wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1LNd16, ARM_INS_VLD1: vld1 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1LNd16_UPD, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD1LNd32, ARM_INS_VLD1: vld1 */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD1LNd32_UPD, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD1LNd8, ARM_INS_VLD1: vld1 */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1LNd8_UPD, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD1d16, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16Q, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16Qwb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16Qwb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16T, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16Twb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16Twb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d16wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32Q, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32Qwb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32Qwb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32T, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32Twb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32Twb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d32wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64Q, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64Qwb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64Qwb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64T, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64Twb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64Twb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d64wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8Q, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8Qwb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8Qwb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8T, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8Twb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8Twb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1d8wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q16, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q16wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q16wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q32, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q32wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q32wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q64, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q64wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q64wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q8, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q8wb_fixed, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD1q8wb_register, ARM_INS_VLD1: vld1 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd16, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd16wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd16wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd16x2, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd16x2wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd16x2wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd32, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd32wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd32wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd32x2, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd32x2wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd32x2wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd8, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd8wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd8wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd8x2, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd8x2wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2DUPd8x2wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2LNd16,  ARM_INS_VLD2: vld2${p}.16	\{$vd[$lane] $dst2[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2LNd16_UPD,  ARM_INS_VLD2: vld2${p}.16	\{$vd[$lane] $dst2[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD2LNd32,  ARM_INS_VLD2: vld2${p}.32	\{$vd[$lane] $dst2[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2LNd32_UPD,  ARM_INS_VLD2: vld2${p}.32	\{$vd[$lane] $dst2[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD2LNd8,  ARM_INS_VLD2: vld2${p}.8	\{$vd[$lane] $dst2[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2LNd8_UPD,  ARM_INS_VLD2: vld2${p}.8	\{$vd[$lane] $dst2[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD2LNq16,  ARM_INS_VLD2: vld2${p}.16	\{$vd[$lane] $dst2[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2LNq16_UPD,  ARM_INS_VLD2: vld2${p}.16	\{$vd[$lane] $dst2[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD2LNq32,  ARM_INS_VLD2: vld2${p}.32	\{$vd[$lane] $dst2[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2LNq32_UPD,  ARM_INS_VLD2: vld2${p}.32	\{$vd[$lane] $dst2[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD2b16, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b16wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b16wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b32, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b32wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b32wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b8, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b8wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2b8wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d16, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d16wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d16wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d32, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d32wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d32wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d8, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d8wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2d8wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q16, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q16wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q16wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q32, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q32wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q32wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q8, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q8wb_fixed, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD2q8wb_register, ARM_INS_VLD2: vld2 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPd16, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPd16_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPd32, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPd32_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPd8, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPd8_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPq16, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPq16_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPq32, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPq32_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPq8, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3DUPq8_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3LNd16,  ARM_INS_VLD3: vld3${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3LNd16_UPD,  ARM_INS_VLD3: vld3${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3LNd32,  ARM_INS_VLD3: vld3${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3LNd32_UPD,  ARM_INS_VLD3: vld3${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3LNd8,  ARM_INS_VLD3: vld3${p}.8	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3LNd8_UPD,  ARM_INS_VLD3: vld3${p}.8	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3LNq16,  ARM_INS_VLD3: vld3${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3LNq16_UPD,  ARM_INS_VLD3: vld3${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3LNq32,  ARM_INS_VLD3: vld3${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3LNq32_UPD,  ARM_INS_VLD3: vld3${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3d16, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3d16_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3d32, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3d32_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3d8, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3d8_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3q16, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3q16_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3q32, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3q32_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD3q8, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD3q8_UPD, ARM_INS_VLD3: vld3 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4DUPd16, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPd16_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPd32, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPd32_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPd8, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPd8_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPq16, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPq16_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPq32, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPq32_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPq8, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4DUPq8_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4LNd16,  ARM_INS_VLD4: vld4${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4LNd16_UPD,  ARM_INS_VLD4: vld4${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4LNd32,  ARM_INS_VLD4: vld4${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4LNd32_UPD,  ARM_INS_VLD4: vld4${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4LNd8,  ARM_INS_VLD4: vld4${p}.8	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4LNd8_UPD,  ARM_INS_VLD4: vld4${p}.8	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4LNq16,  ARM_INS_VLD4: vld4${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4LNq16_UPD,  ARM_INS_VLD4: vld4${p}.16	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4LNq32,  ARM_INS_VLD4: vld4${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4LNq32_UPD,  ARM_INS_VLD4: vld4${p}.32	\{$vd[$lane] $dst2[$lane] $dst3[$lane] $dst4[$lane]\} $rn$rm */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4d16, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4d16_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4d32, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4d32_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4d8, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4d8_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4q16, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4q16_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4q32, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4q32_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLD4q8, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLD4q8_UPD, ARM_INS_VLD4: vld4 */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLDMDDB_UPD, ARM_INS_VLDMDB: vldmdb */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLDMDIA, ARM_INS_VLDMIA: vldmia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLDMDIA_UPD, ARM_INS_VLDMIA: vldmia */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLDMSDB_UPD, ARM_INS_VLDMDB: vldmdb */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLDMSIA, ARM_INS_VLDMIA: vldmia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VLDMSIA_UPD, ARM_INS_VLDMIA: vldmia */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLDRD, ARM_INS_VLDR: vldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLDRH, ARM_INS_VLDR: vldr */
 	{ 0 }
 },
 
 {	/* ARM_VLDRS, ARM_INS_VLDR: vldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VLLDM, ARM_INS_VLLDM: vlldm */
 	{ 0 }
 },
 
 {	/* ARM_VLSTM, ARM_INS_VLSTM: vlstm */
 	{ 0 }
 },
 
 {	/* ARM_VMAXNMD, ARM_INS_VMAXNM: vmaxnm */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXNMH, ARM_INS_VMAXNM: vmaxnm */
 	{ 0 }
 },
 
 {	/* ARM_VMAXNMNDf, ARM_INS_VMAXNM: vmaxnm */
 	{ 0 }
 },
 
 {	/* ARM_VMAXNMNDh, ARM_INS_VMAXNM: vmaxnm */
 	{ 0 }
 },
 
 {	/* ARM_VMAXNMNQf, ARM_INS_VMAXNM: vmaxnm */
 	{ 0 }
 },
 
 {	/* ARM_VMAXNMNQh, ARM_INS_VMAXNM: vmaxnm */
 	{ 0 }
 },
 
 {	/* ARM_VMAXNMS, ARM_INS_VMAXNM: vmaxnm */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXfd, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXfq, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXhd, ARM_INS_VMAX: vmax */
 	{ 0 }
 },
 
 {	/* ARM_VMAXhq, ARM_INS_VMAX: vmax */
 	{ 0 }
 },
 
 {	/* ARM_VMAXsv16i8, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXsv2i32, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXsv4i16, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXsv4i32, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXsv8i16, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXsv8i8, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXuv16i8, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXuv2i32, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXuv4i16, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXuv4i32, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXuv8i16, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMAXuv8i8, ARM_INS_VMAX: vmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINNMD, ARM_INS_VMINNM: vminnm */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINNMH, ARM_INS_VMINNM: vminnm */
 	{ 0 }
 },
 
 {	/* ARM_VMINNMNDf, ARM_INS_VMINNM: vminnm */
 	{ 0 }
 },
 
 {	/* ARM_VMINNMNDh, ARM_INS_VMINNM: vminnm */
 	{ 0 }
 },
 
 {	/* ARM_VMINNMNQf, ARM_INS_VMINNM: vminnm */
 	{ 0 }
 },
 
 {	/* ARM_VMINNMNQh, ARM_INS_VMINNM: vminnm */
 	{ 0 }
 },
 
 {	/* ARM_VMINNMS, ARM_INS_VMINNM: vminnm */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINfd, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINfq, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINhd, ARM_INS_VMIN: vmin */
 	{ 0 }
 },
 
 {	/* ARM_VMINhq, ARM_INS_VMIN: vmin */
 	{ 0 }
 },
 
 {	/* ARM_VMINsv16i8, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINsv2i32, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINsv4i16, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINsv4i32, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINsv8i16, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINsv8i8, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINuv16i8, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINuv2i32, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINuv4i16, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINuv4i32, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINuv8i16, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMINuv8i8, ARM_INS_VMIN: vmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAD, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAH, ARM_INS_VMLA: vmla */
 	{ 0 }
 },
 
 {	/* ARM_VMLALslsv2i32, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALslsv4i16, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALsluv2i32, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALsluv4i16, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALsv2i64, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALsv4i32, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALsv8i16, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALuv2i64, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALuv4i32, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLALuv8i16, ARM_INS_VMLAL: vmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAS, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAfd, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAfq, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAhd, ARM_INS_VMLA: vmla */
 	{ 0 }
 },
 
 {	/* ARM_VMLAhq, ARM_INS_VMLA: vmla */
 	{ 0 }
 },
 
 {	/* ARM_VMLAslfd, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAslfq, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAslhd, ARM_INS_VMLA: vmla */
 	{ 0 }
 },
 
 {	/* ARM_VMLAslhq, ARM_INS_VMLA: vmla */
 	{ 0 }
 },
 
 {	/* ARM_VMLAslv2i32, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAslv4i16, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAslv4i32, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAslv8i16, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAv16i8, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAv2i32, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAv4i16, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAv4i32, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAv8i16, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLAv8i8, ARM_INS_VMLA: vmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSD, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSH, ARM_INS_VMLS: vmls */
 	{ 0 }
 },
 
 {	/* ARM_VMLSLslsv2i32, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLslsv4i16, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLsluv2i32, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLsluv4i16, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLsv2i64, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLsv4i32, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLsv8i16, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLuv2i64, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLuv4i32, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSLuv8i16, ARM_INS_VMLSL: vmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSS, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSfd, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSfq, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLShd, ARM_INS_VMLS: vmls */
 	{ 0 }
 },
 
 {	/* ARM_VMLShq, ARM_INS_VMLS: vmls */
 	{ 0 }
 },
 
 {	/* ARM_VMLSslfd, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSslfq, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSslhd, ARM_INS_VMLS: vmls */
 	{ 0 }
 },
 
 {	/* ARM_VMLSslhq, ARM_INS_VMLS: vmls */
 	{ 0 }
 },
 
 {	/* ARM_VMLSslv2i32, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSslv4i16, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSslv4i32, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSslv8i16, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSv16i8, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSv2i32, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSv4i16, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSv4i32, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSv8i16, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMLSv8i8, ARM_INS_VMLS: vmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVD, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVDRR, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVH, ARM_INS_VMOVX: vmovx */
 	{ 0 }
 },
 
 {	/* ARM_VMOVHR, ARM_INS_VMOV: vmov */
 	{ 0 }
 },
 
 {	/* ARM_VMOVLsv2i64, ARM_INS_VMOVL: vmovl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVLsv4i32, ARM_INS_VMOVL: vmovl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVLsv8i16, ARM_INS_VMOVL: vmovl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVLuv2i64, ARM_INS_VMOVL: vmovl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVLuv4i32, ARM_INS_VMOVL: vmovl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVLuv8i16, ARM_INS_VMOVL: vmovl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVNv2i32, ARM_INS_VMOVN: vmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVNv4i16, ARM_INS_VMOVN: vmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVNv8i8, ARM_INS_VMOVN: vmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVRH, ARM_INS_VMOV: vmov */
 	{ 0 }
 },
 
 {	/* ARM_VMOVRRD, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVRRS, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVRS, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVS, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVSR, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVSRR, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMOVv16i8, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv1i64, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv2f32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv2i32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv2i64, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv4f32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv4i16, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv4i32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv8i16, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMOVv8i8, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_FPEXC, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_FPINST, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_FPINST2, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_FPSID, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_MVFR0, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_MVFR1, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMRS_MVFR2, ARM_INS_VMRS: vmrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMSR, ARM_INS_VMSR: vmsr */
 	{ CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMSR_FPEXC, ARM_INS_VMSR: vmsr */
 	{ CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMSR_FPINST, ARM_INS_VMSR: vmsr */
 	{ CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMSR_FPINST2, ARM_INS_VMSR: vmsr */
 	{ CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMSR_FPSID, ARM_INS_VMSR: vmsr */
 	{ CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULD, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULH, ARM_INS_VMUL: vmul */
 	{ 0 }
 },
 
 {	/* ARM_VMULLp64, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLp8, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLslsv2i32, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLslsv4i16, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLsluv2i32, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLsluv4i16, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLsv2i64, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLsv4i32, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLsv8i16, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLuv2i64, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLuv4i32, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULLuv8i16, ARM_INS_VMULL: vmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULS, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULfd, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULfq, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULhd, ARM_INS_VMUL: vmul */
 	{ 0 }
 },
 
 {	/* ARM_VMULhq, ARM_INS_VMUL: vmul */
 	{ 0 }
 },
 
 {	/* ARM_VMULpd, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULpq, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULslfd, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULslfq, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULslhd, ARM_INS_VMUL: vmul */
 	{ 0 }
 },
 
 {	/* ARM_VMULslhq, ARM_INS_VMUL: vmul */
 	{ 0 }
 },
 
 {	/* ARM_VMULslv2i32, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULslv4i16, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULslv4i32, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULslv8i16, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULv16i8, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULv2i32, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULv4i16, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULv4i32, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULv8i16, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMULv8i8, ARM_INS_VMUL: vmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMVNd, ARM_INS_VMVN: vmvn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMVNq, ARM_INS_VMVN: vmvn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VMVNv2i32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMVNv4i16, ARM_INS_VMVN: vmvn */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMVNv4i32, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VMVNv8i16, ARM_INS_VMVN: vmvn */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VNEGD, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGH, ARM_INS_VNEG: vneg */
 	{ 0 }
 },
 
 {	/* ARM_VNEGS, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGf32q, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGfd, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGhd, ARM_INS_VNEG: vneg */
 	{ 0 }
 },
 
 {	/* ARM_VNEGhq, ARM_INS_VNEG: vneg */
 	{ 0 }
 },
 
 {	/* ARM_VNEGs16d, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGs16q, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGs32d, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGs32q, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGs8d, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNEGs8q, ARM_INS_VNEG: vneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNMLAD, ARM_INS_VNMLA: vnmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNMLAH, ARM_INS_VNMLA: vnmla */
 	{ 0 }
 },
 
 {	/* ARM_VNMLAS, ARM_INS_VNMLA: vnmla */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNMLSD, ARM_INS_VNMLS: vnmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNMLSH, ARM_INS_VNMLS: vnmls */
 	{ 0 }
 },
 
 {	/* ARM_VNMLSS, ARM_INS_VNMLS: vnmls */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNMULD, ARM_INS_VNMUL: vnmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VNMULH, ARM_INS_VNMUL: vnmul */
 	{ 0 }
 },
 
 {	/* ARM_VNMULS, ARM_INS_VNMUL: vnmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VORNd, ARM_INS_VORN: vorn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VORNq, ARM_INS_VORN: vorn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VORRd, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VORRiv2i32, ARM_INS_VORR: vorr */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VORRiv4i16, ARM_INS_VORR: vorr */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VORRiv4i32, ARM_INS_VORR: vorr */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VORRiv8i16, ARM_INS_VORR: vorr */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VORRq, ARM_INS_VMOV: vmov */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALsv16i8, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALsv2i32, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALsv4i16, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALsv4i32, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALsv8i16, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALsv8i8, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALuv16i8, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALuv2i32, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALuv4i16, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALuv4i32, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALuv8i16, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADALuv8i8, ARM_INS_VPADAL: vpadal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLsv16i8, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLsv2i32, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLsv4i16, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLsv4i32, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLsv8i16, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLsv8i8, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLuv16i8, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLuv2i32, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLuv4i16, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLuv4i32, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLuv8i16, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDLuv8i8, ARM_INS_VPADDL: vpaddl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDf, ARM_INS_VPADD: vpadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDh, ARM_INS_VPADD: vpadd */
 	{ 0 }
 },
 
 {	/* ARM_VPADDi16, ARM_INS_VPADD: vpadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDi32, ARM_INS_VPADD: vpadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPADDi8, ARM_INS_VPADD: vpadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXf, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXh, ARM_INS_VPMAX: vpmax */
 	{ 0 }
 },
 
 {	/* ARM_VPMAXs16, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXs32, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXs8, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXu16, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXu32, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMAXu8, ARM_INS_VPMAX: vpmax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINf, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINh, ARM_INS_VPMIN: vpmin */
 	{ 0 }
 },
 
 {	/* ARM_VPMINs16, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINs32, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINs8, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINu16, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINu32, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VPMINu8, ARM_INS_VPMIN: vpmin */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQABSv16i8, ARM_INS_VQABS: vqabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQABSv2i32, ARM_INS_VQABS: vqabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQABSv4i16, ARM_INS_VQABS: vqabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQABSv4i32, ARM_INS_VQABS: vqabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQABSv8i16, ARM_INS_VQABS: vqabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQABSv8i8, ARM_INS_VQABS: vqabs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv16i8, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv1i64, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv2i32, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv2i64, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv4i16, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv4i32, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv8i16, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDsv8i8, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv16i8, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv1i64, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv2i32, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv2i64, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv4i16, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv4i32, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv8i16, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQADDuv8i8, ARM_INS_VQADD: vqadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLALslv2i32, ARM_INS_VQDMLAL: vqdmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLALslv4i16, ARM_INS_VQDMLAL: vqdmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLALv2i64, ARM_INS_VQDMLAL: vqdmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLALv4i32, ARM_INS_VQDMLAL: vqdmlal */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLSLslv2i32, ARM_INS_VQDMLSL: vqdmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLSLslv4i16, ARM_INS_VQDMLSL: vqdmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLSLv2i64, ARM_INS_VQDMLSL: vqdmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMLSLv4i32, ARM_INS_VQDMLSL: vqdmlsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHslv2i32, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHslv4i16, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHslv4i32, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHslv8i16, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHv2i32, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHv4i16, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHv4i32, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULHv8i16, ARM_INS_VQDMULH: vqdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULLslv2i32, ARM_INS_VQDMULL: vqdmull */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULLslv4i16, ARM_INS_VQDMULL: vqdmull */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULLv2i64, ARM_INS_VQDMULL: vqdmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQDMULLv4i32, ARM_INS_VQDMULL: vqdmull */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNsuv2i32, ARM_INS_VQMOVUN: vqmovun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNsuv4i16, ARM_INS_VQMOVUN: vqmovun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNsuv8i8, ARM_INS_VQMOVUN: vqmovun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNsv2i32, ARM_INS_VQMOVN: vqmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNsv4i16, ARM_INS_VQMOVN: vqmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNsv8i8, ARM_INS_VQMOVN: vqmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNuv2i32, ARM_INS_VQMOVN: vqmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNuv4i16, ARM_INS_VQMOVN: vqmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQMOVNuv8i8, ARM_INS_VQMOVN: vqmovn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQNEGv16i8, ARM_INS_VQNEG: vqneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQNEGv2i32, ARM_INS_VQNEG: vqneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQNEGv4i16, ARM_INS_VQNEG: vqneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQNEGv4i32, ARM_INS_VQNEG: vqneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQNEGv8i16, ARM_INS_VQNEG: vqneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQNEGv8i8, ARM_INS_VQNEG: vqneg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMLAHslv2i32, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHslv4i16, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHslv4i32, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHslv8i16, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHv2i32, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHv4i16, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHv4i32, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLAHv8i16, ARM_INS_VQRDMLAH: vqrdmlah */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHslv2i32, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHslv4i16, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHslv4i32, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHslv8i16, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHv2i32, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHv4i16, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHv4i32, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMLSHv8i16, ARM_INS_VQRDMLSH: vqrdmlsh */
 	{ 0 }
 },
 
 {	/* ARM_VQRDMULHslv2i32, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHslv4i16, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHslv4i32, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHslv8i16, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHv2i32, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHv4i16, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHv4i32, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRDMULHv8i16, ARM_INS_VQRDMULH: vqrdmulh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv16i8, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv1i64, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv2i32, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv2i64, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv4i16, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv4i32, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv8i16, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLsv8i8, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv16i8, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv1i64, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv2i32, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv2i64, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv4i16, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv4i32, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv8i16, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHLuv8i8, ARM_INS_VQRSHL: vqrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRNsv2i32, ARM_INS_VQRSHRN: vqrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRNsv4i16, ARM_INS_VQRSHRN: vqrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRNsv8i8, ARM_INS_VQRSHRN: vqrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRNuv2i32, ARM_INS_VQRSHRN: vqrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRNuv4i16, ARM_INS_VQRSHRN: vqrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRNuv8i8, ARM_INS_VQRSHRN: vqrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRUNv2i32, ARM_INS_VQRSHRUN: vqrshrun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRUNv4i16, ARM_INS_VQRSHRUN: vqrshrun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQRSHRUNv8i8, ARM_INS_VQRSHRUN: vqrshrun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv16i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv1i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv2i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv2i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv4i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv4i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv8i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsiv8i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv16i8, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv1i64, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv2i32, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv2i64, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv4i16, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv4i32, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv8i16, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsuv8i8, ARM_INS_VQSHLU: vqshlu */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv16i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv1i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv2i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv2i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv4i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv4i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv8i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLsv8i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv16i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv1i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv2i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv2i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv4i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv4i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv8i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuiv8i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv16i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv1i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv2i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv2i64, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv4i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv4i32, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv8i16, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHLuv8i8, ARM_INS_VQSHL: vqshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRNsv2i32, ARM_INS_VQSHRN: vqshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRNsv4i16, ARM_INS_VQSHRN: vqshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRNsv8i8, ARM_INS_VQSHRN: vqshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRNuv2i32, ARM_INS_VQSHRN: vqshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRNuv4i16, ARM_INS_VQSHRN: vqshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRNuv8i8, ARM_INS_VQSHRN: vqshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRUNv2i32, ARM_INS_VQSHRUN: vqshrun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRUNv4i16, ARM_INS_VQSHRUN: vqshrun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSHRUNv8i8, ARM_INS_VQSHRUN: vqshrun */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv16i8, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv1i64, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv2i32, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv2i64, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv4i16, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv4i32, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv8i16, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBsv8i8, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv16i8, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv1i64, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv2i32, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv2i64, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv4i16, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv4i32, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv8i16, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VQSUBuv8i8, ARM_INS_VQSUB: vqsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRADDHNv2i32, ARM_INS_VRADDHN: vraddhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRADDHNv4i16, ARM_INS_VRADDHN: vraddhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRADDHNv8i8, ARM_INS_VRADDHN: vraddhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPEd, ARM_INS_VRECPE: vrecpe */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPEfd, ARM_INS_VRECPE: vrecpe */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPEfq, ARM_INS_VRECPE: vrecpe */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPEhd, ARM_INS_VRECPE: vrecpe */
 	{ 0 }
 },
 
 {	/* ARM_VRECPEhq, ARM_INS_VRECPE: vrecpe */
 	{ 0 }
 },
 
 {	/* ARM_VRECPEq, ARM_INS_VRECPE: vrecpe */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPSfd, ARM_INS_VRECPS: vrecps */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPSfq, ARM_INS_VRECPS: vrecps */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRECPShd, ARM_INS_VRECPS: vrecps */
 	{ 0 }
 },
 
 {	/* ARM_VRECPShq, ARM_INS_VRECPS: vrecps */
 	{ 0 }
 },
 
 {	/* ARM_VREV16d8, ARM_INS_VREV16: vrev16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV16q8, ARM_INS_VREV16: vrev16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV32d16, ARM_INS_VREV32: vrev32 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV32d8, ARM_INS_VREV32: vrev32 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV32q16, ARM_INS_VREV32: vrev32 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV32q8, ARM_INS_VREV32: vrev32 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV64d16, ARM_INS_VREV64: vrev64 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV64d32, ARM_INS_VREV64: vrev64 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV64d8, ARM_INS_VREV64: vrev64 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV64q16, ARM_INS_VREV64: vrev64 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV64q32, ARM_INS_VREV64: vrev64 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VREV64q8, ARM_INS_VREV64: vrev64 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDsv16i8, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDsv2i32, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDsv4i16, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDsv4i32, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDsv8i16, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDsv8i8, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDuv16i8, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDuv2i32, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDuv4i16, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDuv4i32, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDuv8i16, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRHADDuv8i8, ARM_INS_VRHADD: vrhadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTAD, ARM_INS_VRINTA: vrinta */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTAH, ARM_INS_VRINTA: vrinta */
 	{ 0 }
 },
 
 {	/* ARM_VRINTANDf, ARM_INS_VRINTA: vrinta */
 	{ 0 }
 },
 
 {	/* ARM_VRINTANDh, ARM_INS_VRINTA: vrinta */
 	{ 0 }
 },
 
 {	/* ARM_VRINTANQf, ARM_INS_VRINTA: vrinta */
 	{ 0 }
 },
 
 {	/* ARM_VRINTANQh, ARM_INS_VRINTA: vrinta */
 	{ 0 }
 },
 
 {	/* ARM_VRINTAS, ARM_INS_VRINTA: vrinta */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTMD, ARM_INS_VRINTM: vrintm */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTMH, ARM_INS_VRINTM: vrintm */
 	{ 0 }
 },
 
 {	/* ARM_VRINTMNDf, ARM_INS_VRINTM: vrintm */
 	{ 0 }
 },
 
 {	/* ARM_VRINTMNDh, ARM_INS_VRINTM: vrintm */
 	{ 0 }
 },
 
 {	/* ARM_VRINTMNQf, ARM_INS_VRINTM: vrintm */
 	{ 0 }
 },
 
 {	/* ARM_VRINTMNQh, ARM_INS_VRINTM: vrintm */
 	{ 0 }
 },
 
 {	/* ARM_VRINTMS, ARM_INS_VRINTM: vrintm */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTND, ARM_INS_VRINTN: vrintn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTNH, ARM_INS_VRINTN: vrintn */
 	{ 0 }
 },
 
 {	/* ARM_VRINTNNDf, ARM_INS_VRINTN: vrintn */
 	{ 0 }
 },
 
 {	/* ARM_VRINTNNDh, ARM_INS_VRINTN: vrintn */
 	{ 0 }
 },
 
 {	/* ARM_VRINTNNQf, ARM_INS_VRINTN: vrintn */
 	{ 0 }
 },
 
 {	/* ARM_VRINTNNQh, ARM_INS_VRINTN: vrintn */
 	{ 0 }
 },
 
 {	/* ARM_VRINTNS, ARM_INS_VRINTN: vrintn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTPD, ARM_INS_VRINTP: vrintp */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTPH, ARM_INS_VRINTP: vrintp */
 	{ 0 }
 },
 
 {	/* ARM_VRINTPNDf, ARM_INS_VRINTP: vrintp */
 	{ 0 }
 },
 
 {	/* ARM_VRINTPNDh, ARM_INS_VRINTP: vrintp */
 	{ 0 }
 },
 
 {	/* ARM_VRINTPNQf, ARM_INS_VRINTP: vrintp */
 	{ 0 }
 },
 
 {	/* ARM_VRINTPNQh, ARM_INS_VRINTP: vrintp */
 	{ 0 }
 },
 
 {	/* ARM_VRINTPS, ARM_INS_VRINTP: vrintp */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTRD, ARM_INS_VRINTR: vrintr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTRH, ARM_INS_VRINTR: vrintr */
 	{ 0 }
 },
 
 {	/* ARM_VRINTRS, ARM_INS_VRINTR: vrintr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTXD, ARM_INS_VRINTX: vrintx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTXH, ARM_INS_VRINTX: vrintx */
 	{ 0 }
 },
 
 {	/* ARM_VRINTXNDf, ARM_INS_VRINTX: vrintx */
 	{ 0 }
 },
 
 {	/* ARM_VRINTXNDh, ARM_INS_VRINTX: vrintx */
 	{ 0 }
 },
 
 {	/* ARM_VRINTXNQf, ARM_INS_VRINTX: vrintx */
 	{ 0 }
 },
 
 {	/* ARM_VRINTXNQh, ARM_INS_VRINTX: vrintx */
 	{ 0 }
 },
 
 {	/* ARM_VRINTXS, ARM_INS_VRINTX: vrintx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTZD, ARM_INS_VRINTZ: vrintz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRINTZH, ARM_INS_VRINTZ: vrintz */
 	{ 0 }
 },
 
 {	/* ARM_VRINTZNDf, ARM_INS_VRINTZ: vrintz */
 	{ 0 }
 },
 
 {	/* ARM_VRINTZNDh, ARM_INS_VRINTZ: vrintz */
 	{ 0 }
 },
 
 {	/* ARM_VRINTZNQf, ARM_INS_VRINTZ: vrintz */
 	{ 0 }
 },
 
 {	/* ARM_VRINTZNQh, ARM_INS_VRINTZ: vrintz */
 	{ 0 }
 },
 
 {	/* ARM_VRINTZS, ARM_INS_VRINTZ: vrintz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv16i8, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv1i64, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv2i32, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv2i64, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv4i16, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv4i32, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv8i16, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLsv8i8, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv16i8, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv1i64, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv2i32, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv2i64, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv4i16, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv4i32, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv8i16, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHLuv8i8, ARM_INS_VRSHL: vrshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRNv2i32, ARM_INS_VRSHRN: vrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRNv4i16, ARM_INS_VRSHRN: vrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRNv8i8, ARM_INS_VRSHRN: vrshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv16i8, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv1i64, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv2i32, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv2i64, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv4i16, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv4i32, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv8i16, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRsv8i8, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv16i8, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv1i64, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv2i32, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv2i64, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv4i16, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv4i32, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv8i16, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSHRuv8i8, ARM_INS_VRSHR: vrshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTEd, ARM_INS_VRSQRTE: vrsqrte */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTEfd, ARM_INS_VRSQRTE: vrsqrte */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTEfq, ARM_INS_VRSQRTE: vrsqrte */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTEhd, ARM_INS_VRSQRTE: vrsqrte */
 	{ 0 }
 },
 
 {	/* ARM_VRSQRTEhq, ARM_INS_VRSQRTE: vrsqrte */
 	{ 0 }
 },
 
 {	/* ARM_VRSQRTEq, ARM_INS_VRSQRTE: vrsqrte */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTSfd, ARM_INS_VRSQRTS: vrsqrts */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTSfq, ARM_INS_VRSQRTS: vrsqrts */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSQRTShd, ARM_INS_VRSQRTS: vrsqrts */
 	{ 0 }
 },
 
 {	/* ARM_VRSQRTShq, ARM_INS_VRSQRTS: vrsqrts */
 	{ 0 }
 },
 
 {	/* ARM_VRSRAsv16i8, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv1i64, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv2i32, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv2i64, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv4i16, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv4i32, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv8i16, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAsv8i8, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv16i8, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv1i64, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv2i32, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv2i64, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv4i16, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv4i32, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv8i16, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSRAuv8i8, ARM_INS_VRSRA: vrsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSUBHNv2i32, ARM_INS_VRSUBHN: vrsubhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSUBHNv4i16, ARM_INS_VRSUBHN: vrsubhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VRSUBHNv8i8, ARM_INS_VRSUBHN: vrsubhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSDOTD, ARM_INS_VSDOT: vsdot */
 	{ 0 }
 },
 
 {	/* ARM_VSDOTDI, ARM_INS_VSDOT: vsdot */
 	{ 0 }
 },
 
 {	/* ARM_VSDOTQ, ARM_INS_VSDOT: vsdot */
 	{ 0 }
 },
 
 {	/* ARM_VSDOTQI, ARM_INS_VSDOT: vsdot */
 	{ 0 }
 },
 
 {	/* ARM_VSELEQD, ARM_INS_VSELEQ: vseleq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELEQH, ARM_INS_VSELEQ: vseleq */
 	{ 0 }
 },
 
 {	/* ARM_VSELEQS, ARM_INS_VSELEQ: vseleq */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELGED, ARM_INS_VSELGE: vselge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELGEH, ARM_INS_VSELGE: vselge */
 	{ 0 }
 },
 
 {	/* ARM_VSELGES, ARM_INS_VSELGE: vselge */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELGTD, ARM_INS_VSELGT: vselgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELGTH, ARM_INS_VSELGT: vselgt */
 	{ 0 }
 },
 
 {	/* ARM_VSELGTS, ARM_INS_VSELGT: vselgt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELVSD, ARM_INS_VSELVS: vselvs */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSELVSH, ARM_INS_VSELVS: vselvs */
 	{ 0 }
 },
 
 {	/* ARM_VSELVSS, ARM_INS_VSELVS: vselvs */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSETLNi16, ARM_INS_VMOV: vmov */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSETLNi32, ARM_INS_FMDHR: fmdhr */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSETLNi8, ARM_INS_VMOV: vmov */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLi16, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLi32, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLi8, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLsv2i64, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLsv4i32, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLsv8i16, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLuv2i64, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLuv4i32, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLLuv8i16, ARM_INS_VSHLL: vshll */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv16i8, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv1i64, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv2i32, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv2i64, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv4i16, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv4i32, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv8i16, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLiv8i8, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv16i8, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv1i64, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv2i32, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv2i64, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv4i16, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv4i32, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv8i16, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLsv8i8, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv16i8, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv1i64, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv2i32, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv2i64, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv4i16, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv4i32, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv8i16, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHLuv8i8, ARM_INS_VSHL: vshl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRNv2i32, ARM_INS_VSHRN: vshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRNv4i16, ARM_INS_VSHRN: vshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRNv8i8, ARM_INS_VSHRN: vshrn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv16i8, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv1i64, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv2i32, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv2i64, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv4i16, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv4i32, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv8i16, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRsv8i8, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv16i8, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv1i64, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv2i32, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv2i64, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv4i16, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv4i32, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv8i16, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHRuv8i8, ARM_INS_VSHR: vshr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSHTOD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSHTOH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VSHTOS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSITOD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSITOH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VSITOS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv16i8, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv1i64, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv2i32, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv2i64, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv4i16, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv4i32, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv8i16, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLIv8i8, ARM_INS_VSLI: vsli */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSLTOD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSLTOH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VSLTOS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSQRTD, ARM_INS_VSQRT: vsqrt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSQRTH, ARM_INS_VSQRT: vsqrt */
 	{ 0 }
 },
 
 {	/* ARM_VSQRTS, ARM_INS_VSQRT: vsqrt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv16i8, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv1i64, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv2i32, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv2i64, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv4i16, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv4i32, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv8i16, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAsv8i8, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv16i8, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv1i64, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv2i32, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv2i64, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv4i16, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv4i32, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv8i16, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRAuv8i8, ARM_INS_VSRA: vsra */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv16i8, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv1i64, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv2i32, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv2i64, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv4i16, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv4i32, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv8i16, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSRIv8i8, ARM_INS_VSRI: vsri */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1LNd16, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1LNd16_UPD, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1LNd32, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1LNd32_UPD, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1LNd8, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1LNd8_UPD, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16Q, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16Qwb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16Qwb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16T, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16Twb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16Twb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d16wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32Q, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32Qwb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32Qwb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32T, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32Twb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32Twb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d32wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64Q, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64Qwb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64Qwb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64T, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64Twb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64Twb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d64wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8Q, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8Qwb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8Qwb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8T, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8Twb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8Twb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1d8wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q16, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q16wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q16wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q32, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q32wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q32wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q64, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q64wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q64wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q8, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q8wb_fixed, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST1q8wb_register, ARM_INS_VST1: vst1 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNd16,  ARM_INS_VST2: vst2${p}.16	\{$vd[$lane] $src2[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNd16_UPD,  ARM_INS_VST2: vst2${p}.16	\{$vd[$lane] $src2[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNd32,  ARM_INS_VST2: vst2${p}.32	\{$vd[$lane] $src2[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNd32_UPD,  ARM_INS_VST2: vst2${p}.32	\{$vd[$lane] $src2[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNd8,  ARM_INS_VST2: vst2${p}.8	\{$vd[$lane] $src2[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNd8_UPD,  ARM_INS_VST2: vst2${p}.8	\{$vd[$lane] $src2[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNq16,  ARM_INS_VST2: vst2${p}.16	\{$vd[$lane] $src2[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNq16_UPD,  ARM_INS_VST2: vst2${p}.16	\{$vd[$lane] $src2[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNq32,  ARM_INS_VST2: vst2${p}.32	\{$vd[$lane] $src2[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2LNq32_UPD,  ARM_INS_VST2: vst2${p}.32	\{$vd[$lane] $src2[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b16, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b16wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b16wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b32, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b32wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b32wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b8, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b8wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2b8wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d16, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d16wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d16wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d32, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d32wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d32wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d8, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d8wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2d8wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q16, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q16wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q16wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q32, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q32wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q32wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q8, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q8wb_fixed, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST2q8wb_register, ARM_INS_VST2: vst2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNd16,  ARM_INS_VST3: vst3${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNd16_UPD,  ARM_INS_VST3: vst3${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNd32,  ARM_INS_VST3: vst3${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNd32_UPD,  ARM_INS_VST3: vst3${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNd8,  ARM_INS_VST3: vst3${p}.8	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNd8_UPD,  ARM_INS_VST3: vst3${p}.8	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNq16,  ARM_INS_VST3: vst3${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNq16_UPD,  ARM_INS_VST3: vst3${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNq32,  ARM_INS_VST3: vst3${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3LNq32_UPD,  ARM_INS_VST3: vst3${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3d16, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3d16_UPD, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3d32, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3d32_UPD, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3d8, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3d8_UPD, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3q16, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3q16_UPD, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3q32, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3q32_UPD, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3q8, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST3q8_UPD, ARM_INS_VST3: vst3 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNd16,  ARM_INS_VST4: vst4${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNd16_UPD,  ARM_INS_VST4: vst4${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNd32,  ARM_INS_VST4: vst4${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNd32_UPD,  ARM_INS_VST4: vst4${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNd8,  ARM_INS_VST4: vst4${p}.8	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNd8_UPD,  ARM_INS_VST4: vst4${p}.8	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNq16,  ARM_INS_VST4: vst4${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNq16_UPD,  ARM_INS_VST4: vst4${p}.16	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNq32,  ARM_INS_VST4: vst4${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4LNq32_UPD,  ARM_INS_VST4: vst4${p}.32	\{$vd[$lane] $src2[$lane] $src3[$lane] $src4[$lane]\} $rn$rm */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4d16, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4d16_UPD, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4d32, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4d32_UPD, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4d8, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4d8_UPD, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4q16, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4q16_UPD, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4q32, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4q32_UPD, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4q8, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VST4q8_UPD, ARM_INS_VST4: vst4 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSTMDDB_UPD, ARM_INS_VPUSH: vpush */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSTMDIA, ARM_INS_VSTMIA: vstmia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSTMDIA_UPD, ARM_INS_VSTMIA: vstmia */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSTMSDB_UPD, ARM_INS_VPUSH: vpush */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSTMSIA, ARM_INS_VSTMIA: vstmia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSTMSIA_UPD, ARM_INS_VSTMIA: vstmia */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSTRD, ARM_INS_VSTR: vstr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSTRH, ARM_INS_VSTR: vstr */
 	{ 0 }
 },
 
 {	/* ARM_VSTRS, ARM_INS_VSTR: vstr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBD, ARM_INS_FSUBD: fsubd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBH, ARM_INS_VSUB: vsub */
 	{ 0 }
 },
 
 {	/* ARM_VSUBHNv2i32, ARM_INS_VSUBHN: vsubhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBHNv4i16, ARM_INS_VSUBHN: vsubhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBHNv8i8, ARM_INS_VSUBHN: vsubhn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBLsv2i64, ARM_INS_VSUBL: vsubl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBLsv4i32, ARM_INS_VSUBL: vsubl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBLsv8i16, ARM_INS_VSUBL: vsubl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBLuv2i64, ARM_INS_VSUBL: vsubl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBLuv4i32, ARM_INS_VSUBL: vsubl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBLuv8i16, ARM_INS_VSUBL: vsubl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBS, ARM_INS_FSUBS: fsubs */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBWsv2i64, ARM_INS_VSUBW: vsubw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBWsv4i32, ARM_INS_VSUBW: vsubw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBWsv8i16, ARM_INS_VSUBW: vsubw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBWuv2i64, ARM_INS_VSUBW: vsubw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBWuv4i32, ARM_INS_VSUBW: vsubw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBWuv8i16, ARM_INS_VSUBW: vsubw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBfd, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBfq, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBhd, ARM_INS_VSUB: vsub */
 	{ 0 }
 },
 
 {	/* ARM_VSUBhq, ARM_INS_VSUB: vsub */
 	{ 0 }
 },
 
 {	/* ARM_VSUBv16i8, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv1i64, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv2i32, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv2i64, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv4i16, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv4i32, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv8i16, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSUBv8i8, ARM_INS_VSUB: vsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VSWPd, ARM_INS_VSWP: vswp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VSWPq, ARM_INS_VSWP: vswp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTBL1, ARM_INS_VTBL: vtbl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBL2, ARM_INS_VTBL: vtbl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBL3, ARM_INS_VTBL: vtbl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBL4, ARM_INS_VTBL: vtbl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBX1, ARM_INS_VTBX: vtbx */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBX2, ARM_INS_VTBX: vtbx */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBX3, ARM_INS_VTBX: vtbx */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTBX4, ARM_INS_VTBX: vtbx */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOSHD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOSHH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VTOSHS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOSIRD, ARM_INS_VCVTR: vcvtr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOSIRH, ARM_INS_VCVTR: vcvtr */
 	{ 0 }
 },
 
 {	/* ARM_VTOSIRS, ARM_INS_VCVTR: vcvtr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOSIZD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOSIZH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VTOSIZS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOSLD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOSLH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VTOSLS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOUHD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOUHH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VTOUHS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOUIRD, ARM_INS_VCVTR: vcvtr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOUIRH, ARM_INS_VCVTR: vcvtr */
 	{ 0 }
 },
 
 {	/* ARM_VTOUIRS, ARM_INS_VCVTR: vcvtr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOUIZD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOUIZH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VTOUIZS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTOULD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTOULH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VTOULS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTRNd16, ARM_INS_VTRN: vtrn */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTRNd32, ARM_INS_VTRN: vtrn */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTRNd8, ARM_INS_VTRN: vtrn */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTRNq16, ARM_INS_VTRN: vtrn */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTRNq32, ARM_INS_VTRN: vtrn */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTRNq8, ARM_INS_VTRN: vtrn */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VTSTv16i8, ARM_INS_VTST: vtst */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTSTv2i32, ARM_INS_VTST: vtst */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTSTv4i16, ARM_INS_VTST: vtst */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTSTv4i32, ARM_INS_VTST: vtst */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTSTv8i16, ARM_INS_VTST: vtst */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VTSTv8i8, ARM_INS_VTST: vtst */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VUDOTD, ARM_INS_VUDOT: vudot */
 	{ 0 }
 },
 
 {	/* ARM_VUDOTDI, ARM_INS_VUDOT: vudot */
 	{ 0 }
 },
 
 {	/* ARM_VUDOTQ, ARM_INS_VUDOT: vudot */
 	{ 0 }
 },
 
 {	/* ARM_VUDOTQI, ARM_INS_VUDOT: vudot */
 	{ 0 }
 },
 
 {	/* ARM_VUHTOD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUHTOH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VUHTOS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUITOD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VUITOH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VUITOS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_VULTOD, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VULTOH, ARM_INS_VCVT: vcvt */
 	{ 0 }
 },
 
 {	/* ARM_VULTOS, ARM_INS_VCVT: vcvt */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUZPd16, ARM_INS_VUZP: vuzp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUZPd8, ARM_INS_VUZP: vuzp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUZPq16, ARM_INS_VUZP: vuzp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUZPq32, ARM_INS_VUZP: vuzp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VUZPq8, ARM_INS_VUZP: vuzp */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VZIPd16, ARM_INS_VZIP: vzip */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VZIPd8, ARM_INS_VZIP: vzip */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VZIPq16, ARM_INS_VZIP: vzip */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VZIPq32, ARM_INS_VZIP: vzip */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_VZIPq8, ARM_INS_VZIP: vzip */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMDA, ARM_INS_LDMDA: ldmda */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMDA_UPD, ARM_INS_LDMDA: ldmda */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMDB, ARM_INS_LDMDB: ldmdb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMDB_UPD, ARM_INS_LDMDB: ldmdb */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMIA, ARM_INS_LDM: ldm */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMIA_UPD, ARM_INS_LDM: ldm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMIB, ARM_INS_LDMIB: ldmib */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysLDMIB_UPD, ARM_INS_LDMIB: ldmib */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_sysSTMDA, ARM_INS_STMDA: stmda */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMDA_UPD, ARM_INS_STMDA: stmda */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMDB, ARM_INS_STMDB: stmdb */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMDB_UPD, ARM_INS_STMDB: stmdb */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMIA, ARM_INS_STM: stm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMIA_UPD, ARM_INS_STM: stm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMIB, ARM_INS_STMIB: stmib */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_sysSTMIB_UPD, ARM_INS_STMIB: stmib */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADCri, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADCrr, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADCrs, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADDri, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADDri12, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADDrr, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADDrs, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ADR, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2ANDri, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ANDrr, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ANDrs, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ASRri, ARM_INS_ASR: asr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ASRrr, ARM_INS_ASR: asr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2B, ARM_INS_B: b */
 	{ 0 }
 },
 
 {	/* ARM_t2BFC, ARM_INS_BFC: bfc */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2BFI, ARM_INS_BFI: bfi */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2BICri, ARM_INS_AND: and */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2BICrr, ARM_INS_BIC: bic */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2BICrs, ARM_INS_BIC: bic */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2BXJ, ARM_INS_BXJ: bxj */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2Bcc, ARM_INS_B: b */
 	{ 0 }
 },
 
 {	/* ARM_t2CDP, ARM_INS_CDP: cdp */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_t2CDP2, ARM_INS_CDP2: cdp2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_t2CLREX, ARM_INS_CLREX: clrex */
 	{ 0 }
 },
 
 {	/* ARM_t2CLZ, ARM_INS_CLZ: clz */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CMNri, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CMNzrr, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CMNzrs, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CMPri, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CMPrr, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CMPrs, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CPS1p, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_t2CPS2p, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_t2CPS3p, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_t2CRC32B, ARM_INS_CRC32B: crc32b */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CRC32CB, ARM_INS_CRC32CB: crc32cb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CRC32CH, ARM_INS_CRC32CH: crc32ch */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CRC32CW, ARM_INS_CRC32CW: crc32cw */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CRC32H, ARM_INS_CRC32H: crc32h */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2CRC32W, ARM_INS_CRC32W: crc32w */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2DBG, ARM_INS_DBG: dbg */
 	{ 0 }
 },
 
 {	/* ARM_t2DCPS1, ARM_INS_DCPS1: dcps1 */
 	{ 0 }
 },
 
 {	/* ARM_t2DCPS2, ARM_INS_DCPS2: dcps2 */
 	{ 0 }
 },
 
 {	/* ARM_t2DCPS3, ARM_INS_DCPS3: dcps3 */
 	{ 0 }
 },
 
 {	/* ARM_t2DMB, ARM_INS_DMB: dmb */
 	{ 0 }
 },
 
 {	/* ARM_t2DSB, ARM_INS_DFB: dfb */
 	{ 0 }
 },
 
 {	/* ARM_t2EORri, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2EORrr, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2EORrs, ARM_INS_EOR: eor */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2HINT, ARM_INS_CSDB: csdb */
 	{ 0 }
 },
 
 {	/* ARM_t2HVC, ARM_INS_HVC: hvc */
 	{ 0 }
 },
 
 {	/* ARM_t2ISB, ARM_INS_ISB: isb */
 	{ 0 }
 },
 
 {	/* ARM_t2IT, ARM_INS_IT: it */
 	{ 0 }
 },
 
 {	/* ARM_t2LDA, ARM_INS_LDA: lda */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDAB, ARM_INS_LDAB: ldab */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDAEX, ARM_INS_LDAEX: ldaex */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDAEXB, ARM_INS_LDAEXB: ldaexb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDAEXD, ARM_INS_LDAEXD: ldaexd */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDAEXH, ARM_INS_LDAEXH: ldaexh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDAH, ARM_INS_LDAH: ldah */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2L_OFFSET, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2L_OPTION, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2L_POST, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2L_PRE, ARM_INS_LDC2L: ldc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2_OFFSET, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2_OPTION, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2_POST, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC2_PRE, ARM_INS_LDC2: ldc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDCL_OFFSET, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDCL_OPTION, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDCL_POST, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDCL_PRE, ARM_INS_LDCL: ldcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC_OFFSET, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC_OPTION, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC_POST, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDC_PRE, ARM_INS_LDC: ldc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDMDB, ARM_INS_LDMDB: ldmdb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDMDB_UPD, ARM_INS_LDMDB: ldmdb */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDMIA, ARM_INS_LDM: ldm */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDMIA_UPD, ARM_INS_LDM: ldm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRBT, ARM_INS_LDRBT: ldrbt */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRB_POST, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRB_PRE, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRBi12, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRBi8, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRBpci, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRBs, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRD_POST, ARM_INS_LDRD: ldrd */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRD_PRE, ARM_INS_LDRD: ldrd */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRDi8, ARM_INS_LDRD: ldrd */
 	{ CS_AC_WRITE, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDREX, ARM_INS_LDREX: ldrex */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDREXB, ARM_INS_LDREXB: ldrexb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDREXD, ARM_INS_LDREXD: ldrexd */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDREXH, ARM_INS_LDREXH: ldrexh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRHT, ARM_INS_LDRHT: ldrht */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRH_POST, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRH_PRE, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRHi12, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRHi8, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRHpci, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRHs, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSBT, ARM_INS_LDRSBT: ldrsbt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSB_POST, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRSB_PRE, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSBi12, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSBi8, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSBpci, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSBs, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSHT, ARM_INS_LDRSHT: ldrsht */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSH_POST, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRSH_PRE, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSHi12, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSHi8, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSHpci, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRSHs, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LDRT, ARM_INS_LDRT: ldrt */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDR_POST, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDR_PRE, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRi12, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRi8, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRpci, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2LDRs, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LSLri, ARM_INS_LSL: lsl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LSLrr, ARM_INS_LSL: lsl */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LSRri, ARM_INS_LSR: lsr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2LSRrr, ARM_INS_LSR: lsr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MCR, ARM_INS_MCR: mcr */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_t2MCR2, ARM_INS_MCR2: mcr2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_t2MCRR, ARM_INS_MCRR: mcrr */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MCRR2, ARM_INS_MCRR2: mcrr2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MLA, ARM_INS_MLA: mla */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MLS, ARM_INS_MLS: mls */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MOVTi16, ARM_INS_MOVT: movt */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MOVi, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MOVi16, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MOVr, ARM_INS_LSL: lsl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MOVsra_flag,  ARM_INS_ASR: asrs${p}.w	$rd $rm #1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MOVsrl_flag,  ARM_INS_LSR: lsrs${p}.w	$rd $rm #1 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MRC, ARM_INS_MRC: mrc */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_t2MRC2, ARM_INS_MRC2: mrc2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_IGNORE, 0 }
 },
 
 {	/* ARM_t2MRRC, ARM_INS_MRRC: mrrc */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MRRC2, ARM_INS_MRRC2: mrrc2 */
 	{ CS_AC_READ, CS_AC_IGNORE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MRS_AR, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MRS_M, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MRSbanked, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MRSsys_AR, ARM_INS_MRS: mrs */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MSR_AR, ARM_INS_MSR: msr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MSR_M, ARM_INS_MSR: msr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MSRbanked, ARM_INS_MSR: msr */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MUL, ARM_INS_MUL: mul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MVNi, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2MVNr, ARM_INS_MVN: mvn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2MVNs, ARM_INS_MVN: mvn */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2ORNri, ARM_INS_ORN: orn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ORNrr, ARM_INS_ORN: orn */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ORNrs, ARM_INS_ORN: orn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ORRri, ARM_INS_ORN: orn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ORRrr, ARM_INS_ORR: orr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2ORRrs, ARM_INS_ORR: orr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PKHBT, ARM_INS_PKHBT: pkhbt */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PKHTB, ARM_INS_PKHTB: pkhtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDWi12, ARM_INS_PLDW: pldw */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDWi8, ARM_INS_PLDW: pldw */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDWs, ARM_INS_PLDW: pldw */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDi12, ARM_INS_PLD: pld */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDi8, ARM_INS_PLD: pld */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDpci, ARM_INS_PLD: pld */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLDs, ARM_INS_PLD: pld */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLIi12, ARM_INS_PLI: pli */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLIi8, ARM_INS_PLI: pli */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLIpci, ARM_INS_PLI: pli */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2PLIs, ARM_INS_PLI: pli */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QADD, ARM_INS_QADD: qadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QADD16, ARM_INS_QADD16: qadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QADD8, ARM_INS_QADD8: qadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QASX, ARM_INS_QASX: qasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QDADD, ARM_INS_QDADD: qdadd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QDSUB, ARM_INS_QDSUB: qdsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QSAX, ARM_INS_QSAX: qsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QSUB, ARM_INS_QSUB: qsub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QSUB16, ARM_INS_QSUB16: qsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2QSUB8, ARM_INS_QSUB8: qsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RBIT, ARM_INS_RBIT: rbit */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2REV, ARM_INS_REV: rev */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2REV16, ARM_INS_REV16: rev16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2REVSH, ARM_INS_REVSH: revsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RFEDB, ARM_INS_RFEDB: rfedb */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RFEDBW, ARM_INS_RFEDB: rfedb */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RFEIA, ARM_INS_RFEIA: rfeia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RFEIAW, ARM_INS_RFEIA: rfeia */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RORri, ARM_INS_ROR: ror */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RORrr, ARM_INS_ROR: ror */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RRX, ARM_INS_RRX: rrx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RSBri, ARM_INS_NEG: neg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RSBrr, ARM_INS_RSB: rsb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2RSBrs, ARM_INS_RSB: rsb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SADD16, ARM_INS_SADD16: sadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SADD8, ARM_INS_SADD8: sadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SASX, ARM_INS_SASX: sasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SBCri, ARM_INS_ADC: adc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SBCrr, ARM_INS_SBC: sbc */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SBCrs, ARM_INS_SBC: sbc */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SBFX, ARM_INS_SBFX: sbfx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SDIV, ARM_INS_SDIV: sdiv */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SEL, ARM_INS_SEL: sel */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SETPAN, ARM_INS_SETPAN: setpan */
 	{ 0 }
 },
 
 {	/* ARM_t2SG, ARM_INS_SG: sg */
 	{ 0 }
 },
 
 {	/* ARM_t2SHADD16, ARM_INS_SHADD16: shadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SHADD8, ARM_INS_SHADD8: shadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SHASX, ARM_INS_SHASX: shasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SHSAX, ARM_INS_SHSAX: shsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SHSUB16, ARM_INS_SHSUB16: shsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SHSUB8, ARM_INS_SHSUB8: shsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMC, ARM_INS_SMC: smc */
 	{ 0 }
 },
 
 {	/* ARM_t2SMLABB, ARM_INS_SMLABB: smlabb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLABT, ARM_INS_SMLABT: smlabt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLAD, ARM_INS_SMLAD: smlad */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLADX, ARM_INS_SMLADX: smladx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLAL, ARM_INS_SMLAL: smlal */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLALBB, ARM_INS_SMLALBB: smlalbb */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLALBT, ARM_INS_SMLALBT: smlalbt */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLALD, ARM_INS_SMLALD: smlald */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLALDX, ARM_INS_SMLALDX: smlaldx */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLALTB, ARM_INS_SMLALTB: smlaltb */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLALTT, ARM_INS_SMLALTT: smlaltt */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLATB, ARM_INS_SMLATB: smlatb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLATT, ARM_INS_SMLATT: smlatt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLAWB, ARM_INS_SMLAWB: smlawb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLAWT, ARM_INS_SMLAWT: smlawt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLSD, ARM_INS_SMLSD: smlsd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLSDX, ARM_INS_SMLSDX: smlsdx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLSLD, ARM_INS_SMLSLD: smlsld */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMLSLDX, ARM_INS_SMLSLDX: smlsldx */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMMLA, ARM_INS_SMMLA: smmla */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMMLAR, ARM_INS_SMMLAR: smmlar */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMMLS, ARM_INS_SMMLS: smmls */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMMLSR, ARM_INS_SMMLSR: smmlsr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMMUL, ARM_INS_SMMUL: smmul */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMMULR, ARM_INS_SMMULR: smmulr */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMUAD, ARM_INS_SMUAD: smuad */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMUADX, ARM_INS_SMUADX: smuadx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULBB, ARM_INS_SMULBB: smulbb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULBT, ARM_INS_SMULBT: smulbt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULL, ARM_INS_SMULL: smull */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULTB, ARM_INS_SMULTB: smultb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULTT, ARM_INS_SMULTT: smultt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULWB, ARM_INS_SMULWB: smulwb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMULWT, ARM_INS_SMULWT: smulwt */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMUSD, ARM_INS_SMUSD: smusd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SMUSDX, ARM_INS_SMUSDX: smusdx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SRSDB, ARM_INS_SRSDB: srsdb */
 	{ 0 }
 },
 
 {	/* ARM_t2SRSDB_UPD, ARM_INS_SRSDB: srsdb */
 	{ 0 }
 },
 
 {	/* ARM_t2SRSIA, ARM_INS_SRSIA: srsia */
 	{ 0 }
 },
 
 {	/* ARM_t2SRSIA_UPD, ARM_INS_SRSIA: srsia */
 	{ 0 }
 },
 
 {	/* ARM_t2SSAT, ARM_INS_SSAT: ssat */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2SSAT16, ARM_INS_SSAT16: ssat16 */
 	{ CS_AC_WRITE, CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SSAX, ARM_INS_SSAX: ssax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SSUB16, ARM_INS_SSUB16: ssub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SSUB8, ARM_INS_SSUB8: ssub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2L_OFFSET, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2L_OPTION, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2L_POST, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2L_PRE, ARM_INS_STC2L: stc2l */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2_OFFSET, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2_OPTION, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2_POST, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC2_PRE, ARM_INS_STC2: stc2 */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STCL_OFFSET, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STCL_OPTION, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STCL_POST, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STCL_PRE, ARM_INS_STCL: stcl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC_OFFSET, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC_OPTION, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC_POST, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STC_PRE, ARM_INS_STC: stc */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STL, ARM_INS_STL: stl */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STLB, ARM_INS_STLB: stlb */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STLEX, ARM_INS_STLEX: stlex */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STLEXB, ARM_INS_STLEXB: stlexb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STLEXD, ARM_INS_STLEXD: stlexd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STLEXH, ARM_INS_STLEXH: stlexh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STLH, ARM_INS_STLH: stlh */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STMDB, ARM_INS_STMDB: stmdb */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STMDB_UPD, ARM_INS_PUSH: push */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STMIA, ARM_INS_STM: stm */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STMIA_UPD, ARM_INS_STM: stm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STRBT, ARM_INS_STRBT: strbt */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRB_POST, ARM_INS_STRB: strb */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STRB_PRE, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRBi12, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRBi8, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRBs, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRD_POST, ARM_INS_STRD: strd */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STRD_PRE, ARM_INS_STRD: strd */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STRDi8, ARM_INS_STRD: strd */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STREX, ARM_INS_STREX: strex */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STREXB, ARM_INS_STREXB: strexb */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STREXD, ARM_INS_STREXD: strexd */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STREXH, ARM_INS_STREXH: strexh */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STRHT, ARM_INS_STRHT: strht */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRH_POST, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRH_PRE, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRHi12, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRHi8, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRHs, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRT, ARM_INS_STRT: strt */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STR_POST, ARM_INS_STR: str */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2STR_PRE, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRi12, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRi8, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2STRs, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2SUBS_PC_LR, ARM_INS_ERET: eret */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SUBri, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SUBri12, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SUBrr, ARM_INS_SUB: sub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SUBrs, ARM_INS_SUB: sub */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SXTAB, ARM_INS_SXTAB: sxtab */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SXTAB16, ARM_INS_SXTAB16: sxtab16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SXTAH, ARM_INS_SXTAH: sxtah */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SXTB, ARM_INS_SXTB: sxtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SXTB16, ARM_INS_SXTB16: sxtb16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2SXTH, ARM_INS_SXTH: sxth */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2TBB, ARM_INS_TBB: tbb */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TBH, ARM_INS_TBH: tbh */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TEQri, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TEQrr, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TEQrs, ARM_INS_TEQ: teq */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TSB, ARM_INS_TSB: tsb */
 	{ 0 }
 },
 
 {	/* ARM_t2TSTri, ARM_INS_TST: tst */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TSTrr, ARM_INS_TST: tst */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TSTrs, ARM_INS_TST: tst */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2TT, ARM_INS_TT: tt */
 	{ 0 }
 },
 
 {	/* ARM_t2TTA, ARM_INS_TTA: tta */
 	{ 0 }
 },
 
 {	/* ARM_t2TTAT, ARM_INS_TTAT: ttat */
 	{ 0 }
 },
 
 {	/* ARM_t2TTT, ARM_INS_TTT: ttt */
 	{ 0 }
 },
 
 {	/* ARM_t2UADD16, ARM_INS_UADD16: uadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UADD8, ARM_INS_UADD8: uadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UASX, ARM_INS_UASX: uasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UBFX, ARM_INS_UBFX: ubfx */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UDF, ARM_INS_UDF: udf */
 	{ 0 }
 },
 
 {	/* ARM_t2UDIV, ARM_INS_UDIV: udiv */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UHADD16, ARM_INS_UHADD16: uhadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UHADD8, ARM_INS_UHADD8: uhadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UHASX, ARM_INS_UHASX: uhasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UHSAX, ARM_INS_UHSAX: uhsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UHSUB16, ARM_INS_UHSUB16: uhsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UHSUB8, ARM_INS_UHSUB8: uhsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UMAAL, ARM_INS_UMAAL: umaal */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UMLAL, ARM_INS_UMLAL: umlal */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UMULL, ARM_INS_UMULL: umull */
 	{ CS_AC_WRITE, CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UQADD16, ARM_INS_UQADD16: uqadd16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UQADD8, ARM_INS_UQADD8: uqadd8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UQASX, ARM_INS_UQASX: uqasx */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UQSAX, ARM_INS_UQSAX: uqsax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UQSUB16, ARM_INS_UQSUB16: uqsub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UQSUB8, ARM_INS_UQSUB8: uqsub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2USAD8, ARM_INS_USAD8: usad8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2USADA8, ARM_INS_USADA8: usada8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2USAT, ARM_INS_USAT: usat */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2USAT16, ARM_INS_USAT16: usat16 */
 	{ CS_AC_WRITE, CS_AC_IGNORE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2USAX, ARM_INS_USAX: usax */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2USUB16, ARM_INS_USUB16: usub16 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2USUB8, ARM_INS_USUB8: usub8 */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UXTAB, ARM_INS_UXTAB: uxtab */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UXTAB16, ARM_INS_UXTAB16: uxtab16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UXTAH, ARM_INS_UXTAH: uxtah */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_t2UXTB, ARM_INS_UXTB: uxtb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2UXTB16, ARM_INS_UXTB16: uxtb16 */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_t2UXTH, ARM_INS_UXTH: uxth */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tADC, ARM_INS_ADC: adc */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADDhirr, ARM_INS_ADD: add */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADDi3, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADDi8, ARM_INS_ADD: add */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tADDrSP, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADDrSPi, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADDrr, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADDspi, ARM_INS_ADD: add */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tADDspr, ARM_INS_ADD: add */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tADR, ARM_INS_ADR: adr */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tAND, ARM_INS_AND: and */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tASRri, ARM_INS_ASR: asr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tASRrr, ARM_INS_ASR: asr */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tB, ARM_INS_B: b */
 	{ 0 }
 },
 
 {	/* ARM_tBIC, ARM_INS_BIC: bic */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tBKPT, ARM_INS_BKPT: bkpt */
 	{ 0 }
 },
 
 {	/* ARM_tBL, ARM_INS_BL: bl */
 	{ 0 }
 },
 
 {	/* ARM_tBLXNSr, ARM_INS_BLXNS: blxns */
 	{ 0 }
 },
 
 {	/* ARM_tBLXi, ARM_INS_BLX: blx */
 	{ 0 }
 },
 
 {	/* ARM_tBLXr, ARM_INS_BLX: blx */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_tBX, ARM_INS_BX: bx */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_tBXNS, ARM_INS_BXNS: bxns */
 	{ 0 }
 },
 
 {	/* ARM_tBcc, ARM_INS_B: b */
 	{ 0 }
 },
 
 {	/* ARM_tCBNZ, ARM_INS_CBNZ: cbnz */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_tCBZ, ARM_INS_CBZ: cbz */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_tCMNz, ARM_INS_CMN: cmn */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tCMPhir, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tCMPi8, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_tCMPr, ARM_INS_CMP: cmp */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tCPS, ARM_INS_CPS: cps */
 	{ 0 }
 },
 
 {	/* ARM_tEOR, ARM_INS_EOR: eor */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tHINT, ARM_INS_HINT: hint */
 	{ 0 }
 },
 
 {	/* ARM_tHLT, ARM_INS_HLT: hlt */
 	{ 0 }
 },
 
 {	/* ARM_tLDMIA, ARM_INS_LDM: ldm */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRBi, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRBr, ARM_INS_LDRB: ldrb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRHi, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRHr, ARM_INS_LDRH: ldrh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRSB, ARM_INS_LDRSB: ldrsb */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRSH, ARM_INS_LDRSH: ldrsh */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tLDRi, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLDRpci, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLDRr, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLDRspi, ARM_INS_LDR: ldr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLSLri, ARM_INS_LSL: lsl */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLSLrr, ARM_INS_LSL: lsl */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLSRri, ARM_INS_LSR: lsr */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tLSRrr, ARM_INS_LSR: lsr */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tMOVSr, ARM_INS_MOVS: movs */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tMOVi8, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tMOVr, ARM_INS_MOV: mov */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tMUL, ARM_INS_MUL: mul */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tMVN, ARM_INS_MVN: mvn */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tORR, ARM_INS_ORR: orr */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tPOP, ARM_INS_POP: pop */
 	{ CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tPUSH, ARM_INS_PUSH: push */
 	{ CS_AC_READ, 0 }
 },
 
 {	/* ARM_tREV, ARM_INS_REV: rev */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tREV16, ARM_INS_REV16: rev16 */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tREVSH, ARM_INS_REVSH: revsh */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tROR, ARM_INS_ROR: ror */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tRSB, ARM_INS_NEG: neg */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tSBC, ARM_INS_SBC: sbc */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tSETEND, ARM_INS_SETEND: setend */
 	{ 0 }
 },
 
 {	/* ARM_tSTMIA_UPD, ARM_INS_STM: stm */
 	{ CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tSTRBi, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSTRBr, ARM_INS_STRB: strb */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSTRHi, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSTRHr, ARM_INS_STRH: strh */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSTRi, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSTRr, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSTRspi, ARM_INS_STR: str */
 	{ CS_AC_READ, CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSUBi3, ARM_INS_ADD: add */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tSUBi8, ARM_INS_ADD: add */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSUBrr, ARM_INS_SUB: sub */
 	{ CS_AC_WRITE, CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tSUBspi, ARM_INS_ADD: add */
 	{ CS_AC_READ | CS_AC_WRITE, 0 }
 },
 
 {	/* ARM_tSVC, ARM_INS_SVC: svc */
 	{ 0 }
 },
 
 {	/* ARM_tSXTB, ARM_INS_SXTB: sxtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tSXTH, ARM_INS_SXTH: sxth */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tTRAP, ARM_INS_TRAP: trap */
 	{ 0 }
 },
 
 {	/* ARM_tTST, ARM_INS_TST: tst */
 	{ CS_AC_READ, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tUDF, ARM_INS_UDF: udf */
 	{ 0 }
 },
 
 {	/* ARM_tUXTB, ARM_INS_UXTB: uxtb */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
 
 {	/* ARM_tUXTH, ARM_INS_UXTH: uxth */
 	{ CS_AC_WRITE, CS_AC_READ, 0 }
 },
+
+{	/* ARM_t__brkdiv0, ARM_INS_BRK: brkdiv0 */
+	{ CS_AC_WRITE, CS_AC_READ, 0 }
+},
