register,rw,mixer,card,content,comments
0x00,W,"","","Reset","To reset the registers to initial conditions, write any value to mixer address 0: Write 0 to 2x4h (set mixer address to 0) Write 0 to 2x5h (write 0 to address 0 to reset mixer)"
0x04,R/W,"","","Voice volume","(ES1887) Backwards compatible 3-bit register. Bits 3 and 0 are stuck on (1) on read and zeroed on write to internal state. See datasheet notes and register 14h."
0x0A,R/W,"","","Mic volume","(ES1887) Backwards compatible 2-bit register (L and R). Bit 0 is stuck on (1) on read and zeroed on write to internal state. See datasheet notes and register 1Ah."
0x0C,R/W,"","","Input Source","(ES1887) Backwards compatible input source register. Bit 0 is zeroed on write to internal state. See datasheet notes and register 1Ch."
0x22,R/W,"","","Master volume","(ES1887) Backwards compatible register. Bits 3 and 0 are stuck on (1) on read and zeroed on write to internal state. See datasheet notes and register 32h."
0x26,R/W,"","","MIDI volume","(ES1887) Backwards compatible register. Bits 3 and 0 are stuck on (1) on read and zeroed on write to internal state. See datasheet notes and register 36h."
0x28,R/W,"","","CD volume","(ES1887) Backwards compatible register. Bits 3 and 0 are stuck on (1) on read and zeroed on write to internal state. See datasheet notes and register 38h."
0x2E,R/W,"","","Line volume","(ES1887) Backwards compatible register. Bits 3 and 0 are stuck on (1) on read and zeroed on write to internal state. See datasheet notes and register 3Eh."

0x14,R/W,"","ESS AudioDrive","Voice volume","(ES1887) Full access version of register 0x04\nBits 7-4: Left level bits\nBits 3-0: Right level bits"
0x1A,R/W,"","ESS AudioDrive","Mic volume","(ES1887) Full access version of register 0x0A\nBits 7-4: Left level bits\nBits 3-0: Right level bits"
0x1C,R/W,"","ESS AudioDrive","Input Source","(ES1887) Full access version of register 0x0C\nBits 2-0: Input source 0,1,4,5 aka binary x0x = Microphone (default) 2 = CD (Aux) Input 6 = Line input 7 = Mixer\n\nRegister 0x0A on write translates D2:D1 from 0,1,2,3 to 0x00,0x55,0xAA,0xFF\nRegister 0x0A on read returns bits 3:2 of this register (top 2 bits of mic right volume) in bits 2:1 of result with bit 0 == 0"
0x32,R/W,"","ESS AudioDrive","Master volume","(ES1887) Full access version of register 0x22\nBits 7-4: Left level bits\nBits 3-0: Right level bits"
0x36,R/W,"","ESS AudioDrive","Music DAC volume","(ES1887) Full access version of register 0x26\nBits 7-4: Left level bits\nBits 3-0: Right level bits"
0x38,R/W,"","ESS AudioDrive","CD (AuxA) volume","(ES1887) Full access version of register 0x28\nBits 7-4: Left level bits\nBits 3-0: Right level bits"
0x3A,R/W,"","ESS AudioDrive","AuxB volume","(ES1887) Full access version of register 0x28\nBits 7-4: Left level bits\nBits 3-0: Right level bits"
0x3C,R/W,"","ESS AudioDrive","PC speaker volume","(ES1887) Full access version of register 0x28\nBits 2-0: Level bits"
0x3E,R/W,"","ESS AudioDrive","Line volume","(ES1887) Full access version of register 0x2E\nBits 7-4: Left level bits\nBits 3-0: Right level bits"

0x40,R/W,"","ESS AudioDrive","FM/Joystick/MPU-401 Configuration","(ES1887)\nBits 7-5 MPU-401 enable and IRQ select: 0=MPU-401 disabled (default) 1=MPU-401 enabled/No IRQ 2=Share IRQ with audio 3=IRQE 4=IRQA 5=IRQB 6=IRQC 7=IRQD\nBits 4-3 MPU-401 address: 0=300h 1=310h 2=320h 3=330h\nBit 2 Restart configuration: (Write Only) Used for the ES1888 Compatible Read-Sequence-Key method of software address selection. In this case, writing this bit high puts the ES1887 in its disabled state in anticipation of a new read-sequence-key. The read-sequence-key is used to change the base register address. See “ES1888 Compatible Read-Sequence-Key Method” on page 22.\nBit 1 Joystick enable: (R/W) For backward compatibility to the ES1888, this bit, when high, enables the decode of register address 201h for read and write to access the internal joystick port. Setting this bit high overrides enable or address selected via SCR 0 bits 5:3 of 0E1h.\nBit 0 FM enable: (R/W) For backward compatibility to the ES1888, this bit, when high enables the decode of register addresses 388h-3B8h for the internal FM synthesizer. It does not affect FM synthesizer addresses. These are offsets of the base register address. Setting this bit high enables FM alias at the base address specified by SCR 0 bits 7:6 of 0E1h.\n\nBits 7:3 and Bits 1:0 are cleared by hardware reset. This register is not affected by a mixer reset command (register 00h)."
0x42,R/W,"","ESS AudioDrive","Serial Mode Input Control","(ES1887)\nBit 7: Input override\n1 = Input source and input volume replace normal values as programmed by the application when the ES1887 is in serial mode. 0 = Input source and input volume are unchanged during serial mode.\nBit 6: Preamp bypass: 1 = the 26 dB microphone preamp (if bit 7 is high) is bypassed during serial mode.\nBits 5-4: Input source\nRecord source selects the record source during serial mode if bit 7 is high. The values below override the normal mixer settings (register 0Ch or 1Ch): 0=Microphone (default) 1=CD (AuxA) input 2=Microphone 3=Mixer\nBits 4:3 of Register 7Ah determines if the mixer input source is Record or Playback Mixer.\n\nBits 3-0: Input volume\nIf bit 7 is high during serial mode, this value overrides the record volume settings set via controller register B4h. For microphone source, the record gain is from 0 to +22 dB in steps of 1.5 dB. For other sources, the record gain is from -6 to +16.5 dB in steps of 1.5 dB."
0x44,R/W,"","ESS AudioDrive","Serial Mode Output Control","(ES1887)\nBit 7: Output override\n1 = Output Volume during Serial Mode is taken from this register rather than from the normal Mixer Master Volume register. Note that the Output Signal control is always in force during Serial Mode regardless of the state of this bit.\nBits 6-4 Output signal: Controls the signal routed to the speaker outputs AOUT_L and AOUT_R.\n0 = Mute 1 = Reserved 2 = Audio 1 DAC right channel played mono left and right 3 = Reserved 4 = Playback mixer output 5 = Playback mixer output except Audio 1 DAC playback 6 = Reserved 7 = Reserved\nBits 3-0 Output volume: Output volume. Replaces normal mixer Master Volume setting if bit 7 is high during Serial Mode."
0x46,R/W,"","ESS AudioDrive","Serial Mode Miscellaneous Analog Control","(ES1887)\nBit 7 Analog control override\n1 = bits 6:0 of this register take effect during Serial Mode. 0 = bits 6:0 do not ever take effect.\nBit 6 Reserved(0)\nBit 5 Left ADC: 1 = Left channel combined ADC and DAC is in ADC mode. 0 = Left channel combined ADC and DAC is in DAC mode.\nBit 4: Right ADC: 1 = Right channel combined ADC and DAC is in ADC mode. 0 = Right channel combined ADC and DAC is in DAC mode.\nBits 3-2 Analog control: 0 = Stereo wave playback or record 1 = Reserved 2 = Full-duplex (mono record and mono playback) 3 = Mono wave playback or record\nBit 1: FDXO enable 1 = Enables FDXO output connection to output pin FOUT_R (right channel filter output) 0 = FDXO has 50K pull-up to CMR.\nBit 0: FXDI: 1 = Enables FDXI input connection to left channel filter input and thus to the input of the left channel ADC. 0 = FDXI input has 50K pull-up to CMR. The left channel filter input and ADC comes from input volume stage as usual."
0x48,R/W,"","ESS AudioDrive","Serial Mode Miscellaneous Control","(ES1887)\nBit 7 Serial enable: 1 = Enable DSP serial port. This signal is synchronized with DCLK input rising edge. If DCLK is not running, enabling Serial enable has no effect. 0 = Disable DSP serial port\nBit 6 Data format: 1 = Data format is 2's complement (signed). 0 = Data format is unsigned (offset binary).\nBit 5 Serial reset: 1 = Reset Serial register left/right toggle flags. 0 = Release reset\nBit 4: ES689/ES69x interface enable: 1 = Enable ES689/ES69x serial interface to use the music DAC. MCLK must also go high at least once every 20 μsecs or the DAC will revert to FM. The mixer volume for the music DAC is controller by mixer register 36h. 0 = Disable ES689/ES69x serial interface.\nBit 3 Active low sync: 1 = Active-low frame sync pulse. 0 = Active-high frame sync pulse.\nBit 2 DSP test mode: 1 = Test mode: FS and DCLK become outputs. DCLK is 1.5876 MHz. FS is an active-high frame sync at a rate determined by mixer register 4Ah. 0 = Disable DSP test mode.\nBit 1 Telegaming mode enable: 1 = Enables telegaming mode. In serial mode, connect first channel DMA (otherwise known as game-compatible DMA) to the system DAC. This allows game-compatible audio to be heard when in serial mode. The system DAC gets its filter clock and volume control from the first channel. 0 = In serial mode, the first channel DMA is not played. The second channel is connected to the system DAC.\nBit 0: Reserved(0)"
0x4C,R/W,"","ESS AudioDrive","Serial Mode Filter Divider","(ES1887)\nBit 7 Filter override: 1 = During Serial Mode, the filter clock is generated by dividing down the serial clock. 0 = During Serial Mode, the filter clock is generated as usual.\nBits 6-4: Reserved(0)\nBits 3-0 2’s complement filter divider: Bits 3:0 are a 2's complement value that divides down the serial clock. The ratio of the filter -3 dB frequency to the filter clock is approximately 1:41.\nExamples:\n02h (-14) External Serial Clock 2.048 MHz / 14 / 41 = 3568 Hz for 8000 Hz Sample Rate.\n0Eh (-2) Internal Serial Clock 1.591 MHz / 2 / 41 = 19.4kHz for 44,100 Sample Rate. Note that the sample rate divider is an integer multiple of the filter divide for 44,100, which gives maximum performance of DACs and ADCs."
0x4E,R/W,"","ESS AudioDrive","Serial Mode Format/Source/Target","(ES1887)\nBits 7-6 Transmit register source: 0=None: Transmit Register held at “Zero” code 1=FIFO 2=Left ADC or stereo ADC transmission 3=Right ADC\nBit 5 Transmit length: 1 = Transmit length is 16 bits, unsigned 0 = Transmit length is 8 bits, unsigned\nBit 4 Transmit mode: 1 = Transmit mode is stereo. Left and right channels alternate, with left channel data preceding right channel data. 0 = Transmit mode is mono.\nBits 3-2 Receive Register Target: 0=None: Receive Register held at “Zero” code 1=FIFO 2=DAC (if mono, right channel receives data, left channel receives complement of data) 3=FM DAC (if mono, right channel receives data, left channel receives complement of data)\nBit 1 Receive length: 1 = Receive length is 16 bits, unsigned 0 = Receive length is 8 bits, unsigned\nBit 0 Receive mode: 1 = Receive mode is stereo. Left and right channels alternate, with left channel data preceding right channel data. 0 = Receive mode is mono."

0x60,R/W,"","ESS AudioDrive","Left Master Volume and Mute","(ES1887)\nBit 7: Reserved(0)\nBit 6: 1: MUTE\nBits 5-0: Left master volume\nThis register determines the master volume level for the left channel. When in Sound Blaster Pro Compatibility mode, writes to registers 22h or 32h are translated into writes to 60h and 62h. See “Sound Blaster Pro Master Volume Emulation” on page 61. Writes to this register when in Compatibility mode run the risk of being overwritten. On hardware reset, this register is set to 36h.\n\nBits 5:0 select the attenuation level in steps of -1.5 dB. The maximum setting of 3Fh corresponds to 0 dB attenuation."
0x62,R/W,"","ESS AudioDrive","Right Master Volume and Mute","(ES1887)\nBit 7: Reserved(0)\nBit 6: 1: MUTE\nBits 5-0: Right master volume\nBits 5-0: Left master volume\nThis register determines the master volume level for the left channel. When in Sound Blaster Pro Compatibility mode, writes to registers 22h or 32h are translated into writes to 60h and 62h. See “Sound Blaster Pro Master Volume Emulation” on page 61. Writes to this register when in Compatibility mode run the risk of being overwritten. On hardware reset, this register is set to 36h.\n\nBits 5:0 select the attenuation level in steps of -1.5 dB. The maximum setting of 3Fh corresponds to 0 dB attenuation."
0x64,R/W,"","ESS AudioDrive","Master Volume Control","(ES1887)\nBits 7-6 HWV operation mode: Selects hardware volume operation mode: 0=Normal 3-wire mode (hardware reset default) 1=2-wire mode: UP and DOWN inputs low together act as a MUTE input low 2=2-wire enabled, debounce disabled, auto-increment/decrement disabled 3=Hardware volume control disabled.\nBit 5 Volume count: 1 = Count up and down by 3 for each push of UP or DOWN buttons. 0 = Count up and down by 1 for each push of UP or DOWN buttons.\nBit 4 HWV IRQ flag: Read-only interrupt request from hardware volume event.\nBit 3: Reserved(0)\nBit 2 Enable HWV IRQE: When high, enables IRQE as an output for the hardware volume control interrupt. This bit is cleared by hardware reset.\nBit 1 HWV interrupt mask: When high, enables the hardware volume control to be shared with the audio interrupt. This bit is cleared by hardware reset.\nBit 0 SB Pro master volume disable: When low, a write to the SB Pro Master Volume register will be translated into a write to the hardware master volume counters, Mixer registers 60h and 62h. If high, the SB Pro Master Volume registers are, in effect, read-only. This bit is cleared by hardware reset."
0x66,R/W,"","ESS AudioDrive","Hardware Volume Interrupt Request Reset","(ES1887) Any write to this register resets the hardware volume interrupt request."
0x68,R/W,"","ESS AudioDrive","Mic Record Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x69,R/W,"","ESS AudioDrive","Audio 2 Record Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x6A,R/W,"","ESS AudioDrive","CD (AuxA) Record Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x6B,R/W,"","ESS AudioDrive","Music DAC Record Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x6C,R/W,"","ESS AudioDrive","AuxB Record Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x6E,R/W,"","ESS AudioDrive","Line Record Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x70,R/W,"","ESS AudioDrive","Audio 2 Sample Rate Generator","(ES1887)\nBit 7: Clock source\n1 = 768 kHz (used to generate 48 kHz, 32 kHz, 16 kHz, 8 kHz, etc.).\n0 = 793.8 kHz (used to generate 44.1 kHz, 22.05 kHz, etc.).\n\nBits 6-0: Sample rate divider\n\nThis register should be programmed for the sample rate for all DAC operations in extended mode. The sample rate is determined by the two’s complement divider in bits 6:0.\n\nSample_Rate = Clock_Source / (256 - Sample_Rate_Divider)\n\nThis register is reset to zero by hardware reset."
0x72,R/W,"","ESS AudioDrive","Audio 2 Filter Clock Divider","(ES1887)\nThis register controls the low-pass frequency of the switch-capacitor filters inside the ES1887. Generally, the filter roll-off should be positioned at 80% - 90% of the Sample_Rate/2 frequency. The ratio of the roll-off frequency to the filter clock frequency is 1:82. In other words, first determine the desired roll-off frequency by taking 80% of the Sample_Rate divided by 2, then multiply by 82 to find the desired Filter Clock frequency. Use the formula below to determine the closest divider:\n\nFilter_Clock_Frequency = 7.16 MHz / (256-Filter_Divider_Register)"
0x74,R/W,"","ESS AudioDrive","Audio 2 Transfer Count Reload","(ES1887) 2’s complement transfer count - low byte"
0x76,R/W,"","ESS AudioDrive","Audio 2 Transfer Count Reload","(ES1887) 2’s complement transfer count - high byte"
0x78,R/W,"","ESS AudioDrive","Audio 2 Control 1","(ES1887)\nBits 7-6:\n0=0 0 Single Transfer: 1 DACK per DRQ\n1=0 1 Demand Transfer: 2 DACKs per DRQ\n2=1 0 Demand Transfer: 4 DACKs per DRQ\n3=1 1 Demand Transfer: 8 DACKs per DRQ\nBit 5: Reserved(0)\nBit 4:\n1 = Auto-initialize mode. After the transfer counter rolls over to 0, it is automatically reloaded and DMA continues. The second channel interrupt flag will be set high.\n0 = Normal mode. After the transfer counter rolls over to 0, it is reloaded but DMA stops. Bit 1 of this register is cleared. The second channel interrupt flag will be set high.\nBits 3-2: Reserved(0)\nBit 1 Enable transfer into FIFO: 1 = Enable DMA transfer into Audio 2 FIFO (32 words deep). 0 = Disable DMA transfer into FIFO. This causes the DMA counter to be reloaded from the reload register. This bit is cleared automatically at the completion of a non auto-initialize transfer.\nBit 0 Enable transfer to DAC: 1 = Enable transfer from FIFO to Audio 2 DAC (or in special cases from the FIFO to either the DSP serial port or to be mixed with the FM synthesizer output). 0 = Disable transfer from FIFO to DAC. DAC receives code 0 and FIFO is flushed."
0x7A,R/W,"","ESS AudioDrive","Audio 2 Control 2","(ES1887)\nBit 7 IRQ latch: Audio 2 Interrupt Request Latch. This latch is set high when the DMA counter rolls over to 0 or when a 1 is written to this bit. The latch is cleared by writing a 0 to this bit or by hardware or software reset.\nBit 6 IRQ mask: This bit is AND’d with bit 7 to produce the audio 2 interrupt request.\nBit 5 DRQ/DACKB enable: 1 = enable DRQ/DACKB output. Which of pair of is pins enabled, is determined by bits 1:0 of register 7Dh. DRQD/DACKBD is the default. 0 = disable DRQ/DACKB output.\nBits 4-3 Mixer source: 0=playback mixer 1=record mixer 2=(test) music DAC 3=(test) system DAC\nBit 2 FIFO signed mode: 1 = Audio 2 FIFO 2's complement mode. 0 = Audio 2 FIFO unsigned (offset 8000).\nBit 1 FIFO stereo mode: 1 = Audio 2 FIFO stereo mode. 0 = Mono data.\nBit 0 FIFO 16-bit mode: 1 = Audio 2 FIFO 16-bit mode. 0 = Audio 2 FIFO 8-bit mode."
0x7C,R/W,"","ESS AudioDrive","Audio 2 Playback Volume","(ES1887)\nBits 7-4: Left volume\nBits 3-0: Right volume"
0x7D,R/W,"","ESS AudioDrive","Audio 2 Configuration","(ES1887)\nBits 7-4: Reserved(0)\nBit 3 FM mix enable: 1 = Enable FM mix mode. In this mode the second audio channel is synchronized and added to the FM output (40612.5 Hz). 0 = Disable FM mix mode.\nBit 2 DRQ pull-down enable: 1 = Enable pull-down on selected DRQ. (reset default) 0 = Disable pull-down on selected DRQ.\nBits 1-0 DRQ/DACKB select: 0=DRQA/DACKBA 1=DRQB/DACKBB 2=DRQC/DACKBC 3=DRQD/DACKBD"
0x7F,R/W,"","ESS AudioDrive (ES1887)","Interrupt Control and Status","Bit 7 MPU-401 IRQ: (Read Only) MPU-401 Interrupt Request\nBit 6 HWV IRQ: Read Only) HW Volume Interrupt Request\nBit 5 Audio 2 IRQ: (Read Only) Audio 2 Interrupt Request\nBit 4 Audio 1 IRQ: (Read Only) Audio 1 Interrupt Request\nBits 3-1 Interrupt select: 0=ES1888 interrupt mode 1=IRQA 2=IRQB 3=IRQC 4=IRQD 5=IRQE 6=Reserved 7=Reserved\nBit 0 Output enable: 1 = Enable select IRQ output in new interrupt mode. 0 = Disable select IRQ output\n\nThis register is reset to zero by hardware or software reset. Reading bits 7:4 is a simple way to poll the four interrupt sources."

