E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\YUVSEE.PCH
E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\STDAFX.OBJ
E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\VC110.PDB
E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\YUVSEE.OBJ
E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\LINEREADFILE.OBJ
E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\STPPARSE.OBJ
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\YUVSEE.PCH
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\STDAFX.OBJ
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\VC110.PDB
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\LINEREADFILE.OBJ
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\STPPARSE.OBJ
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\YUVSEE.OBJ
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\YUVSEE.PCH
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\STDAFX.OBJ
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\VC110.PDB
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\LINEREADFILE.OBJ
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\STPPARSE.OBJ
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\YUVSEE.OBJ
E:\FPGA\YUVSEE\YUVSEE\DEBUG\YUVSEE.ILK
E:\FPGA\YUVSEE\YUVSEE\DEBUG\YUVSEE.EXE
E:\FPGA\YUVSEE\YUVSEE\DEBUG\YUVSEE.PDB
E:\FPGA\YUVSEE\YUVSEE2\DEBUG\YUVSEE.ILK
E:\FPGA\YUVSEE\YUVSEE2\DEBUG\YUVSEE.EXE
E:\FPGA\YUVSEE\YUVSEE2\DEBUG\YUVSEE.PDB
E:\FPGA\YUVSEE\YUVSEEOK\DEBUG\YUVSEE.ILK
E:\FPGA\YUVSEE\YUVSEEOK\DEBUG\YUVSEE.EXE
E:\FPGA\YUVSEE\YUVSEEOK\DEBUG\YUVSEE.PDB
E:\FPGA\YUVSEE\YUVSEE\YUVSEE\DEBUG\YUVSEE.RES
E:\FPGA\YUVSEE\YUVSEE2\YUVSEE\DEBUG\YUVSEE.RES
E:\FPGA\YUVSEE\YUVSEEOK\YUVSEE\DEBUG\YUVSEE.RES
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\LineReadFile.obj
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\stdafx.obj
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\stpParse.obj
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\YUVSee.obj
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\cl.command.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\CL.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\CL.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10140-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10140-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10140-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10140-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10140.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10140.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10600-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10600-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10600-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10600-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10600.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10600.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10912-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10912-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10912-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10912-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10912.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.10912.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11004-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11004-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11004-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11004-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11004.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11004.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11120-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11120-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11120-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11120-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11120.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11120.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11476-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11476-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11476-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11476-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11476.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11476.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11728-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11728-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11728-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11728-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11728.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11728.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11860-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11860-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11860-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11860-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11860.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.11860.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.3360-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.3360-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.3360-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.3360-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.3360.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.3360.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.5504-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.5504-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.5504-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.5504-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.5504.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.5504.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6052-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6052-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6052-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6052-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6052.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6052.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6068-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6068-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6068-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6068-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6068.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6068.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6740-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6740-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6740-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6740-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6740.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.6740.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7124-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7124-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7124-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7124-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7124.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7124.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7228-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7228-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7228-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7228-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7228.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7228.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7476-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7476-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7476-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7476-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7476.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7476.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7704-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7704-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7704-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7704-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7704.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7704.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7880-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7880-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7880-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7880-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7880.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.7880.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8128-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8128-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8128-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8128-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8128.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8128.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8832-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8832-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8832-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8832-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8832.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.8832.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9256-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9256-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9256-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9256-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9256.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9256.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9388-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9388-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9388-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9388-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9388.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9388.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9508-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9508-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9508-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9508-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9508.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9508.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9752-cvtres.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9752-cvtres.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9752-rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9752-rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9752.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.9752.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.command.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\link.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\rc.command.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\rc.read.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\rc.write.1.tlog
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\YUVSee.res
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\YUVSee.pch
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\vc110.idb
E:\FPGA\YUVSee\YUVSeeOK\YUVSee\Debug\vc110.pdb
E:\FPGA\YUVSee\YUVSeeOK\Debug\YUVSee.pdb
E:\FPGA\YUVSee\YUVSeeOK\Debug\YUVSee.exe
E:\FPGA\YUVSee\YUVSeeOK\Debug\YUVSee.ilk
