

module mux(
	input clk,
	input reset,
	input [1:0]cntrl,
	input [7:0]data_sw,
	input [7:0]data_msg,
	output [7:0]data_out
);

	always @(posedge clk)
		begin
		
			if (reset)
				data_out <= 0;
				
			else
			begin
			
				if (cntrl[0])
					data_out <= data_sw;
				
				else if (cntrl[1])
					data_out <= data_msg;
					
				else
					data_out <= data_out;
					
			end
		
		end




endmodule
