Verilog tests for task 8

- Tests done:

delay test

Instructions:
- Run make on test directory
- Execute bin/executable_name
- Open output in gtkwave to see results

