

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Feb 25 21:40:07 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F877A Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     0091                     SSPCON2         equ	145	;# 
    97     0092                     PR2             equ	146	;# 
    98     0093                     SSPADD          equ	147	;# 
    99     0094                     SSPSTAT         equ	148	;# 
   100     0098                     TXSTA           equ	152	;# 
   101     0099                     SPBRG           equ	153	;# 
   102     009C                     CMCON           equ	156	;# 
   103     009D                     CVRCON          equ	157	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009C                     CMCON           equ	156	;# 
   163     009D                     CVRCON          equ	157	;# 
   164     009E                     ADRESL          equ	158	;# 
   165     009F                     ADCON1          equ	159	;# 
   166     010C                     EEDATA          equ	268	;# 
   167     010D                     EEADR           equ	269	;# 
   168     010E                     EEDATH          equ	270	;# 
   169     010F                     EEADRH          equ	271	;# 
   170     018C                     EECON1          equ	396	;# 
   171     018D                     EECON2          equ	397	;# 
   172     0006                     _PORTB          set	6
   173     0007                     _PORTC          set	7
   174     0087                     _TRISC          set	135
   175     0081                     _OPTION_REG     set	129
   176     0086                     _TRISB          set	134
   177                           
   178                           	psect	cinit
   179     07FC                     start_initialization:	
   180                           ; #config settings
   181                           
   182     07FC                     __initialization:
   183     07FC                     end_of_initialization:	
   184                           ;End of C runtime variable initialization code
   185                           
   186     07FC                     __end_of__initialization:
   187     07FC  0183               	clrf	3
   188     07FD  120A  118A  2FCF   	ljmp	_main	;jump to C main() function
   189                           
   190                           	psect	cstackCOMMON
   191     0000                     __pcstackCOMMON:
   192     0000                     ?_main:
   193     0000                     ??_main:	
   194                           ; 1 bytes @ 0x0
   195                           
   196                           
   197                           	psect	maintext
   198     07CF                     __pmaintext:	
   199                           ; 1 bytes @ 0x0
   200 ;;
   201 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   202 ;;
   203 ;; *************** function _main *****************
   204 ;; Defined at:
   205 ;;		line 23 in file "main.c"
   206 ;; Parameters:    Size  Location     Type
   207 ;;		None
   208 ;; Auto vars:     Size  Location     Type
   209 ;;		None
   210 ;; Return value:  Size  Location     Type
   211 ;;                  1    wreg      void 
   212 ;; Registers used:
   213 ;;		wreg, status,2, status,0
   214 ;; Tracked objects:
   215 ;;		On entry : B00/0
   216 ;;		On exit  : 0/0
   217 ;;		Unchanged: 0/0
   218 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   219 ;;      Params:         0       0       0       0       0
   220 ;;      Locals:         0       0       0       0       0
   221 ;;      Temps:          0       0       0       0       0
   222 ;;      Totals:         0       0       0       0       0
   223 ;;Total ram usage:        0 bytes
   224 ;; This function calls:
   225 ;;		Nothing
   226 ;; This function is called by:
   227 ;;		Startup code after reset
   228 ;; This function uses a non-reentrant model
   229 ;;
   230                           
   231     07CF                     _main:	
   232                           ;psect for function _main
   233                           
   234     07CF                     l569:	
   235                           ;incstack = 0
   236                           ; Regs used in _main: [wreg+status,2+status,0]
   237                           
   238                           
   239                           ;main.c: 26:         }
   240     07CF  30F0               	movlw	240
   241     07D0  1683               	bsf	3,5	;RP0=1, select bank1
   242     07D1  1303               	bcf	3,6	;RP1=0, select bank1
   243     07D2  0486               	iorwf	6,f	;volatile
   244                           
   245                           ;main.c: 29:             PORTC = 0x06;
   246     07D3  307F               	movlw	127
   247     07D4  0581               	andwf	1,f	;volatile
   248                           
   249                           ;main.c: 32:         {
   250     07D5  30FD               	movlw	253
   251     07D6  0587               	andwf	7,f	;volatile
   252                           
   253                           ;main.c: 33:             PORTC = 0x00;
   254     07D7  30FB               	movlw	251
   255     07D8  0587               	andwf	7,f	;volatile
   256     07D9                     l571:
   257                           
   258                           ;main.c: 36: }
   259     07D9  1283               	bcf	3,5	;RP0=0, select bank0
   260     07DA  1303               	bcf	3,6	;RP1=0, select bank0
   261     07DB  0187               	clrf	7	;volatile
   262     07DC                     l573:
   263     07DC  0186               	clrf	6	;volatile
   264     07DD                     l575:
   265     07DD  1A06               	btfsc	6,4	;volatile
   266     07DE  2FE0               	goto	u11
   267     07DF  2FE1               	goto	u10
   268     07E0                     u11:
   269     07E0  2FE4               	goto	l16
   270     07E1                     u10:
   271     07E1                     l577:
   272     07E1  3002               	movlw	2
   273     07E2  0087               	movwf	7	;volatile
   274     07E3  2FDD               	goto	l575
   275     07E4                     l16:
   276     07E4  1A86               	btfsc	6,5	;volatile
   277     07E5  2FE7               	goto	u21
   278     07E6  2FE8               	goto	u20
   279     07E7                     u21:
   280     07E7  2FEB               	goto	l18
   281     07E8                     u20:
   282     07E8                     l579:
   283     07E8  3004               	movlw	4
   284     07E9  0087               	movwf	7	;volatile
   285     07EA  2FDD               	goto	l575
   286     07EB                     l18:
   287     07EB  1B06               	btfsc	6,6	;volatile
   288     07EC  2FEE               	goto	u31
   289     07ED  2FEF               	goto	u30
   290     07EE                     u31:
   291     07EE  2FF2               	goto	l20
   292     07EF                     u30:
   293     07EF                     l581:
   294     07EF  3006               	movlw	6
   295     07F0  0087               	movwf	7	;volatile
   296     07F1  2FDD               	goto	l575
   297     07F2                     l20:
   298     07F2  1B86               	btfsc	6,7	;volatile
   299     07F3  2FF5               	goto	u41
   300     07F4  2FF6               	goto	u40
   301     07F5                     u41:
   302     07F5  2FF8               	goto	l17
   303     07F6                     u40:
   304     07F6                     l583:
   305     07F6  0187               	clrf	7	;volatile
   306     07F7  2FDD               	goto	l575
   307     07F8                     l17:
   308     07F8  2FDD               	goto	l575
   309     07F9  120A  118A  2800   	ljmp	start
   310     07FC                     __end_of_main:
   311     0002                     ___latbits      equ	2
   312     007E                     btemp           set	126	;btemp
   313     007E                     wtemp0          set	126
   314                           
   315                           	psect	config
   316                           
   317                           ;Config register CONFIG @ 0x2007
   318                           ;	Oscillator Selection bits
   319                           ;	FOSC = HS, HS oscillator
   320                           ;	Watchdog Timer Enable bit
   321                           ;	WDTE = OFF, WDT disabled
   322                           ;	Power-up Timer Enable bit
   323                           ;	PWRTE = OFF, PWRT disabled
   324                           ;	Brown-out Reset Enable bit
   325                           ;	BOREN = OFF, BOR disabled
   326                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   327                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   328                           ;	Data EEPROM Memory Code Protection bit
   329                           ;	CPD = OFF, Data EEPROM code protection off
   330                           ;	Flash Program Memory Write Enable bits
   331                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   332                           ;	In-Circuit Debugger Mode bit
   333                           ;	DEBUG = 0x1, unprogrammed default
   334                           ;	Flash Program Memory Code Protection bit
   335                           ;	CP = OFF, Code protection off
   336     2007                     	org	8199
   337     2007  3F3A               	dw	16186

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       0
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       0      0.0%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Feb 25 21:40:07 2025

                     l20 07F2                       l16 07E4                       l17 07F8  
                     l18 07EB                       u10 07E1                       u11 07E0  
                     u20 07E8                       u21 07E7                       u30 07EF  
                     u31 07EE                       u40 07F6                       u41 07F5  
                    l571 07D9                      l581 07EF                      l573 07DC  
                    l583 07F6                      l575 07DD                      l577 07E1  
                    l569 07CF                      l579 07E8                     _main 07CF  
                   btemp 007E                     start 0000                    ?_main 0000  
                  _PORTB 0006                    _PORTC 0007                    _TRISB 0086  
                  _TRISC 0087                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0000  
__end_of__initialization 07FC           __pcstackCOMMON 0000               __pmaintext 07CF  
   end_of_initialization 07FC      start_initialization 07FC                ___latbits 0002  
             _OPTION_REG 0081  
