m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/simulation/modelsim
vpwm
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1698726825
!i10b 1
!s100 3>V1ga?Y7aD;l29enB8^Q3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYYN0gRSdf3PO8694Wh>B13
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1698726616
8C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv
FC:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv
!i122 0
L0 1 18
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1698726824.000000
!s107 C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files|C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files
Z8 tCvgOpt 0
vpwm_tb
R1
R2
!i10b 1
!s100 BNiHc_^X^f2@_<c<jTN@T2
R3
IE=eS@oCI3WlCYe[3SbAJS2
R4
S1
R0
w1698726770
8C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm_tb.sv
FC:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm_tb.sv
!i122 1
L0 1 31
R5
r1
!s85 0
31
!s108 1698726825.000000
!s107 C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files|C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm_tb.sv|
!i113 1
R6
R7
R8
