Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan  3 21:55:59 2023
| Host         : LAPTOP-QKLHUPCP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   310 |
|    Minimum number of control sets                        |   310 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   708 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   310 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |     3 |
| >= 16              |   142 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1895 |          473 |
| No           | No                    | Yes                    |              48 |           17 |
| No           | Yes                   | No                     |             665 |          276 |
| Yes          | No                    | No                     |            1469 |          388 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            4003 |         1210 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_1_in                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/reset_pol                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_0_49M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst/reset_pol                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo |                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                      | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/iRst13_in                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.count[3]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                             | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_0_49M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount                                                                                                                                                                                  | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount[5]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/count                                                                                                                                                                                          | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.count[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_98Mhz/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/p_0_in__0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/SR[0]                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_d2_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/soft_reset_core_reg_0[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_core_d2_i_1__0_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_core_d1_i_1__0_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                          | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                  | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/rst_clk_wiz_98Mhz/U0/peripheral_aresetn[0]                                                                                                                                                                                                                              | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rClearIrqs                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                             |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                            |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                          | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                 | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rIrqEnables[31]_i_1_n_0                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/rst_clk_wiz_0_49M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_0_49M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/rst_clk_wiz_98Mhz/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_98Mhz/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tvalid_0[0]                                                                                                                                                                                       | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                            | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_2__0_n_0                                                                                                                                                 | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_1_n_0                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_2_n_0                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_1__0_n_0                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/iRst1                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/E[0]                                                                                                                                                                                                         | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                                                             | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                                   | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAudioFrameCount                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/periods[7]_i_2__0_n_0                                                                                                                                                                  | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                       | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                             | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                 | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg[0]        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/ioc_irq_en                                                                                                                                                                                             | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                                               | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/rWriteAddr                                                                                                                                                                                             | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aresetn_0                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/rWriteAddr                                                                                                                                                                                             | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aresetn_0                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/timeout_irq_en                                                                                                                                                                                         | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                               | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                               | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                               | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/rReadAddr[11]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aresetn_0                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                               | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_1                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0                                                                                | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/size_per_channel[15]_i_1__0_n_0                                                                                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_2_n_0                                                                                                                                                                               | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_1_n_0                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/size_per_channel[15]_i_1_n_0                                                                                                                                                                           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0                                                                                             | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/sample_count[0]_i_1_n_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg                                                                      | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rLRClkCounter                                                                                                                                                                                       | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_1_n_0                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/rd_en0                                                                                                                                   | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/soft_reset_core_reg                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                             | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.byte_count[15]_i_2__0_n_0                                                                                                                                                  | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/m_axis_mm2s_aresetn_0[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0                                                                                             | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.byte_count[15]_i_1_n_0                                                                                                                                                     | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/SR[0]                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                          | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value[15]_i_1_n_0                                                                                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0                                                                                | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                       | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                          | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                       | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                              |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                               | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg[0]                                                                                                                                                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                               | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/SR[0]                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_nAudCapt_0                                                                                                                                                                             | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_periods[7]_i_1_n_0                                                                                                                                                                               | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_nAudValid_0                                                                                                                                                                               | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/p_1_out[0]                                                                                                                                                                                                      | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/no_of_periods[7]_i_1__0_n_0                                                                                                                                                                            | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][2]                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/gen_fwft.gdvld_fwft.data_valid_fwft_reg[0]                                                                                                                                                     | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_0[0]                                                                                                                                                                                |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[47]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rChMuxSelect_reg[1][3][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                        | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                             |               12 |             25 |         2.08 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aresetn_0                                                                                                                                                                              |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudData_In                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             27 |         6.75 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_pntr_plus1_pf_carry                                                                                                                     | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                6 |             27 |         4.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             28 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_pntr_plus1_pf_carry                                                                                                                  | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                    |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/wvalid[1]                                                                                                                                                                                      | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/wvalid[0]                                                                                                                                                                                      | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                              |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/E[0]                                                                                                                                                                                                   | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                   |               12 |             31 |         2.58 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             31 |         2.58 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[63]_i_1_n_0                                                                                                                                                                             | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[95]_i_1_n_0                                                                                                                                                                         | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[95]_i_1_n_0                                                                                                                                                                             | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[127]_i_1_n_0                                                                                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[159]_i_1_n_0                                                                                                                                                                            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[191]_i_1_n_0                                                                                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[63]_i_1_n_0                                                                                                                                                                             | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[63]_i_1_n_0                                                                                                                                                                         | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready_0[0]                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/sel                                                                                                                                                                                                          | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/start_dma_r_reg                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/E[0]                                                                                                                                                                                           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_0[0]                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[31]_i_1_n_0                                                                                                                                                                             | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/buffer_address[63]_i_1__0_n_0                                                                                                                                                                          | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/buffer_address[31]_i_1__0_n_0                                                                                                                                                                          | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                            | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                            | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out04_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[127]_i_1_n_0                                                                                                                                                                            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/timeout_counter[31]_i_1_n_0                                                                                                                                                                            | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_reg_0[0]                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[159]_i_1_n_0                                                                                                                                                                        | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[191]_i_1_n_0                                                                                                                                                                            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[31]_i_1_n_0                                                                                                                                                                         | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[31]_i_1_n_0                                                                                                                                                                             | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |               19 |             33 |         1.74 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               23 |             33 |         1.43 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/stmRead[0]                                                                                                                                                                                                                                       | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aresetn_0                                                                                                                                                                              |               16 |             33 |         2.06 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                |               14 |             36 |         2.57 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                            | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |               10 |             39 |         3.90 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                         | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |                9 |             39 |         4.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |               17 |             39 |         2.29 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                      |               15 |             41 |         2.73 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             45 |         3.46 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             46 |         3.54 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_reg_1[0]                                                                                                                                                                                      | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_0[0]                                                                                                                                                                                |               17 |             63 |         3.71 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.current_address[63]_i_1__0_n_0                                                                                                                                             | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/m_axis_mm2s_aresetn_0[0]                                                                                                                                                                                |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/E[0]                                                                                                                         | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address[63]_i_1_n_0                                                                                                                                                | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/SR[0]                                                                                                                                                                                                   |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                         | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                         |               17 |             65 |         3.82 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               21 |             66 |         3.14 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |               22 |             67 |         3.05 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             67 |         3.35 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               20 |             67 |         3.35 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                             |               19 |             71 |         3.74 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                      |               22 |             71 |         3.23 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                               |               10 |             75 |         7.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                               |               10 |             75 |         7.50 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                               |               24 |             76 |         3.17 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                               |               21 |             76 |         3.62 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                | design_1_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                       |               11 |             78 |         7.09 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | design_1_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                     |               11 |             78 |         7.09 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                        |               53 |            192 |         3.62 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/dest_pulse                                                                                                                                                                                               | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                        |               55 |            192 |         3.49 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/dest_pulse                                                                                                                                                                                             | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                             |               61 |            192 |         3.15 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAesLastFrame                                                                                                                                                                                   | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0                                                                                                                                                                        |               35 |            192 |         5.49 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tid[0]_1[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               42 |            192 |         4.57 |
|  design_1_i/clk_wiz_0/inst/CLK_49Mhz            |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               63 |            253 |         4.02 |
|  design_1_i/clk_wiz_0/inst/CLK_100Mhz           |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |              404 |           1620 |         4.01 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


