// Seed: 960306877
`define pp_4 0
`timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7 = 1;
endmodule
