// Seed: 333957168
module module_0 (
    input tri id_0
);
  wand id_2 = id_0;
  wire id_3;
  assign module_1.id_1 = 0;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply1 id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    inout uwire id_11,
    input tri id_12,
    output wor id_13
    , id_21,
    output wor id_14,
    input uwire id_15,
    output wire id_16,
    output tri0 id_17,
    input wor id_18,
    input tri0 id_19
);
  assign id_21 = ~{1, 1'b0, 1};
  always id_17 = 1;
  module_0 modCall_1 (id_19);
  assign id_10 = id_12;
  wire id_22;
endmodule
