
LineFollower.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000008e  00800200  00001364  000013f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001364  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a5  0080028e  0080028e  00001486  2**0
                  ALLOC
  3 .stab         00000c9c  00000000  00000000  00001488  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001fe  00000000  00000000  00002124  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00002322  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000280  00000000  00000000  00002351  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000218e  00000000  00000000  000025d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000da6  00000000  00000000  0000475f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001a76  00000000  00000000  00005505  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000608  00000000  00000000  00006f7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000008f4  00000000  00000000  00007584  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000017c2  00000000  00000000  00007e78  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001e8  00000000  00000000  0000963a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	8f c0       	rjmp	.+286    	; 0x124 <__bad_interrupt>
       6:	00 00       	nop
       8:	8d c0       	rjmp	.+282    	; 0x124 <__bad_interrupt>
       a:	00 00       	nop
       c:	8b c0       	rjmp	.+278    	; 0x124 <__bad_interrupt>
       e:	00 00       	nop
      10:	89 c0       	rjmp	.+274    	; 0x124 <__bad_interrupt>
      12:	00 00       	nop
      14:	fb c1       	rjmp	.+1014   	; 0x40c <__vector_5>
      16:	00 00       	nop
      18:	85 c0       	rjmp	.+266    	; 0x124 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	83 c0       	rjmp	.+262    	; 0x124 <__bad_interrupt>
      1e:	00 00       	nop
      20:	81 c0       	rjmp	.+258    	; 0x124 <__bad_interrupt>
      22:	00 00       	nop
      24:	7f c0       	rjmp	.+254    	; 0x124 <__bad_interrupt>
      26:	00 00       	nop
      28:	7d c0       	rjmp	.+250    	; 0x124 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7b c0       	rjmp	.+246    	; 0x124 <__bad_interrupt>
      2e:	00 00       	nop
      30:	79 c0       	rjmp	.+242    	; 0x124 <__bad_interrupt>
      32:	00 00       	nop
      34:	77 c0       	rjmp	.+238    	; 0x124 <__bad_interrupt>
      36:	00 00       	nop
      38:	75 c0       	rjmp	.+234    	; 0x124 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c8 c1       	rjmp	.+912    	; 0x3ce <__vector_15>
      3e:	00 00       	nop
      40:	71 c0       	rjmp	.+226    	; 0x124 <__bad_interrupt>
      42:	00 00       	nop
      44:	6f c0       	rjmp	.+222    	; 0x124 <__bad_interrupt>
      46:	00 00       	nop
      48:	6d c0       	rjmp	.+218    	; 0x124 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6b c0       	rjmp	.+214    	; 0x124 <__bad_interrupt>
      4e:	00 00       	nop
      50:	69 c0       	rjmp	.+210    	; 0x124 <__bad_interrupt>
      52:	00 00       	nop
      54:	67 c0       	rjmp	.+206    	; 0x124 <__bad_interrupt>
      56:	00 00       	nop
      58:	65 c0       	rjmp	.+202    	; 0x124 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	63 c0       	rjmp	.+198    	; 0x124 <__bad_interrupt>
      5e:	00 00       	nop
      60:	61 c0       	rjmp	.+194    	; 0x124 <__bad_interrupt>
      62:	00 00       	nop
      64:	5f c0       	rjmp	.+190    	; 0x124 <__bad_interrupt>
      66:	00 00       	nop
      68:	5d c0       	rjmp	.+186    	; 0x124 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	5b c0       	rjmp	.+182    	; 0x124 <__bad_interrupt>
      6e:	00 00       	nop
      70:	59 c0       	rjmp	.+178    	; 0x124 <__bad_interrupt>
      72:	00 00       	nop
      74:	57 c0       	rjmp	.+174    	; 0x124 <__bad_interrupt>
      76:	00 00       	nop
      78:	55 c0       	rjmp	.+170    	; 0x124 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	53 c0       	rjmp	.+166    	; 0x124 <__bad_interrupt>
      7e:	00 00       	nop
      80:	51 c0       	rjmp	.+162    	; 0x124 <__bad_interrupt>
      82:	00 00       	nop
      84:	4f c0       	rjmp	.+158    	; 0x124 <__bad_interrupt>
      86:	00 00       	nop
      88:	4d c0       	rjmp	.+154    	; 0x124 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4b c0       	rjmp	.+150    	; 0x124 <__bad_interrupt>
      8e:	00 00       	nop
      90:	49 c0       	rjmp	.+146    	; 0x124 <__bad_interrupt>
      92:	00 00       	nop
      94:	47 c0       	rjmp	.+142    	; 0x124 <__bad_interrupt>
      96:	00 00       	nop
      98:	45 c0       	rjmp	.+138    	; 0x124 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	43 c0       	rjmp	.+134    	; 0x124 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	41 c0       	rjmp	.+130    	; 0x124 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	3f c0       	rjmp	.+126    	; 0x124 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3d c0       	rjmp	.+122    	; 0x124 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3b c0       	rjmp	.+118    	; 0x124 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	39 c0       	rjmp	.+114    	; 0x124 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	37 c0       	rjmp	.+110    	; 0x124 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	35 c0       	rjmp	.+106    	; 0x124 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	33 c0       	rjmp	.+102    	; 0x124 <__bad_interrupt>
      be:	00 00       	nop
      c0:	31 c0       	rjmp	.+98     	; 0x124 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	2f c0       	rjmp	.+94     	; 0x124 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2d c0       	rjmp	.+90     	; 0x124 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2b c0       	rjmp	.+86     	; 0x124 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	29 c0       	rjmp	.+82     	; 0x124 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	27 c0       	rjmp	.+78     	; 0x124 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	25 c0       	rjmp	.+74     	; 0x124 <__bad_interrupt>
      da:	00 00       	nop
      dc:	23 c0       	rjmp	.+70     	; 0x124 <__bad_interrupt>
      de:	00 00       	nop
      e0:	21 c0       	rjmp	.+66     	; 0x124 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e4 e6       	ldi	r30, 0x64	; 100
      fc:	f3 e1       	ldi	r31, 0x13	; 19
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	ae 38       	cpi	r26, 0x8E	; 142
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	23 e0       	ldi	r18, 0x03	; 3
     110:	ae e8       	ldi	r26, 0x8E	; 142
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	a3 33       	cpi	r26, 0x33	; 51
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	c6 d1       	rcall	.+908    	; 0x4ac <main>
     120:	0c 94 b0 09 	jmp	0x1360	; 0x1360 <_exit>

00000124 <__bad_interrupt>:
     124:	6d cf       	rjmp	.-294    	; 0x0 <__vectors>

00000126 <initUSART>:
#define IRRight 1
#define IRMid 2


//Initialize USART, may only be used for debugging
void initUSART(){
     126:	cf 92       	push	r12
     128:	ef 92       	push	r14
     12a:	0f 93       	push	r16
	USARTInitSTDIO(0);
     12c:	80 e0       	ldi	r24, 0x00	; 0
     12e:	e5 d2       	rcall	.+1482   	; 0x6fa <USARTInitSTDIO>
	USARTInit(0, 9600, 1, 0, 1, 0);
     130:	c1 2c       	mov	r12, r1
     132:	ee 24       	eor	r14, r14
     134:	e3 94       	inc	r14
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	21 e0       	ldi	r18, 0x01	; 1
     13a:	40 e8       	ldi	r20, 0x80	; 128
     13c:	55 e2       	ldi	r21, 0x25	; 37
     13e:	60 e0       	ldi	r22, 0x00	; 0
     140:	70 e0       	ldi	r23, 0x00	; 0
     142:	80 e0       	ldi	r24, 0x00	; 0
     144:	e2 d2       	rcall	.+1476   	; 0x70a <USARTInit>
}
     146:	0f 91       	pop	r16
     148:	ef 90       	pop	r14
     14a:	cf 90       	pop	r12
     14c:	08 95       	ret

0000014e <initNunchuck>:
//Initialize Nunchuck, uses external function for initialization
void initNunchuck(){
	wiinunchuck_init();	
     14e:	b5 c5       	rjmp	.+2922   	; 0xcba <wiinunchuck_init>
     150:	08 95       	ret

00000152 <initUltrasonic>:
}
void initUltrasonic(){
	//Init external Interrupt
	EICRB |= (1 << ISC40); //Any logical change on INT4 triggers interrupt
     152:	ea e6       	ldi	r30, 0x6A	; 106
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	80 81       	ld	r24, Z
     158:	81 60       	ori	r24, 0x01	; 1
     15a:	80 83       	st	Z, r24
	EIMSK |= (1 << INT4); //Enable INT4 = PE4 = Pin2
     15c:	ec 9a       	sbi	0x1d, 4	; 29
	//configure Pins used for ultrasonic sensor
	DDRA |=  (1 << trigger);
     15e:	08 9a       	sbi	0x01, 0	; 1
	DDRE &=~ (1 << echo);
     160:	6c 98       	cbi	0x0d, 4	; 13
	ultrasonic_working = 0;
     162:	10 92 8f 02 	sts	0x028F, r1
     166:	10 92 8e 02 	sts	0x028E, r1
     16a:	08 95       	ret

0000016c <initIRSensor>:
}
void initIRSensor(){
	//Referenzspannung wählen
	ADMUX = (1<<REFS0) | (1<<REFS1);	//2.56V
     16c:	80 ec       	ldi	r24, 0xC0	; 192
     16e:	80 93 7c 00 	sts	0x007C, r24
	//Standard single conversion
	//ADFR=1 damit dauerbetrieb
	
	//Vorteiler wählen, sodass Frequenz zwischen 50kHz-200kHz --> 128 --> 125kHz
	ADCSRA = (1<<ADPS0)| (1<<ADPS1) | (1<<ADPS2); //AnalogDigitalPreScalser = 128
     172:	ea e7       	ldi	r30, 0x7A	; 122
     174:	f0 e0       	ldi	r31, 0x00	; 0
     176:	87 e0       	ldi	r24, 0x07	; 7
     178:	80 83       	st	Z, r24
	
	//ADC aktivieren
	ADCSRA |= (1<<ADEN);
     17a:	80 81       	ld	r24, Z
     17c:	80 68       	ori	r24, 0x80	; 128
     17e:	80 83       	st	Z, r24
	
	ADCSRA |= (1<<ADSC);                  // eine ADC-Wandlung 
     180:	80 81       	ld	r24, Z
     182:	80 64       	ori	r24, 0x40	; 64
     184:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC) ) {}         // auf Abschluss der Konvertierung warten
     186:	80 81       	ld	r24, Z
     188:	86 fd       	sbrc	r24, 6
     18a:	fd cf       	rjmp	.-6      	; 0x186 <initIRSensor+0x1a>
	
	/* ADCW muss einmal gelesen werden, sonst wird Ergebnis der nächsten
     Wandlung nicht übernommen. */
	(void) ADCW;
     18c:	80 91 78 00 	lds	r24, 0x0078
     190:	90 91 79 00 	lds	r25, 0x0079
     194:	08 95       	ret

00000196 <initMotor>:
}

void initMotor(){
	// initialize timer0 in PWM mode
	TCCR0A |= (1<<WGM00)|(1<<COM0A1);
     196:	84 b5       	in	r24, 0x24	; 36
     198:	81 68       	ori	r24, 0x81	; 129
     19a:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1<<CS00);
     19c:	85 b5       	in	r24, 0x25	; 37
     19e:	81 60       	ori	r24, 0x01	; 1
     1a0:	85 bd       	out	0x25, r24	; 37
	
	// make sure to make OC0 pin  as output pin
	DDRB |= (1<<PB7);
     1a2:	27 9a       	sbi	0x04, 7	; 4
	
	//set motorIn as output
	DDRA |= (1<<motorIn1)|(1<<motorIn2);
     1a4:	81 b1       	in	r24, 0x01	; 1
     1a6:	84 61       	ori	r24, 0x14	; 20
     1a8:	81 b9       	out	0x01, r24	; 1
	
	OCR0A = 0; //duty cycle... 0 = 0% = 0V, 255 = 100% = 5V
     1aa:	17 bc       	out	0x27, r1	; 39
     1ac:	08 95       	ret

000001ae <initStepper>:
}
void initStepper(){
	DDRA |= (1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD);	//set Stepper pins as output
     1ae:	81 b1       	in	r24, 0x01	; 1
     1b0:	8a 6a       	ori	r24, 0xAA	; 170
     1b2:	81 b9       	out	0x01, r24	; 1
     1b4:	08 95       	ret

000001b6 <step1>:
}
void step1(){
	PORTA |= (1<<stepB)|(1<<stepC);		//set pins high
     1b6:	82 b1       	in	r24, 0x02	; 2
     1b8:	88 62       	ori	r24, 0x28	; 40
     1ba:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepA)|(1<<stepD));	//set pins low
     1bc:	82 b1       	in	r24, 0x02	; 2
     1be:	8d 77       	andi	r24, 0x7D	; 125
     1c0:	82 b9       	out	0x02, r24	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1c2:	8f e0       	ldi	r24, 0x0F	; 15
     1c4:	97 e2       	ldi	r25, 0x27	; 39
     1c6:	01 97       	sbiw	r24, 0x01	; 1
     1c8:	f1 f7       	brne	.-4      	; 0x1c6 <step1+0x10>
     1ca:	00 c0       	rjmp	.+0      	; 0x1cc <step1+0x16>
     1cc:	00 00       	nop
     1ce:	08 95       	ret

000001d0 <step2>:
	_delay_us(2500);
}
void step2(){
	PORTA |= (1<<stepB)|(1<<stepD);
     1d0:	82 b1       	in	r24, 0x02	; 2
     1d2:	88 68       	ori	r24, 0x88	; 136
     1d4:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepA)|(1<<stepC));
     1d6:	82 b1       	in	r24, 0x02	; 2
     1d8:	8d 7d       	andi	r24, 0xDD	; 221
     1da:	82 b9       	out	0x02, r24	; 2
     1dc:	8f e0       	ldi	r24, 0x0F	; 15
     1de:	97 e2       	ldi	r25, 0x27	; 39
     1e0:	01 97       	sbiw	r24, 0x01	; 1
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <step2+0x10>
     1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <step2+0x16>
     1e6:	00 00       	nop
     1e8:	08 95       	ret

000001ea <step3>:
	_delay_us(2500);
}
void step3(){
	PORTA |= (1<<stepA)|(1<<stepD);
     1ea:	82 b1       	in	r24, 0x02	; 2
     1ec:	82 68       	ori	r24, 0x82	; 130
     1ee:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepB)|(1<<stepC));
     1f0:	82 b1       	in	r24, 0x02	; 2
     1f2:	87 7d       	andi	r24, 0xD7	; 215
     1f4:	82 b9       	out	0x02, r24	; 2
     1f6:	8f e0       	ldi	r24, 0x0F	; 15
     1f8:	97 e2       	ldi	r25, 0x27	; 39
     1fa:	01 97       	sbiw	r24, 0x01	; 1
     1fc:	f1 f7       	brne	.-4      	; 0x1fa <step3+0x10>
     1fe:	00 c0       	rjmp	.+0      	; 0x200 <step3+0x16>
     200:	00 00       	nop
     202:	08 95       	ret

00000204 <step4>:
	_delay_us(2500);
}
void step4(){
	PORTA |= (1<<stepA)|(1<<stepC);
     204:	82 b1       	in	r24, 0x02	; 2
     206:	82 62       	ori	r24, 0x22	; 34
     208:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepB)|(1<<stepD));
     20a:	82 b1       	in	r24, 0x02	; 2
     20c:	87 77       	andi	r24, 0x77	; 119
     20e:	82 b9       	out	0x02, r24	; 2
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	97 e2       	ldi	r25, 0x27	; 39
     214:	01 97       	sbiw	r24, 0x01	; 1
     216:	f1 f7       	brne	.-4      	; 0x214 <step4+0x10>
     218:	00 c0       	rjmp	.+0      	; 0x21a <step4+0x16>
     21a:	00 00       	nop
     21c:	08 95       	ret

0000021e <stepLeft>:
	_delay_us(2500);
}
void stepLeft(int cycles){
     21e:	0f 93       	push	r16
     220:	1f 93       	push	r17
     222:	cf 93       	push	r28
     224:	df 93       	push	r29
     226:	8c 01       	movw	r16, r24
	printf("Step Left\n");
     228:	8e e0       	ldi	r24, 0x0E	; 14
     22a:	92 e0       	ldi	r25, 0x02	; 2
     22c:	d2 d5       	rcall	.+2980   	; 0xdd2 <puts>
	for(int i = 0; i<cycles; i++){							//for debugging
     22e:	10 16       	cp	r1, r16
     230:	11 06       	cpc	r1, r17
     232:	54 f4       	brge	.+20     	; 0x248 <stepLeft+0x2a>
     234:	c0 e0       	ldi	r28, 0x00	; 0
     236:	d0 e0       	ldi	r29, 0x00	; 0
		step4();
     238:	e5 df       	rcall	.-54     	; 0x204 <step4>
		step3();
     23a:	d7 df       	rcall	.-82     	; 0x1ea <step3>
		step2();
     23c:	c9 df       	rcall	.-110    	; 0x1d0 <step2>
		step1();
     23e:	bb df       	rcall	.-138    	; 0x1b6 <step1>
	PORTA &=~((1<<stepB)|(1<<stepD));
	_delay_us(2500);
}
void stepLeft(int cycles){
	printf("Step Left\n");
	for(int i = 0; i<cycles; i++){							//for debugging
     240:	21 96       	adiw	r28, 0x01	; 1
     242:	c0 17       	cp	r28, r16
     244:	d1 07       	cpc	r29, r17
     246:	c1 f7       	brne	.-16     	; 0x238 <stepLeft+0x1a>
		step4();
		step3();
		step2();
		step1();
	}
	PORTA &=~((1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD));
     248:	82 b1       	in	r24, 0x02	; 2
     24a:	85 75       	andi	r24, 0x55	; 85
     24c:	82 b9       	out	0x02, r24	; 2
}
     24e:	df 91       	pop	r29
     250:	cf 91       	pop	r28
     252:	1f 91       	pop	r17
     254:	0f 91       	pop	r16
     256:	08 95       	ret

00000258 <stepRight>:
void stepRight(int cycles){
     258:	0f 93       	push	r16
     25a:	1f 93       	push	r17
     25c:	cf 93       	push	r28
     25e:	df 93       	push	r29
     260:	8c 01       	movw	r16, r24
	printf("Step Right\n");
     262:	88 e1       	ldi	r24, 0x18	; 24
     264:	92 e0       	ldi	r25, 0x02	; 2
     266:	b5 d5       	rcall	.+2922   	; 0xdd2 <puts>
	for(int i = 0; i<cycles; i++){							//for debugging
     268:	10 16       	cp	r1, r16
     26a:	11 06       	cpc	r1, r17
     26c:	54 f4       	brge	.+20     	; 0x282 <stepRight+0x2a>
     26e:	c0 e0       	ldi	r28, 0x00	; 0
     270:	d0 e0       	ldi	r29, 0x00	; 0
		step1();
     272:	a1 df       	rcall	.-190    	; 0x1b6 <step1>
		step2();
     274:	ad df       	rcall	.-166    	; 0x1d0 <step2>
		step3();
     276:	b9 df       	rcall	.-142    	; 0x1ea <step3>
		step4();
     278:	c5 df       	rcall	.-118    	; 0x204 <step4>
	}
	PORTA &=~((1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD));
}
void stepRight(int cycles){
	printf("Step Right\n");
	for(int i = 0; i<cycles; i++){							//for debugging
     27a:	21 96       	adiw	r28, 0x01	; 1
     27c:	c0 17       	cp	r28, r16
     27e:	d1 07       	cpc	r29, r17
     280:	c1 f7       	brne	.-16     	; 0x272 <stepRight+0x1a>
		step1();
		step2();
		step3();
		step4();
	}
	PORTA &=~((1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD));
     282:	82 b1       	in	r24, 0x02	; 2
     284:	85 75       	andi	r24, 0x55	; 85
     286:	82 b9       	out	0x02, r24	; 2
}
     288:	df 91       	pop	r29
     28a:	cf 91       	pop	r28
     28c:	1f 91       	pop	r17
     28e:	0f 91       	pop	r16
     290:	08 95       	ret

00000292 <ultrasonic_init_timer2>:
void ultrasonic_init_timer2(){
	//timer 2 is a 8 bit timer --> overflow after 255 ticks
	TCCR2B = (1<<CS20);	//no prescaling
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	80 93 b1 00 	sts	0x00B1, r24
	//timer counts with F_CPU = 16000000 Hz
	//timer overflow every 255/16000 ms
	//timer overflow after 0.0159375 ms
	//activate timeroverflow (TIMSK = Timer Interrupt Mask Register, TOIE = Timer Overflow Interrupt Enable)
	TIMSK2 = (1<<TOIE2);
     298:	80 93 70 00 	sts	0x0070, r24
	
	TCNT2 = 0;	//set timer value 0
     29c:	10 92 b2 00 	sts	0x00B2, r1
	ultrasonic_timerOVFValue = 0;
     2a0:	10 92 a1 02 	sts	0x02A1, r1
     2a4:	10 92 a0 02 	sts	0x02A0, r1
     2a8:	08 95       	ret

000002aa <ultrasonic_stop_timer2>:
}
void ultrasonic_stop_timer2(){
	TCCR2B = 0; //writes zero to CS20,21,22 which stops the counter
     2aa:	10 92 b1 00 	sts	0x00B1, r1
     2ae:	08 95       	ret

000002b0 <nunchuck_getData>:
}
void nunchuck_getData(){
	
	//Update data
	wiinunchuck_update();
     2b0:	4c d4       	rcall	.+2200   	; 0xb4a <wiinunchuck_update>
	//Save data for usage
	buttonC = wiinunchuck_getbuttonC();
     2b2:	05 d4       	rcall	.+2058   	; 0xabe <wiinunchuck_getbuttonC>
     2b4:	80 93 a2 02 	sts	0x02A2, r24
	buttonZ = wiinunchuck_getbuttonZ();
     2b8:	ff d3       	rcall	.+2046   	; 0xab8 <wiinunchuck_getbuttonZ>
     2ba:	80 93 ac 02 	sts	0x02AC, r24
	joyX = wiinunchuck_getjoyX();
     2be:	af d3       	rcall	.+1886   	; 0xa1e <wiinunchuck_getjoyX>
     2c0:	90 93 a7 02 	sts	0x02A7, r25
     2c4:	80 93 a6 02 	sts	0x02A6, r24
	joyY = wiinunchuck_getjoyY();
     2c8:	ce d3       	rcall	.+1948   	; 0xa66 <wiinunchuck_getjoyY>
     2ca:	90 93 a5 02 	sts	0x02A5, r25
     2ce:	80 93 a4 02 	sts	0x02A4, r24
	angleX = wiinunchuck_getangleX();
     2d2:	f8 d3       	rcall	.+2032   	; 0xac4 <wiinunchuck_getangleX>
     2d4:	90 93 a9 02 	sts	0x02A9, r25
     2d8:	80 93 a8 02 	sts	0x02A8, r24
	angleY = wiinunchuck_getangleY();
     2dc:	fc d3       	rcall	.+2040   	; 0xad6 <wiinunchuck_getangleY>
     2de:	90 93 ae 02 	sts	0x02AE, r25
     2e2:	80 93 ad 02 	sts	0x02AD, r24
	angleZ = wiinunchuck_getangleZ();
     2e6:	00 d4       	rcall	.+2048   	; 0xae8 <wiinunchuck_getangleZ>
     2e8:	90 93 ab 02 	sts	0x02AB, r25
     2ec:	80 93 aa 02 	sts	0x02AA, r24
     2f0:	08 95       	ret

000002f2 <nunchuckCheckY>:
}
void nunchuckCheckY(){
	if(joyY>=5){												//Joystick Y in positive position
     2f2:	20 91 a4 02 	lds	r18, 0x02A4
     2f6:	30 91 a5 02 	lds	r19, 0x02A5
     2fa:	25 30       	cpi	r18, 0x05	; 5
     2fc:	31 05       	cpc	r19, r1
     2fe:	cc f0       	brlt	.+50     	; 0x332 <nunchuckCheckY+0x40>
		OCR0A = joyY*255/joyYMax;								//set duty cycle relative to joystick position
     300:	4f ef       	ldi	r20, 0xFF	; 255
     302:	42 9f       	mul	r20, r18
     304:	c0 01       	movw	r24, r0
     306:	43 9f       	mul	r20, r19
     308:	90 0d       	add	r25, r0
     30a:	11 24       	eor	r1, r1
     30c:	67 e6       	ldi	r22, 0x67	; 103
     30e:	70 e0       	ldi	r23, 0x00	; 0
     310:	eb d4       	rcall	.+2518   	; 0xce8 <__divmodhi4>
     312:	67 bd       	out	0x27, r22	; 39
		PORTA |= (1<<motorIn1);									//set In1 1 and In2 0 --> Motor turns forward
     314:	12 9a       	sbi	0x02, 2	; 2
		PORTA &=~ (1 << motorIn2);
     316:	14 98       	cbi	0x02, 4	; 2
		printf("%d\n", OCR0A);
     318:	87 b5       	in	r24, 0x27	; 39
     31a:	1f 92       	push	r1
     31c:	8f 93       	push	r24
     31e:	83 e2       	ldi	r24, 0x23	; 35
     320:	92 e0       	ldi	r25, 0x02	; 2
     322:	9f 93       	push	r25
     324:	8f 93       	push	r24
     326:	44 d5       	rcall	.+2696   	; 0xdb0 <printf>
     328:	0f 90       	pop	r0
     32a:	0f 90       	pop	r0
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	08 95       	ret
		}else if(joyY<=-5){										//Joystick Y in negative position
     332:	2c 3f       	cpi	r18, 0xFC	; 252
     334:	8f ef       	ldi	r24, 0xFF	; 255
     336:	38 07       	cpc	r19, r24
     338:	d4 f4       	brge	.+52     	; 0x36e <nunchuckCheckY+0x7c>
		OCR0A = joyY*(-1)*255/joyYMax/2;								//set duty cycle relative to joystick position and only drive at half speed
     33a:	41 e0       	ldi	r20, 0x01	; 1
     33c:	42 9f       	mul	r20, r18
     33e:	c0 01       	movw	r24, r0
     340:	43 9f       	mul	r20, r19
     342:	90 0d       	add	r25, r0
     344:	92 1b       	sub	r25, r18
     346:	11 24       	eor	r1, r1
     348:	6e ec       	ldi	r22, 0xCE	; 206
     34a:	70 e0       	ldi	r23, 0x00	; 0
     34c:	cd d4       	rcall	.+2458   	; 0xce8 <__divmodhi4>
     34e:	67 bd       	out	0x27, r22	; 39
		PORTA |= (1<<motorIn2);									//set In2 1 and In1 0 --> Motor turns backwards
     350:	14 9a       	sbi	0x02, 4	; 2
		PORTA &=~ (1 << motorIn1);
     352:	12 98       	cbi	0x02, 2	; 2
		printf("%d\n", OCR0A);
     354:	87 b5       	in	r24, 0x27	; 39
     356:	1f 92       	push	r1
     358:	8f 93       	push	r24
     35a:	83 e2       	ldi	r24, 0x23	; 35
     35c:	92 e0       	ldi	r25, 0x02	; 2
     35e:	9f 93       	push	r25
     360:	8f 93       	push	r24
     362:	26 d5       	rcall	.+2636   	; 0xdb0 <printf>
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	0f 90       	pop	r0
     36c:	08 95       	ret
		}else{													//Joystick Y in 0 position
		OCR0A = 0;												//set all three values 0 --> Motor stops
     36e:	17 bc       	out	0x27, r1	; 39
		PORTA &=~ (1 << motorIn1);
     370:	12 98       	cbi	0x02, 2	; 2
		PORTA &=~ (1 << motorIn2);
     372:	14 98       	cbi	0x02, 4	; 2
		printf("Stop\n");
     374:	87 e2       	ldi	r24, 0x27	; 39
     376:	92 e0       	ldi	r25, 0x02	; 2
     378:	2c c5       	rjmp	.+2648   	; 0xdd2 <puts>

0000037a <nunchuckCheckX>:
	}
}
void nunchuckCheckX(){
	if(joyX>10){												//Joystick position right
     37a:	80 91 a6 02 	lds	r24, 0x02A6
     37e:	90 91 a7 02 	lds	r25, 0x02A7
     382:	8b 30       	cpi	r24, 0x0B	; 11
     384:	91 05       	cpc	r25, r1
     386:	1c f0       	brlt	.+6      	; 0x38e <nunchuckCheckX+0x14>
		stepRight(1);
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	65 cf       	rjmp	.-310    	; 0x258 <stepRight>
	}else if(joyX<-10){											//Joystick postion left
     38e:	86 3f       	cpi	r24, 0xF6	; 246
     390:	9f 4f       	sbci	r25, 0xFF	; 255
     392:	1c f4       	brge	.+6      	; 0x39a <nunchuckCheckX+0x20>
		stepLeft(1);
     394:	81 e0       	ldi	r24, 0x01	; 1
     396:	90 e0       	ldi	r25, 0x00	; 0
     398:	42 cf       	rjmp	.-380    	; 0x21e <stepLeft>
     39a:	08 95       	ret

0000039c <ultrasonicCheckDist>:
		ultrasonic_gotSignal = 0;	//reset
	}
	return distance_cm;
	*/
	return 21;
}
     39c:	85 e1       	ldi	r24, 0x15	; 21
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	08 95       	ret

000003a2 <ADC_Read>:
uint16_t ADC_Read( uint8_t channel )
{
	// Kanal waehlen, ohne andere Bits zu beeinflußen
	ADMUX = (ADMUX & ~(0x1F)) | (channel & 0x1F);
     3a2:	ec e7       	ldi	r30, 0x7C	; 124
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	90 81       	ld	r25, Z
     3a8:	8f 71       	andi	r24, 0x1F	; 31
     3aa:	90 7e       	andi	r25, 0xE0	; 224
     3ac:	98 2b       	or	r25, r24
     3ae:	90 83       	st	Z, r25
	ADCSRA |= (1<<ADSC);            // eine Wandlung "single conversion"
     3b0:	ea e7       	ldi	r30, 0x7A	; 122
     3b2:	f0 e0       	ldi	r31, 0x00	; 0
     3b4:	80 81       	ld	r24, Z
     3b6:	80 64       	ori	r24, 0x40	; 64
     3b8:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC) ) {   // auf Abschluss der Konvertierung warten
     3ba:	80 81       	ld	r24, Z
     3bc:	86 fd       	sbrc	r24, 6
     3be:	fd cf       	rjmp	.-6      	; 0x3ba <ADC_Read+0x18>
	}
	return ADCW;                    // ADC auslesen und zurückgeben
     3c0:	20 91 78 00 	lds	r18, 0x0078
     3c4:	30 91 79 00 	lds	r19, 0x0079
}
     3c8:	82 2f       	mov	r24, r18
     3ca:	93 2f       	mov	r25, r19
     3cc:	08 95       	ret

000003ce <__vector_15>:

//Service Routine for Timer 2 (used for ultrasonic sensor)
ISR (TIMER2_OVF_vect)
{	
     3ce:	1f 92       	push	r1
     3d0:	0f 92       	push	r0
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	2f 93       	push	r18
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
	ultrasonic_timerOVFValue++;
     3de:	80 91 a0 02 	lds	r24, 0x02A0
     3e2:	90 91 a1 02 	lds	r25, 0x02A1
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	90 93 a1 02 	sts	0x02A1, r25
     3ec:	80 93 a0 02 	sts	0x02A0, r24
	//check if Object out of range
	if(ultrasonic_timerOVFValue>1460){
     3f0:	85 3b       	cpi	r24, 0xB5	; 181
     3f2:	95 40       	sbci	r25, 0x05	; 5
     3f4:	18 f0       	brcs	.+6      	; 0x3fc <__vector_15+0x2e>
		ultrasonic_error = 1;
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	80 93 a3 02 	sts	0x02A3, r24
	}
}
     3fc:	9f 91       	pop	r25
     3fe:	8f 91       	pop	r24
     400:	2f 91       	pop	r18
     402:	0f 90       	pop	r0
     404:	0f be       	out	0x3f, r0	; 63
     406:	0f 90       	pop	r0
     408:	1f 90       	pop	r1
     40a:	18 95       	reti

0000040c <__vector_5>:
//Service Routine for Interrupt 4 which is used for ultrasonic sensor (echo)
ISR (INT4_vect)
{
     40c:	1f 92       	push	r1
     40e:	0f 92       	push	r0
     410:	0f b6       	in	r0, 0x3f	; 63
     412:	0f 92       	push	r0
     414:	11 24       	eor	r1, r1
     416:	0b b6       	in	r0, 0x3b	; 59
     418:	0f 92       	push	r0
     41a:	2f 93       	push	r18
     41c:	3f 93       	push	r19
     41e:	4f 93       	push	r20
     420:	5f 93       	push	r21
     422:	6f 93       	push	r22
     424:	7f 93       	push	r23
     426:	8f 93       	push	r24
     428:	9f 93       	push	r25
     42a:	af 93       	push	r26
     42c:	bf 93       	push	r27
     42e:	ef 93       	push	r30
     430:	ff 93       	push	r31
	printf("interrupt4");
     432:	8c e2       	ldi	r24, 0x2C	; 44
     434:	92 e0       	ldi	r25, 0x02	; 2
     436:	9f 93       	push	r25
     438:	8f 93       	push	r24
     43a:	ba d4       	rcall	.+2420   	; 0xdb0 <printf>
	if(ultrasonic_working==1)			//check if signal was sent before echo was incoming
     43c:	80 91 8e 02 	lds	r24, 0x028E
     440:	90 91 8f 02 	lds	r25, 0x028F
     444:	0f 90       	pop	r0
     446:	0f 90       	pop	r0
     448:	01 97       	sbiw	r24, 0x01	; 1
     44a:	e9 f4       	brne	.+58     	; 0x486 <__vector_5+0x7a>
	{
		if(ultrasonic_rising_edge==0)	//Check if echo is high
     44c:	80 91 92 02 	lds	r24, 0x0292
     450:	90 91 93 02 	lds	r25, 0x0293
     454:	89 2b       	or	r24, r25
     456:	41 f4       	brne	.+16     	; 0x468 <__vector_5+0x5c>
		{
			ultrasonic_init_timer2();	//start timer
     458:	1c df       	rcall	.-456    	; 0x292 <ultrasonic_init_timer2>
			ultrasonic_rising_edge=1;	
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	90 93 93 02 	sts	0x0293, r25
     462:	80 93 92 02 	sts	0x0292, r24
     466:	0f c0       	rjmp	.+30     	; 0x486 <__vector_5+0x7a>
		}
		else //Check if echo turned low, calculate distance
		{
			ultrasonic_stop_timer2();	//stop timer
     468:	20 df       	rcall	.-448    	; 0x2aa <ultrasonic_stop_timer2>
			ultrasonic_rising_edge = 0;			//reset values
     46a:	10 92 93 02 	sts	0x0293, r1
     46e:	10 92 92 02 	sts	0x0292, r1
			ultrasonic_working = 0;
     472:	10 92 8f 02 	sts	0x028F, r1
     476:	10 92 8e 02 	sts	0x028E, r1
			ultrasonic_gotSignal = 1;				//confirm success
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	90 e0       	ldi	r25, 0x00	; 0
     47e:	90 93 91 02 	sts	0x0291, r25
     482:	80 93 90 02 	sts	0x0290, r24
		}
	}
}
     486:	ff 91       	pop	r31
     488:	ef 91       	pop	r30
     48a:	bf 91       	pop	r27
     48c:	af 91       	pop	r26
     48e:	9f 91       	pop	r25
     490:	8f 91       	pop	r24
     492:	7f 91       	pop	r23
     494:	6f 91       	pop	r22
     496:	5f 91       	pop	r21
     498:	4f 91       	pop	r20
     49a:	3f 91       	pop	r19
     49c:	2f 91       	pop	r18
     49e:	0f 90       	pop	r0
     4a0:	0b be       	out	0x3b, r0	; 59
     4a2:	0f 90       	pop	r0
     4a4:	0f be       	out	0x3f, r0	; 63
     4a6:	0f 90       	pop	r0
     4a8:	1f 90       	pop	r1
     4aa:	18 95       	reti

000004ac <main>:
int main(void)
{
	
	sei();
     4ac:	78 94       	sei
	initUSART();
     4ae:	3b de       	rcall	.-906    	; 0x126 <initUSART>
	printf("Starting\n");
     4b0:	87 e3       	ldi	r24, 0x37	; 55
     4b2:	92 e0       	ldi	r25, 0x02	; 2
     4b4:	8e d4       	rcall	.+2332   	; 0xdd2 <puts>
	initNunchuck();
     4b6:	4b de       	rcall	.-874    	; 0x14e <initNunchuck>
	initUltrasonic();
     4b8:	4c de       	rcall	.-872    	; 0x152 <initUltrasonic>
	initIRSensor();
     4ba:	58 de       	rcall	.-848    	; 0x16c <initIRSensor>
	initMotor();
     4bc:	6c de       	rcall	.-808    	; 0x196 <initMotor>
	initStepper();
     4be:	77 de       	rcall	.-786    	; 0x1ae <initStepper>
	printf("Initialization complete!\n");
     4c0:	80 e4       	ldi	r24, 0x40	; 64
     4c2:	92 e0       	ldi	r25, 0x02	; 2
     4c4:	86 d4       	rcall	.+2316   	; 0xdd2 <puts>
			
			
			nunchuck_getData();			
			if(buttonC)													//When C pressed toggle Automatic Mode
			{
				automatic = 1;
     4c6:	c1 e0       	ldi	r28, 0x01	; 1
					{
						stepRight(1);									//steer right
						OCR0A = motorSpeedSlow;							//set speed slow by changing duty cycle of PWM
					}else if(ADC_Read(IRMid)<IRRefValue)				//IR Mid returns black
						{
							OCR0A = motorSpeedFast;						//set speed fast by changing duty cycle of PWM
     4c8:	1f ef       	ldi	r17, 0xFF	; 255
					stepLeft(1);										//steer left
					OCR0A = motorSpeedSlow;								//set speed slow by changing duty cycle of PWM
				}else if(ADC_Read(IRRight)<IRRefValue)					//IR Right returns black
					{
						stepRight(1);									//steer right
						OCR0A = motorSpeedSlow;							//set speed slow by changing duty cycle of PWM
     4ca:	d0 e8       	ldi	r29, 0x80	; 128
	initStepper();
	printf("Initialization complete!\n");
	
    while(1)
    {
		if(automatic == 0)												//Check if Automatic Mode not enabled
     4cc:	90 91 94 02 	lds	r25, 0x0294
     4d0:	91 11       	cpse	r25, r1
     4d2:	13 c0       	rjmp	.+38     	; 0x4fa <main+0x4e>

			//printf("\nZ: %i\nC: %i\nX: %i\nY: %i\n", buttonZ, buttonC, joyX, joyY);
			//_delay_ms(500);
			
			
			nunchuck_getData();			
     4d4:	ed de       	rcall	.-550    	; 0x2b0 <nunchuck_getData>
			if(buttonC)													//When C pressed toggle Automatic Mode
     4d6:	90 91 a2 02 	lds	r25, 0x02A2
     4da:	99 23       	and	r25, r25
     4dc:	59 f0       	breq	.+22     	; 0x4f4 <main+0x48>
			{
				automatic = 1;
     4de:	c0 93 94 02 	sts	0x0294, r28
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4e2:	2f ef       	ldi	r18, 0xFF	; 255
     4e4:	89 e6       	ldi	r24, 0x69	; 105
     4e6:	98 e1       	ldi	r25, 0x18	; 24
     4e8:	21 50       	subi	r18, 0x01	; 1
     4ea:	80 40       	sbci	r24, 0x00	; 0
     4ec:	90 40       	sbci	r25, 0x00	; 0
     4ee:	e1 f7       	brne	.-8      	; 0x4e8 <main+0x3c>
     4f0:	00 c0       	rjmp	.+0      	; 0x4f2 <main+0x46>
     4f2:	00 00       	nop
				_delay_ms(500);
			}
			nunchuckCheckY();
     4f4:	fe de       	rcall	.-516    	; 0x2f2 <nunchuckCheckY>
			nunchuckCheckX();
     4f6:	41 df       	rcall	.-382    	; 0x37a <nunchuckCheckX>
     4f8:	e9 cf       	rjmp	.-46     	; 0x4cc <main+0x20>
			
			
		}else  															//In Automatic Mode
		{
			printf("Auto mode!\n\n");
     4fa:	89 e5       	ldi	r24, 0x59	; 89
     4fc:	92 e0       	ldi	r25, 0x02	; 2
     4fe:	69 d4       	rcall	.+2258   	; 0xdd2 <puts>
			if(buttonC){
     500:	90 91 a2 02 	lds	r25, 0x02A2
     504:	99 23       	and	r25, r25
     506:	59 f0       	breq	.+22     	; 0x51e <main+0x72>
				automatic = 0;
     508:	10 92 94 02 	sts	0x0294, r1
     50c:	2f ef       	ldi	r18, 0xFF	; 255
     50e:	89 e6       	ldi	r24, 0x69	; 105
     510:	98 e1       	ldi	r25, 0x18	; 24
     512:	21 50       	subi	r18, 0x01	; 1
     514:	80 40       	sbci	r24, 0x00	; 0
     516:	90 40       	sbci	r25, 0x00	; 0
     518:	e1 f7       	brne	.-8      	; 0x512 <main+0x66>
     51a:	00 c0       	rjmp	.+0      	; 0x51c <main+0x70>
     51c:	00 00       	nop
				_delay_ms(500);
			}
										
			if(ultrasonicCheckDist()<20)								//Check Distance to obstacle
     51e:	3e df       	rcall	.-388    	; 0x39c <ultrasonicCheckDist>
     520:	44 97       	sbiw	r24, 0x14	; 20
     522:	24 f4       	brge	.+8      	; 0x52c <main+0x80>
			{															//In Automatic Mode, obstacle in range
				printf("Obstacle in Range\n");			
     524:	85 e6       	ldi	r24, 0x65	; 101
     526:	92 e0       	ldi	r25, 0x02	; 2
     528:	54 d4       	rcall	.+2216   	; 0xdd2 <puts>
     52a:	d0 cf       	rjmp	.-96     	; 0x4cc <main+0x20>
			
			}else                       								//In Automatic Mode, no obstacle in range
			{	
				printf("NO OBSTACLE\n");														
     52c:	87 e7       	ldi	r24, 0x77	; 119
     52e:	92 e0       	ldi	r25, 0x02	; 2
     530:	50 d4       	rcall	.+2208   	; 0xdd2 <puts>
				if(ADC_Read(IRLeft)<IRRefValue)							//IR Left returns black
     532:	80 e0       	ldi	r24, 0x00	; 0
     534:	36 df       	rcall	.-404    	; 0x3a2 <ADC_Read>
     536:	84 36       	cpi	r24, 0x64	; 100
     538:	91 05       	cpc	r25, r1
     53a:	28 f4       	brcc	.+10     	; 0x546 <main+0x9a>
				{
					stepLeft(1);										//steer left
     53c:	81 e0       	ldi	r24, 0x01	; 1
     53e:	90 e0       	ldi	r25, 0x00	; 0
     540:	6e de       	rcall	.-804    	; 0x21e <stepLeft>
					OCR0A = motorSpeedSlow;								//set speed slow by changing duty cycle of PWM
     542:	d7 bd       	out	0x27, r29	; 39
     544:	c3 cf       	rjmp	.-122    	; 0x4cc <main+0x20>
				}else if(ADC_Read(IRRight)<IRRefValue)					//IR Right returns black
     546:	8c 2f       	mov	r24, r28
     548:	2c df       	rcall	.-424    	; 0x3a2 <ADC_Read>
     54a:	84 36       	cpi	r24, 0x64	; 100
     54c:	91 05       	cpc	r25, r1
     54e:	28 f4       	brcc	.+10     	; 0x55a <main+0xae>
					{
						stepRight(1);									//steer right
     550:	81 e0       	ldi	r24, 0x01	; 1
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	81 de       	rcall	.-766    	; 0x258 <stepRight>
						OCR0A = motorSpeedSlow;							//set speed slow by changing duty cycle of PWM
     556:	d7 bd       	out	0x27, r29	; 39
     558:	b9 cf       	rjmp	.-142    	; 0x4cc <main+0x20>
					}else if(ADC_Read(IRMid)<IRRefValue)				//IR Mid returns black
     55a:	82 e0       	ldi	r24, 0x02	; 2
     55c:	22 df       	rcall	.-444    	; 0x3a2 <ADC_Read>
     55e:	84 36       	cpi	r24, 0x64	; 100
     560:	91 05       	cpc	r25, r1
     562:	10 f4       	brcc	.+4      	; 0x568 <main+0xbc>
						{
							OCR0A = motorSpeedFast;						//set speed fast by changing duty cycle of PWM
     564:	17 bd       	out	0x27, r17	; 39
     566:	b2 cf       	rjmp	.-156    	; 0x4cc <main+0x20>
					}else          										//No sensor returned black--error condition
					{
						OCR0A = 0;
     568:	17 bc       	out	0x27, r1	; 39
     56a:	b0 cf       	rjmp	.-160    	; 0x4cc <main+0x20>

0000056c <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     56c:	10 92 b9 00 	sts	0x00B9, r1
     570:	88 e9       	ldi	r24, 0x98	; 152
     572:	80 93 b8 00 	sts	0x00B8, r24
     576:	08 95       	ret

00000578 <i2c_start_wait>:
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
     57c:	ec eb       	ldi	r30, 0xBC	; 188
     57e:	f0 e0       	ldi	r31, 0x00	; 0
     580:	24 ea       	ldi	r18, 0xA4	; 164
     582:	a9 eb       	ldi	r26, 0xB9	; 185
     584:	b0 e0       	ldi	r27, 0x00	; 0
     586:	cb eb       	ldi	r28, 0xBB	; 187
     588:	d0 e0       	ldi	r29, 0x00	; 0
     58a:	34 e8       	ldi	r19, 0x84	; 132
     58c:	44 e9       	ldi	r20, 0x94	; 148
     58e:	20 83       	st	Z, r18
     590:	90 81       	ld	r25, Z
     592:	99 23       	and	r25, r25
     594:	ec f7       	brge	.-6      	; 0x590 <i2c_start_wait+0x18>
     596:	9c 91       	ld	r25, X
     598:	98 7f       	andi	r25, 0xF8	; 248
     59a:	98 30       	cpi	r25, 0x08	; 8
     59c:	11 f0       	breq	.+4      	; 0x5a2 <i2c_start_wait+0x2a>
     59e:	90 31       	cpi	r25, 0x10	; 16
     5a0:	b1 f7       	brne	.-20     	; 0x58e <i2c_start_wait+0x16>
     5a2:	88 83       	st	Y, r24
     5a4:	30 83       	st	Z, r19
     5a6:	90 81       	ld	r25, Z
     5a8:	99 23       	and	r25, r25
     5aa:	ec f7       	brge	.-6      	; 0x5a6 <i2c_start_wait+0x2e>
     5ac:	9c 91       	ld	r25, X
     5ae:	98 7f       	andi	r25, 0xF8	; 248
     5b0:	90 32       	cpi	r25, 0x20	; 32
     5b2:	11 f0       	breq	.+4      	; 0x5b8 <i2c_start_wait+0x40>
     5b4:	98 35       	cpi	r25, 0x58	; 88
     5b6:	29 f4       	brne	.+10     	; 0x5c2 <i2c_start_wait+0x4a>
     5b8:	40 83       	st	Z, r20
     5ba:	90 81       	ld	r25, Z
     5bc:	94 fd       	sbrc	r25, 4
     5be:	fd cf       	rjmp	.-6      	; 0x5ba <i2c_start_wait+0x42>
     5c0:	e6 cf       	rjmp	.-52     	; 0x58e <i2c_start_wait+0x16>
     5c2:	df 91       	pop	r29
     5c4:	cf 91       	pop	r28
     5c6:	08 95       	ret

000005c8 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     5c8:	84 e9       	ldi	r24, 0x94	; 148
     5ca:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     5ce:	ec eb       	ldi	r30, 0xBC	; 188
     5d0:	f0 e0       	ldi	r31, 0x00	; 0
     5d2:	80 81       	ld	r24, Z
     5d4:	84 fd       	sbrc	r24, 4
     5d6:	fd cf       	rjmp	.-6      	; 0x5d2 <i2c_stop+0xa>

}/* i2c_stop */
     5d8:	08 95       	ret

000005da <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     5da:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     5de:	84 e8       	ldi	r24, 0x84	; 132
     5e0:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     5e4:	ec eb       	ldi	r30, 0xBC	; 188
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	88 23       	and	r24, r24
     5ec:	ec f7       	brge	.-6      	; 0x5e8 <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     5ee:	90 91 b9 00 	lds	r25, 0x00B9
     5f2:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     5f4:	81 e0       	ldi	r24, 0x01	; 1
     5f6:	98 32       	cpi	r25, 0x28	; 40
     5f8:	09 f4       	brne	.+2      	; 0x5fc <i2c_write+0x22>
     5fa:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     5fc:	08 95       	ret

000005fe <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     5fe:	84 ec       	ldi	r24, 0xC4	; 196
     600:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
     604:	ec eb       	ldi	r30, 0xBC	; 188
     606:	f0 e0       	ldi	r31, 0x00	; 0
     608:	80 81       	ld	r24, Z
     60a:	88 23       	and	r24, r24
     60c:	ec f7       	brge	.-6      	; 0x608 <i2c_readAck+0xa>

    return TWDR;
     60e:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
     612:	08 95       	ret

00000614 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     614:	84 e8       	ldi	r24, 0x84	; 132
     616:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
     61a:	ec eb       	ldi	r30, 0xBC	; 188
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	88 23       	and	r24, r24
     622:	ec f7       	brge	.-6      	; 0x61e <i2c_readNak+0xa>
	
    return TWDR;
     624:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
     628:	08 95       	ret

0000062a <USARTPutChar>:
Function for sending data via standard USART by printf
@param c character to be sent
@param *stream outputstream
@retval c (sended char), expected by printf
*******************************************************************************/
int16_t USARTPutChar(char c, FILE *stream) {
     62a:	cf 93       	push	r28
     62c:	c8 2f       	mov	r28, r24
#if defined (__AVR_ATmega2560__)        // stdio sends by USART0
  switch ( usart_stdio) {
     62e:	80 91 95 02 	lds	r24, 0x0295
     632:	82 30       	cpi	r24, 0x02	; 2
     634:	89 f0       	breq	.+34     	; 0x658 <USARTPutChar+0x2e>
     636:	83 30       	cpi	r24, 0x03	; 3
     638:	19 f0       	breq	.+6      	; 0x640 <USARTPutChar+0x16>
     63a:	81 30       	cpi	r24, 0x01	; 1
     63c:	29 f5       	brne	.+74     	; 0x688 <USARTPutChar+0x5e>
     63e:	18 c0       	rjmp	.+48     	; 0x670 <USARTPutChar+0x46>
    case 3 :
      if (c == '\n') USARTPutChar('\r', stream);
     640:	ca 30       	cpi	r28, 0x0A	; 10
     642:	11 f4       	brne	.+4      	; 0x648 <USARTPutChar+0x1e>
     644:	8d e0       	ldi	r24, 0x0D	; 13
     646:	f1 df       	rcall	.-30     	; 0x62a <USARTPutChar>
      loop_until_bit_is_set(UCSR3A, UDRE3);
     648:	e0 e3       	ldi	r30, 0x30	; 48
     64a:	f1 e0       	ldi	r31, 0x01	; 1
     64c:	80 81       	ld	r24, Z
     64e:	85 ff       	sbrs	r24, 5
     650:	fd cf       	rjmp	.-6      	; 0x64c <USARTPutChar+0x22>
      UDR3 = c;
     652:	c0 93 36 01 	sts	0x0136, r28
      break;
     656:	23 c0       	rjmp	.+70     	; 0x69e <USARTPutChar+0x74>
    case 2 :
      if (c == '\n') USARTPutChar('\r', stream);
     658:	ca 30       	cpi	r28, 0x0A	; 10
     65a:	11 f4       	brne	.+4      	; 0x660 <USARTPutChar+0x36>
     65c:	8d e0       	ldi	r24, 0x0D	; 13
     65e:	e5 df       	rcall	.-54     	; 0x62a <USARTPutChar>
      loop_until_bit_is_set(UCSR2A, UDRE2);
     660:	e0 ed       	ldi	r30, 0xD0	; 208
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	80 81       	ld	r24, Z
     666:	85 ff       	sbrs	r24, 5
     668:	fd cf       	rjmp	.-6      	; 0x664 <USARTPutChar+0x3a>
      UDR2 = c;
     66a:	c0 93 d6 00 	sts	0x00D6, r28
      break;
     66e:	17 c0       	rjmp	.+46     	; 0x69e <USARTPutChar+0x74>
    case 1 :
      if (c == '\n') USARTPutChar('\r', stream);
     670:	ca 30       	cpi	r28, 0x0A	; 10
     672:	11 f4       	brne	.+4      	; 0x678 <USARTPutChar+0x4e>
     674:	8d e0       	ldi	r24, 0x0D	; 13
     676:	d9 df       	rcall	.-78     	; 0x62a <USARTPutChar>
      loop_until_bit_is_set(UCSR1A, UDRE1);
     678:	e8 ec       	ldi	r30, 0xC8	; 200
     67a:	f0 e0       	ldi	r31, 0x00	; 0
     67c:	80 81       	ld	r24, Z
     67e:	85 ff       	sbrs	r24, 5
     680:	fd cf       	rjmp	.-6      	; 0x67c <USARTPutChar+0x52>
      UDR1 = c;
     682:	c0 93 ce 00 	sts	0x00CE, r28
      break;
     686:	0b c0       	rjmp	.+22     	; 0x69e <USARTPutChar+0x74>
    default:
      if (c == '\n') USARTPutChar('\r', stream);
     688:	ca 30       	cpi	r28, 0x0A	; 10
     68a:	11 f4       	brne	.+4      	; 0x690 <USARTPutChar+0x66>
     68c:	8d e0       	ldi	r24, 0x0D	; 13
     68e:	cd df       	rcall	.-102    	; 0x62a <USARTPutChar>
      loop_until_bit_is_set(UCSR0A, UDRE0);
     690:	e0 ec       	ldi	r30, 0xC0	; 192
     692:	f0 e0       	ldi	r31, 0x00	; 0
     694:	80 81       	ld	r24, Z
     696:	85 ff       	sbrs	r24, 5
     698:	fd cf       	rjmp	.-6      	; 0x694 <USARTPutChar+0x6a>
      UDR0 = c;
     69a:	c0 93 c6 00 	sts	0x00C6, r28
  if (c == '\n') USARTPutChar('\r', stream);
  loop_until_bit_is_set(UCSRA, UDRE);
  UDR = c;
  return c;
#endif
} // USARTPutChar
     69e:	8c 2f       	mov	r24, r28
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	cf 91       	pop	r28
     6a4:	08 95       	ret

000006a6 <USARTGetChar>:
/***************************************************************************//**
Function for receiving data from standard USART by scanf with echo
@param *stream outputstream for echo
@retval received character
*******************************************************************************/
int16_t USARTGetChar(FILE *stream) {
     6a6:	bc 01       	movw	r22, r24
#if defined (__AVR_ATmega2560__)        // stdio sends by USART0
  switch ( usart_stdio) {
     6a8:	80 91 95 02 	lds	r24, 0x0295
     6ac:	82 30       	cpi	r24, 0x02	; 2
     6ae:	69 f0       	breq	.+26     	; 0x6ca <USARTGetChar+0x24>
     6b0:	83 30       	cpi	r24, 0x03	; 3
     6b2:	19 f0       	breq	.+6      	; 0x6ba <USARTGetChar+0x14>
     6b4:	81 30       	cpi	r24, 0x01	; 1
     6b6:	c9 f4       	brne	.+50     	; 0x6ea <USARTGetChar+0x44>
     6b8:	10 c0       	rjmp	.+32     	; 0x6da <USARTGetChar+0x34>
    case 3 :
      while (!(UCSR3A & (1<<RXC3)));
     6ba:	e0 e3       	ldi	r30, 0x30	; 48
     6bc:	f1 e0       	ldi	r31, 0x01	; 1
     6be:	80 81       	ld	r24, Z
     6c0:	88 23       	and	r24, r24
     6c2:	ec f7       	brge	.-6      	; 0x6be <USARTGetChar+0x18>
      return (int16_t)(USARTPutChar(UDR3, stream)); // echo;
     6c4:	80 91 36 01 	lds	r24, 0x0136
     6c8:	b0 cf       	rjmp	.-160    	; 0x62a <USARTPutChar>
    break;
    case 2 :
      while (!(UCSR2A & (1<<RXC2)));
     6ca:	e0 ed       	ldi	r30, 0xD0	; 208
     6cc:	f0 e0       	ldi	r31, 0x00	; 0
     6ce:	80 81       	ld	r24, Z
     6d0:	88 23       	and	r24, r24
     6d2:	ec f7       	brge	.-6      	; 0x6ce <USARTGetChar+0x28>
      return (int16_t)(USARTPutChar(UDR2, stream)); // echo;
     6d4:	80 91 d6 00 	lds	r24, 0x00D6
     6d8:	a8 cf       	rjmp	.-176    	; 0x62a <USARTPutChar>
    break;
    case 1 :
      while (!(UCSR1A & (1<<RXC1)));
     6da:	e8 ec       	ldi	r30, 0xC8	; 200
     6dc:	f0 e0       	ldi	r31, 0x00	; 0
     6de:	80 81       	ld	r24, Z
     6e0:	88 23       	and	r24, r24
     6e2:	ec f7       	brge	.-6      	; 0x6de <USARTGetChar+0x38>
      return (int16_t)(USARTPutChar(UDR1, stream)); // echo;
     6e4:	80 91 ce 00 	lds	r24, 0x00CE
     6e8:	a0 cf       	rjmp	.-192    	; 0x62a <USARTPutChar>
    break;
    default:
      while (!(UCSR0A & (1<<RXC0)));
     6ea:	e0 ec       	ldi	r30, 0xC0	; 192
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	88 23       	and	r24, r24
     6f2:	ec f7       	brge	.-6      	; 0x6ee <USARTGetChar+0x48>
      return (int16_t)(USARTPutChar(UDR0, stream)); // echo;
     6f4:	80 91 c6 00 	lds	r24, 0x00C6
      break;
  }
#endif
} // USARTGetChar
     6f8:	98 cf       	rjmp	.-208    	; 0x62a <USARTPutChar>

000006fa <USARTInitSTDIO>:
@param uart select one of the controllers USART (0 .. n see datasheet)
@retval - none
*******************************************************************************/
void USARTInitSTDIO (uint8_t uart) {

  if ( uart < 4) {
     6fa:	84 30       	cpi	r24, 0x04	; 4
     6fc:	18 f4       	brcc	.+6      	; 0x704 <USARTInitSTDIO+0xa>
    usart_stdio = uart;
     6fe:	80 93 95 02 	sts	0x0295, r24
     702:	08 95       	ret
  } else {
    usart_stdio = 0;
     704:	10 92 95 02 	sts	0x0295, r1
     708:	08 95       	ret

0000070a <USARTInit>:
@param tx_int_enable enables the USARTx-TX-interrupt
@retval - none
*******************************************************************************/
void USARTInit (uint8_t uart, uint32_t baud,
                uint8_t rx_enable, uint8_t rx_int_enable,
                uint8_t tx_enable, uint8_t tx_int_enable ) {
     70a:	2f 92       	push	r2
     70c:	3f 92       	push	r3
     70e:	4f 92       	push	r4
     710:	5f 92       	push	r5
     712:	6f 92       	push	r6
     714:	7f 92       	push	r7
     716:	8f 92       	push	r8
     718:	9f 92       	push	r9
     71a:	af 92       	push	r10
     71c:	bf 92       	push	r11
     71e:	cf 92       	push	r12
     720:	ef 92       	push	r14
     722:	0f 93       	push	r16
     724:	1f 93       	push	r17
     726:	cf 93       	push	r28
     728:	df 93       	push	r29
     72a:	cd b7       	in	r28, 0x3d	; 61
     72c:	de b7       	in	r29, 0x3e	; 62
     72e:	2a 97       	sbiw	r28, 0x0a	; 10
     730:	0f b6       	in	r0, 0x3f	; 63
     732:	f8 94       	cli
     734:	de bf       	out	0x3e, r29	; 62
     736:	0f be       	out	0x3f, r0	; 63
     738:	cd bf       	out	0x3d, r28	; 61
     73a:	92 2f       	mov	r25, r18
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;

  stdout = stdin = &mystdinout;
     73c:	20 e0       	ldi	r18, 0x00	; 0
     73e:	32 e0       	ldi	r19, 0x02	; 2
     740:	30 93 2e 03 	sts	0x032E, r19
     744:	20 93 2d 03 	sts	0x032D, r18
     748:	30 93 30 03 	sts	0x0330, r19
     74c:	20 93 2f 03 	sts	0x032F, r18
        break;
     }
     break;

   case 16000000L :
     switch ( baud ) {
     750:	41 15       	cp	r20, r1
     752:	2b e4       	ldi	r18, 0x4B	; 75
     754:	52 07       	cpc	r21, r18
     756:	61 05       	cpc	r22, r1
     758:	71 05       	cpc	r23, r1
     75a:	71 f1       	breq	.+92     	; 0x7b8 <USARTInit+0xae>
     75c:	90 f4       	brcc	.+36     	; 0x782 <USARTInit+0x78>
     75e:	40 36       	cpi	r20, 0x60	; 96
     760:	29 e0       	ldi	r18, 0x09	; 9
     762:	52 07       	cpc	r21, r18
     764:	61 05       	cpc	r22, r1
     766:	71 05       	cpc	r23, r1
     768:	79 f1       	breq	.+94     	; 0x7c8 <USARTInit+0xbe>
     76a:	40 3c       	cpi	r20, 0xC0	; 192
     76c:	22 e1       	ldi	r18, 0x12	; 18
     76e:	52 07       	cpc	r21, r18
     770:	61 05       	cpc	r22, r1
     772:	71 05       	cpc	r23, r1
     774:	29 f1       	breq	.+74     	; 0x7c0 <USARTInit+0xb6>
     776:	40 3b       	cpi	r20, 0xB0	; 176
     778:	54 40       	sbci	r21, 0x04	; 4
     77a:	61 05       	cpc	r22, r1
     77c:	71 05       	cpc	r23, r1
     77e:	61 f5       	brne	.+88     	; 0x7d8 <USARTInit+0xce>
     780:	27 c0       	rjmp	.+78     	; 0x7d0 <USARTInit+0xc6>
     782:	41 15       	cp	r20, r1
     784:	21 ee       	ldi	r18, 0xE1	; 225
     786:	52 07       	cpc	r21, r18
     788:	61 05       	cpc	r22, r1
     78a:	71 05       	cpc	r23, r1
     78c:	49 f1       	breq	.+82     	; 0x7e0 <USARTInit+0xd6>
     78e:	41 15       	cp	r20, r1
     790:	22 ec       	ldi	r18, 0xC2	; 194
     792:	52 07       	cpc	r21, r18
     794:	21 e0       	ldi	r18, 0x01	; 1
     796:	62 07       	cpc	r22, r18
     798:	71 05       	cpc	r23, r1
     79a:	31 f0       	breq	.+12     	; 0x7a8 <USARTInit+0x9e>
     79c:	41 15       	cp	r20, r1
     79e:	56 49       	sbci	r21, 0x96	; 150
     7a0:	61 05       	cpc	r22, r1
     7a2:	71 05       	cpc	r23, r1
     7a4:	c9 f4       	brne	.+50     	; 0x7d8 <USARTInit+0xce>
     7a6:	04 c0       	rjmp	.+8      	; 0x7b0 <USARTInit+0xa6>
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
     7a8:	41 e0       	ldi	r20, 0x01	; 1
     7aa:	20 e1       	ldi	r18, 0x10	; 16
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	1b c0       	rjmp	.+54     	; 0x7e6 <USARTInit+0xdc>
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
     7b0:	41 e0       	ldi	r20, 0x01	; 1
     7b2:	23 e3       	ldi	r18, 0x33	; 51
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     7b4:	30 e0       	ldi	r19, 0x00	; 0
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
     7b6:	17 c0       	rjmp	.+46     	; 0x7e6 <USARTInit+0xdc>
#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;
     7b8:	40 e0       	ldi	r20, 0x00	; 0
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
      case 19200 : // 19200bps at 0.2% error see datasheet
        ubrrl = 51; break;
     7ba:	23 e3       	ldi	r18, 0x33	; 51
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     7bc:	30 e0       	ldi	r19, 0x00	; 0
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
      case 19200 : // 19200bps at 0.2% error see datasheet
        ubrrl = 51; break;
     7be:	13 c0       	rjmp	.+38     	; 0x7e6 <USARTInit+0xdc>
      case 4800 : // 4800bps at -0.1% error see datasheet UBRR = 416
        doubleTransSpeed = 1; ubrrl = 160; ubrrh = 1; break;
     7c0:	41 e0       	ldi	r20, 0x01	; 1
     7c2:	20 ea       	ldi	r18, 0xA0	; 160
     7c4:	31 e0       	ldi	r19, 0x01	; 1
     7c6:	0f c0       	rjmp	.+30     	; 0x7e6 <USARTInit+0xdc>
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
     7c8:	41 e0       	ldi	r20, 0x01	; 1
     7ca:	20 e4       	ldi	r18, 0x40	; 64
     7cc:	33 e0       	ldi	r19, 0x03	; 3
     7ce:	0b c0       	rjmp	.+22     	; 0x7e6 <USARTInit+0xdc>
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
     7d0:	41 e0       	ldi	r20, 0x01	; 1
     7d2:	22 e8       	ldi	r18, 0x82	; 130
     7d4:	36 e0       	ldi	r19, 0x06	; 6
     7d6:	07 c0       	rjmp	.+14     	; 0x7e6 <USARTInit+0xdc>
#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;
     7d8:	40 e0       	ldi	r20, 0x00	; 0
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
      default: // 9600bps at 0.2% error see datasheet
        ubrrl = 103; break;
     7da:	27 e6       	ldi	r18, 0x67	; 103
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     7dc:	30 e0       	ldi	r19, 0x00	; 0
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
      default: // 9600bps at 0.2% error see datasheet
        ubrrl = 103; break;
     7de:	03 c0       	rjmp	.+6      	; 0x7e6 <USARTInit+0xdc>
   case 16000000L :
     switch ( baud ) {
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
     7e0:	41 e0       	ldi	r20, 0x01	; 1
     7e2:	22 e2       	ldi	r18, 0x22	; 34
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     7e4:	30 e0       	ldi	r19, 0x00	; 0
  /* set frame format: 8data, 1stop bit, no parity */
  UCSRC = (1<<URSEL) /*| (1<<USBS)*/ |(1<<UCSZ1) | (1<<UCSZ0);
#elif defined (__AVR_ATmega2560__)
  /* enable receiver and transmitter */
  /* set frame format: 8data, 1stop bit, no parity */
  switch ( uart ) {
     7e6:	81 30       	cpi	r24, 0x01	; 1
     7e8:	09 f4       	brne	.+2      	; 0x7ec <USARTInit+0xe2>
     7ea:	46 c0       	rjmp	.+140    	; 0x878 <USARTInit+0x16e>
     7ec:	38 f0       	brcs	.+14     	; 0x7fc <USARTInit+0xf2>
     7ee:	82 30       	cpi	r24, 0x02	; 2
     7f0:	09 f4       	brne	.+2      	; 0x7f4 <USARTInit+0xea>
     7f2:	81 c0       	rjmp	.+258    	; 0x8f6 <USARTInit+0x1ec>
     7f4:	83 30       	cpi	r24, 0x03	; 3
     7f6:	09 f0       	breq	.+2      	; 0x7fa <USARTInit+0xf0>
     7f8:	fb c0       	rjmp	.+502    	; 0x9f0 <USARTInit+0x2e6>
     7fa:	ba c0       	rjmp	.+372    	; 0x970 <USARTInit+0x266>
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
     7fc:	44 23       	and	r20, r20
     7fe:	31 f0       	breq	.+12     	; 0x80c <USARTInit+0x102>
     800:	e0 ec       	ldi	r30, 0xC0	; 192
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	80 81       	ld	r24, Z
     806:	82 60       	ori	r24, 0x02	; 2
     808:	80 83       	st	Z, r24
     80a:	02 c0       	rjmp	.+4      	; 0x810 <USARTInit+0x106>
      else                    UCSR0A = 0x00;
     80c:	10 92 c0 00 	sts	0x00C0, r1
      UBRR0H = ubrrh; UBRR0L = ubrrl;
     810:	30 93 c5 00 	sts	0x00C5, r19
     814:	20 93 c4 00 	sts	0x00C4, r18
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     818:	80 e8       	ldi	r24, 0x80	; 128
     81a:	08 9f       	mul	r16, r24
     81c:	80 01       	movw	r16, r0
     81e:	11 24       	eor	r1, r1
     820:	90 fb       	bst	r25, 0
     822:	44 24       	eor	r4, r4
     824:	40 f8       	bld	r4, 0
     826:	51 2c       	mov	r5, r1
     828:	44 0c       	add	r4, r4
     82a:	55 1c       	adc	r5, r5
     82c:	44 0c       	add	r4, r4
     82e:	55 1c       	adc	r5, r5
     830:	44 0c       	add	r4, r4
     832:	55 1c       	adc	r5, r5
     834:	44 0c       	add	r4, r4
     836:	55 1c       	adc	r5, r5
     838:	40 2a       	or	r4, r16
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
     83a:	e0 fa       	bst	r14, 0
     83c:	66 24       	eor	r6, r6
     83e:	60 f8       	bld	r6, 0
     840:	71 2c       	mov	r7, r1
     842:	66 0c       	add	r6, r6
     844:	77 1c       	adc	r7, r7
     846:	66 0c       	add	r6, r6
     848:	77 1c       	adc	r7, r7
     84a:	66 0c       	add	r6, r6
     84c:	77 1c       	adc	r7, r7
  switch ( uart ) {
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
      else                    UCSR0A = 0x00;
      UBRR0H = ubrrh; UBRR0L = ubrrl;
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     84e:	64 28       	or	r6, r4
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
     850:	c0 fa       	bst	r12, 0
     852:	88 24       	eor	r8, r8
     854:	80 f8       	bld	r8, 0
     856:	91 2c       	mov	r9, r1
     858:	00 24       	eor	r0, r0
     85a:	96 94       	lsr	r9
     85c:	87 94       	ror	r8
     85e:	07 94       	ror	r0
     860:	96 94       	lsr	r9
     862:	87 94       	ror	r8
     864:	07 94       	ror	r0
     866:	98 2c       	mov	r9, r8
     868:	80 2c       	mov	r8, r0
  switch ( uart ) {
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
      else                    UCSR0A = 0x00;
      UBRR0H = ubrrh; UBRR0L = ubrrl;
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     86a:	86 28       	or	r8, r6
     86c:	80 92 c1 00 	sts	0x00C1, r8
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
      UCSR0C=0x06;       // 8 Databit see datasheet
     870:	86 e0       	ldi	r24, 0x06	; 6
     872:	80 93 c2 00 	sts	0x00C2, r24
      break;
     876:	bc c0       	rjmp	.+376    	; 0x9f0 <USARTInit+0x2e6>
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
     878:	44 23       	and	r20, r20
     87a:	31 f0       	breq	.+12     	; 0x888 <USARTInit+0x17e>
     87c:	e8 ec       	ldi	r30, 0xC8	; 200
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	82 60       	ori	r24, 0x02	; 2
     884:	80 83       	st	Z, r24
     886:	02 c0       	rjmp	.+4      	; 0x88c <USARTInit+0x182>
      else                    UCSR1A = 0x00;
     888:	10 92 c8 00 	sts	0x00C8, r1
      UBRR1H = ubrrh; UBRR1L = ubrrl;
     88c:	30 93 cd 00 	sts	0x00CD, r19
     890:	20 93 cc 00 	sts	0x00CC, r18
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     894:	e0 e8       	ldi	r30, 0x80	; 128
     896:	0e 9f       	mul	r16, r30
     898:	80 01       	movw	r16, r0
     89a:	11 24       	eor	r1, r1
     89c:	90 fb       	bst	r25, 0
     89e:	aa 24       	eor	r10, r10
     8a0:	a0 f8       	bld	r10, 0
     8a2:	b1 2c       	mov	r11, r1
     8a4:	aa 0c       	add	r10, r10
     8a6:	bb 1c       	adc	r11, r11
     8a8:	aa 0c       	add	r10, r10
     8aa:	bb 1c       	adc	r11, r11
     8ac:	aa 0c       	add	r10, r10
     8ae:	bb 1c       	adc	r11, r11
     8b0:	aa 0c       	add	r10, r10
     8b2:	bb 1c       	adc	r11, r11
     8b4:	a0 2a       	or	r10, r16
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
     8b6:	fe 2d       	mov	r31, r14
     8b8:	f1 70       	andi	r31, 0x01	; 1
     8ba:	f9 87       	std	Y+9, r31	; 0x09
     8bc:	1a 86       	std	Y+10, r1	; 0x0a
     8be:	89 85       	ldd	r24, Y+9	; 0x09
     8c0:	9a 85       	ldd	r25, Y+10	; 0x0a
     8c2:	88 0f       	add	r24, r24
     8c4:	99 1f       	adc	r25, r25
     8c6:	88 0f       	add	r24, r24
     8c8:	99 1f       	adc	r25, r25
     8ca:	88 0f       	add	r24, r24
     8cc:	99 1f       	adc	r25, r25
      break;
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
      else                    UCSR1A = 0x00;
      UBRR1H = ubrrh; UBRR1L = ubrrl;
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     8ce:	8a 29       	or	r24, r10
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
     8d0:	ac 2d       	mov	r26, r12
     8d2:	a1 70       	andi	r26, 0x01	; 1
     8d4:	b0 e0       	ldi	r27, 0x00	; 0
     8d6:	00 24       	eor	r0, r0
     8d8:	b6 95       	lsr	r27
     8da:	a7 95       	ror	r26
     8dc:	07 94       	ror	r0
     8de:	b6 95       	lsr	r27
     8e0:	a7 95       	ror	r26
     8e2:	07 94       	ror	r0
     8e4:	ba 2f       	mov	r27, r26
     8e6:	a0 2d       	mov	r26, r0
      break;
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
      else                    UCSR1A = 0x00;
      UBRR1H = ubrrh; UBRR1L = ubrrl;
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     8e8:	a8 2b       	or	r26, r24
     8ea:	a0 93 c9 00 	sts	0x00C9, r26
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
      UCSR1C=0x06;       // 8 Databit see datasheet
     8ee:	86 e0       	ldi	r24, 0x06	; 6
     8f0:	80 93 ca 00 	sts	0x00CA, r24
      break;
     8f4:	7d c0       	rjmp	.+250    	; 0x9f0 <USARTInit+0x2e6>
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
     8f6:	44 23       	and	r20, r20
     8f8:	31 f0       	breq	.+12     	; 0x906 <USARTInit+0x1fc>
     8fa:	a0 ed       	ldi	r26, 0xD0	; 208
     8fc:	b0 e0       	ldi	r27, 0x00	; 0
     8fe:	8c 91       	ld	r24, X
     900:	82 60       	ori	r24, 0x02	; 2
     902:	8c 93       	st	X, r24
     904:	02 c0       	rjmp	.+4      	; 0x90a <USARTInit+0x200>
      else                    UCSR2A = 0x00;
     906:	10 92 d0 00 	sts	0x00D0, r1
      UBRR2H = ubrrh; UBRR2L = ubrrl;
     90a:	30 93 d5 00 	sts	0x00D5, r19
     90e:	20 93 d4 00 	sts	0x00D4, r18
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     912:	20 e8       	ldi	r18, 0x80	; 128
     914:	02 9f       	mul	r16, r18
     916:	80 01       	movw	r16, r0
     918:	11 24       	eor	r1, r1
     91a:	e9 2f       	mov	r30, r25
     91c:	e1 70       	andi	r30, 0x01	; 1
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	e2 95       	swap	r30
     922:	f2 95       	swap	r31
     924:	f0 7f       	andi	r31, 0xF0	; 240
     926:	fe 27       	eor	r31, r30
     928:	e0 7f       	andi	r30, 0xF0	; 240
     92a:	fe 27       	eor	r31, r30
     92c:	e0 2b       	or	r30, r16
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
     92e:	e0 fa       	bst	r14, 0
     930:	22 24       	eor	r2, r2
     932:	20 f8       	bld	r2, 0
     934:	31 2c       	mov	r3, r1
     936:	22 0c       	add	r2, r2
     938:	33 1c       	adc	r3, r3
     93a:	22 0c       	add	r2, r2
     93c:	33 1c       	adc	r3, r3
     93e:	22 0c       	add	r2, r2
     940:	33 1c       	adc	r3, r3
      break;
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
      else                    UCSR2A = 0x00;
      UBRR2H = ubrrh; UBRR2L = ubrrl;
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     942:	2e 2a       	or	r2, r30
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
     944:	8c 2d       	mov	r24, r12
     946:	81 70       	andi	r24, 0x01	; 1
     948:	89 83       	std	Y+1, r24	; 0x01
     94a:	1a 82       	std	Y+2, r1	; 0x02
     94c:	89 81       	ldd	r24, Y+1	; 0x01
     94e:	9a 81       	ldd	r25, Y+2	; 0x02
     950:	00 24       	eor	r0, r0
     952:	96 95       	lsr	r25
     954:	87 95       	ror	r24
     956:	07 94       	ror	r0
     958:	96 95       	lsr	r25
     95a:	87 95       	ror	r24
     95c:	07 94       	ror	r0
     95e:	98 2f       	mov	r25, r24
     960:	80 2d       	mov	r24, r0
      break;
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
      else                    UCSR2A = 0x00;
      UBRR2H = ubrrh; UBRR2L = ubrrl;
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     962:	82 29       	or	r24, r2
     964:	80 93 d1 00 	sts	0x00D1, r24
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
      UCSR2C=0x06;       // 8 Databit see datasheet
     968:	86 e0       	ldi	r24, 0x06	; 6
     96a:	80 93 d2 00 	sts	0x00D2, r24
      break;
     96e:	40 c0       	rjmp	.+128    	; 0x9f0 <USARTInit+0x2e6>
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
     970:	44 23       	and	r20, r20
     972:	31 f0       	breq	.+12     	; 0x980 <USARTInit+0x276>
     974:	e0 e3       	ldi	r30, 0x30	; 48
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	80 81       	ld	r24, Z
     97a:	82 60       	ori	r24, 0x02	; 2
     97c:	80 83       	st	Z, r24
     97e:	02 c0       	rjmp	.+4      	; 0x984 <USARTInit+0x27a>
      else                    UCSR3A = 0x00;
     980:	10 92 30 01 	sts	0x0130, r1
      UBRR3H = ubrrh; UBRR3L = ubrrl;
     984:	30 93 35 01 	sts	0x0135, r19
     988:	20 93 34 01 	sts	0x0134, r18
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     98c:	e0 e8       	ldi	r30, 0x80	; 128
     98e:	0e 9f       	mul	r16, r30
     990:	80 01       	movw	r16, r0
     992:	11 24       	eor	r1, r1
     994:	91 70       	andi	r25, 0x01	; 1
     996:	9b 83       	std	Y+3, r25	; 0x03
     998:	1c 82       	std	Y+4, r1	; 0x04
     99a:	8b 81       	ldd	r24, Y+3	; 0x03
     99c:	9c 81       	ldd	r25, Y+4	; 0x04
     99e:	82 95       	swap	r24
     9a0:	92 95       	swap	r25
     9a2:	90 7f       	andi	r25, 0xF0	; 240
     9a4:	98 27       	eor	r25, r24
     9a6:	80 7f       	andi	r24, 0xF0	; 240
     9a8:	98 27       	eor	r25, r24
     9aa:	80 2b       	or	r24, r16
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
     9ac:	fe 2d       	mov	r31, r14
     9ae:	f1 70       	andi	r31, 0x01	; 1
     9b0:	fd 83       	std	Y+5, r31	; 0x05
     9b2:	1e 82       	std	Y+6, r1	; 0x06
     9b4:	2d 81       	ldd	r18, Y+5	; 0x05
     9b6:	3e 81       	ldd	r19, Y+6	; 0x06
     9b8:	22 0f       	add	r18, r18
     9ba:	33 1f       	adc	r19, r19
     9bc:	22 0f       	add	r18, r18
     9be:	33 1f       	adc	r19, r19
     9c0:	22 0f       	add	r18, r18
     9c2:	33 1f       	adc	r19, r19
      break;
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
      else                    UCSR3A = 0x00;
      UBRR3H = ubrrh; UBRR3L = ubrrl;
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     9c4:	28 2b       	or	r18, r24
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
     9c6:	8c 2d       	mov	r24, r12
     9c8:	81 70       	andi	r24, 0x01	; 1
     9ca:	8f 83       	std	Y+7, r24	; 0x07
     9cc:	18 86       	std	Y+8, r1	; 0x08
     9ce:	8f 81       	ldd	r24, Y+7	; 0x07
     9d0:	98 85       	ldd	r25, Y+8	; 0x08
     9d2:	00 24       	eor	r0, r0
     9d4:	96 95       	lsr	r25
     9d6:	87 95       	ror	r24
     9d8:	07 94       	ror	r0
     9da:	96 95       	lsr	r25
     9dc:	87 95       	ror	r24
     9de:	07 94       	ror	r0
     9e0:	98 2f       	mov	r25, r24
     9e2:	80 2d       	mov	r24, r0
      break;
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
      else                    UCSR3A = 0x00;
      UBRR3H = ubrrh; UBRR3L = ubrrl;
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     9e4:	82 2b       	or	r24, r18
     9e6:	80 93 31 01 	sts	0x0131, r24
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
      UCSR3C=0x06;       // 8 Databit see datasheet
     9ea:	86 e0       	ldi	r24, 0x06	; 6
     9ec:	80 93 32 01 	sts	0x0132, r24
    default: break;
  }
#else
  #warning "MCU unknown"
#endif
} // USART_init
     9f0:	2a 96       	adiw	r28, 0x0a	; 10
     9f2:	0f b6       	in	r0, 0x3f	; 63
     9f4:	f8 94       	cli
     9f6:	de bf       	out	0x3e, r29	; 62
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	cd bf       	out	0x3d, r28	; 61
     9fc:	df 91       	pop	r29
     9fe:	cf 91       	pop	r28
     a00:	1f 91       	pop	r17
     a02:	0f 91       	pop	r16
     a04:	ef 90       	pop	r14
     a06:	cf 90       	pop	r12
     a08:	bf 90       	pop	r11
     a0a:	af 90       	pop	r10
     a0c:	9f 90       	pop	r9
     a0e:	8f 90       	pop	r8
     a10:	7f 90       	pop	r7
     a12:	6f 90       	pop	r6
     a14:	5f 90       	pop	r5
     a16:	4f 90       	pop	r4
     a18:	3f 90       	pop	r3
     a1a:	2f 90       	pop	r2
     a1c:	08 95       	ret

00000a1e <wiinunchuck_getjoyX>:
	return (int)wiinunchuck_joyX;

	#else

	#if WIINUNCHUCK_JOYCENTERB == 1
	int joyX = (int)wiinunchuck_joyX;
     a1e:	20 91 9f 02 	lds	r18, 0x029F
     a22:	30 e0       	ldi	r19, 0x00	; 0
	if(joyX <= WIINUNCHUCK_CENTERJOYX)
     a24:	2f 38       	cpi	r18, 0x8F	; 143
     a26:	31 05       	cpc	r19, r1
     a28:	64 f4       	brge	.+24     	; 0xa42 <wiinunchuck_getjoyX+0x24>
		joyX = (joyX - WIINUNCHUCK_INMINJOYX) * (127 - 0) / (WIINUNCHUCK_CENTERJOYX - WIINUNCHUCK_INMINJOYX) + 0;
     a2a:	c9 01       	movw	r24, r18
     a2c:	96 95       	lsr	r25
     a2e:	98 2f       	mov	r25, r24
     a30:	88 27       	eor	r24, r24
     a32:	97 95       	ror	r25
     a34:	87 95       	ror	r24
     a36:	82 1b       	sub	r24, r18
     a38:	93 0b       	sbc	r25, r19
     a3a:	6e e8       	ldi	r22, 0x8E	; 142
     a3c:	70 e0       	ldi	r23, 0x00	; 0
     a3e:	54 d1       	rcall	.+680    	; 0xce8 <__divmodhi4>
     a40:	0d c0       	rjmp	.+26     	; 0xa5c <wiinunchuck_getjoyX+0x3e>
	else
		joyX = (joyX - WIINUNCHUCK_CENTERJOYX) * (255 - 127) / (WIINUNCHUCK_INMAXJOYX - WIINUNCHUCK_CENTERJOYX) + 127 - 1;
     a42:	2e 58       	subi	r18, 0x8E	; 142
     a44:	31 09       	sbc	r19, r1
     a46:	c9 01       	movw	r24, r18
     a48:	96 95       	lsr	r25
     a4a:	98 2f       	mov	r25, r24
     a4c:	88 27       	eor	r24, r24
     a4e:	97 95       	ror	r25
     a50:	87 95       	ror	r24
     a52:	61 e7       	ldi	r22, 0x71	; 113
     a54:	70 e0       	ldi	r23, 0x00	; 0
     a56:	48 d1       	rcall	.+656    	; 0xce8 <__divmodhi4>
     a58:	62 58       	subi	r22, 0x82	; 130
     a5a:	7f 4f       	sbci	r23, 0xFF	; 255
	return joyX-127;
     a5c:	6f 57       	subi	r22, 0x7F	; 127
     a5e:	71 09       	sbc	r23, r1
	#else
	return (int)wiinunchuck_joyX - WIINUNCHUCK_DEFAULTZEROJOYX;
	#endif

	#endif
}
     a60:	86 2f       	mov	r24, r22
     a62:	97 2f       	mov	r25, r23
     a64:	08 95       	ret

00000a66 <wiinunchuck_getjoyY>:
	return (int)wiinunchuck_joyY;

	#else

	#if WIINUNCHUCK_JOYCENTERB == 1
	int joyY = (int)wiinunchuck_joyY;
     a66:	20 91 9e 02 	lds	r18, 0x029E
     a6a:	30 e0       	ldi	r19, 0x00	; 0
	if(joyY <= WIINUNCHUCK_CENTERJOYY)
     a6c:	20 38       	cpi	r18, 0x80	; 128
     a6e:	31 05       	cpc	r19, r1
     a70:	64 f4       	brge	.+24     	; 0xa8a <wiinunchuck_getjoyY+0x24>
		joyY = (joyY - WIINUNCHUCK_INMINJOYY) * (127 - 0) / (WIINUNCHUCK_CENTERJOYY - WIINUNCHUCK_INMINJOYY) + 0;
     a72:	c9 01       	movw	r24, r18
     a74:	96 95       	lsr	r25
     a76:	98 2f       	mov	r25, r24
     a78:	88 27       	eor	r24, r24
     a7a:	97 95       	ror	r25
     a7c:	87 95       	ror	r24
     a7e:	82 1b       	sub	r24, r18
     a80:	93 0b       	sbc	r25, r19
     a82:	6f e7       	ldi	r22, 0x7F	; 127
     a84:	70 e0       	ldi	r23, 0x00	; 0
     a86:	30 d1       	rcall	.+608    	; 0xce8 <__divmodhi4>
     a88:	12 c0       	rjmp	.+36     	; 0xaae <wiinunchuck_getjoyY+0x48>
	else
		joyY = (joyY - WIINUNCHUCK_CENTERJOYY) * (255 - 127) / (WIINUNCHUCK_INMAXJOYY - WIINUNCHUCK_CENTERJOYY) + 127 - 1;
     a8a:	2f 57       	subi	r18, 0x7F	; 127
     a8c:	31 09       	sbc	r19, r1
     a8e:	b9 01       	movw	r22, r18
     a90:	76 95       	lsr	r23
     a92:	76 2f       	mov	r23, r22
     a94:	66 27       	eor	r22, r22
     a96:	77 95       	ror	r23
     a98:	67 95       	ror	r22
     a9a:	30 ff       	sbrs	r19, 0
     a9c:	02 c0       	rjmp	.+4      	; 0xaa2 <wiinunchuck_getjoyY+0x3c>
     a9e:	61 58       	subi	r22, 0x81	; 129
     aa0:	7f 4f       	sbci	r23, 0xFF	; 255
     aa2:	66 0f       	add	r22, r22
     aa4:	67 2f       	mov	r22, r23
     aa6:	66 1f       	adc	r22, r22
     aa8:	77 0b       	sbc	r23, r23
     aaa:	62 58       	subi	r22, 0x82	; 130
     aac:	7f 4f       	sbci	r23, 0xFF	; 255
	return joyY-127;
     aae:	6f 57       	subi	r22, 0x7F	; 127
     ab0:	71 09       	sbc	r23, r1
	#else
	return (int)wiinunchuck_joyY - WIINUNCHUCK_DEFAULTZEROJOYY;
	#endif

	#endif
}
     ab2:	86 2f       	mov	r24, r22
     ab4:	97 2f       	mov	r25, r23
     ab6:	08 95       	ret

00000ab8 <wiinunchuck_getbuttonZ>:
 */
uint8_t wiinunchuck_getbuttonZ() {
	#if WIINUNCHUCK_PULSEBUTTON == 1
	return (wiinunchuck_buttonZ && !wiinunchuck_lastbuttonZ);
	#else
	return wiinunchuck_buttonZ;
     ab8:	80 91 9d 02 	lds	r24, 0x029D
	#endif
}
     abc:	08 95       	ret

00000abe <wiinunchuck_getbuttonC>:
 */
uint8_t wiinunchuck_getbuttonC() {
	#if WIINUNCHUCK_PULSEBUTTON == 1
	return (wiinunchuck_buttonC && !wiinunchuck_lastbuttonC);
	#else
	return wiinunchuck_buttonC;
     abe:	80 91 9c 02 	lds	r24, 0x029C
	#endif
}
     ac2:	08 95       	ret

00000ac4 <wiinunchuck_getangleX>:
 */
int wiinunchuck_getangleX() {
	#if WIINUNCHUCK_GETNONCALIBRATED == 1
	return wiinunchuck_angleX;
	#else
	return wiinunchuck_angleX - WIINUNCHUCK_ZEROANGLEX;
     ac4:	20 91 9a 02 	lds	r18, 0x029A
     ac8:	30 91 9b 02 	lds	r19, 0x029B
     acc:	2f 50       	subi	r18, 0x0F	; 15
     ace:	32 40       	sbci	r19, 0x02	; 2
	#endif
}
     ad0:	82 2f       	mov	r24, r18
     ad2:	93 2f       	mov	r25, r19
     ad4:	08 95       	ret

00000ad6 <wiinunchuck_getangleY>:
 */
int wiinunchuck_getangleY() {
	#if WIINUNCHUCK_GETNONCALIBRATED == 1
	return wiinunchuck_angleY;
	#else
	return wiinunchuck_angleY - WIINUNCHUCK_ZEROANGLEY;
     ad6:	20 91 98 02 	lds	r18, 0x0298
     ada:	30 91 99 02 	lds	r19, 0x0299
     ade:	23 51       	subi	r18, 0x13	; 19
     ae0:	32 40       	sbci	r19, 0x02	; 2
	#endif
}
     ae2:	82 2f       	mov	r24, r18
     ae4:	93 2f       	mov	r25, r19
     ae6:	08 95       	ret

00000ae8 <wiinunchuck_getangleZ>:

/*
 * get angle Z
 */
int wiinunchuck_getangleZ() {
	return wiinunchuck_angleZ - WIINUNCHUCK_ZEROANGLEZ;
     ae8:	20 91 96 02 	lds	r18, 0x0296
     aec:	30 91 97 02 	lds	r19, 0x0297
     af0:	22 51       	subi	r18, 0x12	; 18
     af2:	32 40       	sbci	r19, 0x02	; 2
}
     af4:	82 2f       	mov	r24, r18
     af6:	93 2f       	mov	r25, r19
     af8:	08 95       	ret

00000afa <wiinunchuck_avaragefilter>:

#if WIINUNCHUCK_ANGLEFILTER == 1
/*
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
     afa:	0f 93       	push	r16
     afc:	1f 93       	push	r17
     afe:	db 01       	movw	r26, r22
     b00:	fb 01       	movw	r30, r22
     b02:	45 e1       	ldi	r20, 0x15	; 21
	uint8_t i=0;
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	33 81       	ldd	r19, Z+3	; 0x03
     b08:	21 93       	st	Z+, r18
     b0a:	31 93       	st	Z+, r19
     b0c:	41 50       	subi	r20, 0x01	; 1
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
	uint8_t i=0;
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
     b0e:	d1 f7       	brne	.-12     	; 0xb04 <wiinunchuck_avaragefilter+0xa>
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
     b10:	fb 01       	movw	r30, r22
     b12:	91 a7       	std	Z+41, r25	; 0x29
     b14:	80 a7       	std	Z+40, r24	; 0x28
/*
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
	uint8_t i=0;
	long sum=0;
     b16:	60 e0       	ldi	r22, 0x00	; 0
     b18:	70 e0       	ldi	r23, 0x00	; 0
     b1a:	cb 01       	movw	r24, r22
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		sum += wiinunchuck_avarageangle[i];
     b1c:	0d 91       	ld	r16, X+
     b1e:	1d 91       	ld	r17, X+
     b20:	22 27       	eor	r18, r18
     b22:	17 fd       	sbrc	r17, 7
     b24:	20 95       	com	r18
     b26:	32 2f       	mov	r19, r18
     b28:	60 0f       	add	r22, r16
     b2a:	71 1f       	adc	r23, r17
     b2c:	82 1f       	adc	r24, r18
     b2e:	93 1f       	adc	r25, r19
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
     b30:	4f 5f       	subi	r20, 0xFF	; 255
     b32:	45 31       	cpi	r20, 0x15	; 21
     b34:	99 f7       	brne	.-26     	; 0xb1c <wiinunchuck_avaragefilter+0x22>
		sum += wiinunchuck_avarageangle[i];
	}
	return (sum/WIINUNCHUCK_ANGLEAVARAGECOEF);
     b36:	25 e1       	ldi	r18, 0x15	; 21
     b38:	30 e0       	ldi	r19, 0x00	; 0
     b3a:	40 e0       	ldi	r20, 0x00	; 0
     b3c:	50 e0       	ldi	r21, 0x00	; 0
     b3e:	e7 d0       	rcall	.+462    	; 0xd0e <__divmodsi4>
}
     b40:	82 2f       	mov	r24, r18
     b42:	93 2f       	mov	r25, r19
     b44:	1f 91       	pop	r17
     b46:	0f 91       	pop	r16
     b48:	08 95       	ret

00000b4a <wiinunchuck_update>:
#endif

/*
 * get new data
 */
void wiinunchuck_update() {
     b4a:	af 92       	push	r10
     b4c:	bf 92       	push	r11
     b4e:	cf 92       	push	r12
     b50:	df 92       	push	r13
     b52:	ef 92       	push	r14
     b54:	ff 92       	push	r15
     b56:	0f 93       	push	r16
     b58:	1f 93       	push	r17
     b5a:	cf 93       	push	r28
     b5c:	df 93       	push	r29
     b5e:	00 d0       	rcall	.+0      	; 0xb60 <wiinunchuck_update+0x16>
     b60:	00 d0       	rcall	.+0      	; 0xb62 <wiinunchuck_update+0x18>
     b62:	cd b7       	in	r28, 0x3d	; 61
     b64:	de b7       	in	r29, 0x3e	; 62
	uint8_t i=0;
	uint8_t buff[WIINUNCHUCK_READBYTES];
	memset(buff, 0, sizeof(buff));
     b66:	ee 24       	eor	r14, r14
     b68:	e3 94       	inc	r14
     b6a:	f1 2c       	mov	r15, r1
     b6c:	ec 0e       	add	r14, r28
     b6e:	fd 1e       	adc	r15, r29
     b70:	86 e0       	ldi	r24, 0x06	; 6
     b72:	f7 01       	movw	r30, r14
     b74:	11 92       	st	Z+, r1
     b76:	8a 95       	dec	r24
     b78:	e9 f7       	brne	.-6      	; 0xb74 <wiinunchuck_update+0x2a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b7a:	8f e3       	ldi	r24, 0x3F	; 63
     b7c:	96 e0       	ldi	r25, 0x06	; 6
     b7e:	01 97       	sbiw	r24, 0x01	; 1
     b80:	f1 f7       	brne	.-4      	; 0xb7e <wiinunchuck_update+0x34>
     b82:	00 c0       	rjmp	.+0      	; 0xb84 <wiinunchuck_update+0x3a>
     b84:	00 00       	nop

	//request data
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
     b86:	84 ea       	ldi	r24, 0xA4	; 164
     b88:	f7 dc       	rcall	.-1554   	; 0x578 <i2c_start_wait>
	i2c_write(0x00);
     b8a:	80 e0       	ldi	r24, 0x00	; 0
     b8c:	26 dd       	rcall	.-1460   	; 0x5da <i2c_write>
	i2c_stop();
     b8e:	1c dd       	rcall	.-1480   	; 0x5c8 <i2c_stop>
     b90:	ef e3       	ldi	r30, 0x3F	; 63
     b92:	f6 e0       	ldi	r31, 0x06	; 6
     b94:	31 97       	sbiw	r30, 0x01	; 1
     b96:	f1 f7       	brne	.-4      	; 0xb94 <wiinunchuck_update+0x4a>
     b98:	00 c0       	rjmp	.+0      	; 0xb9a <wiinunchuck_update+0x50>
     b9a:	00 00       	nop
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
     b9c:	85 ea       	ldi	r24, 0xA5	; 165
     b9e:	ec dc       	rcall	.-1576   	; 0x578 <i2c_start_wait>
     ba0:	87 01       	movw	r16, r14
#endif

/*
 * get new data
 */
void wiinunchuck_update() {
     ba2:	6e 01       	movw	r12, r28
     ba4:	f7 e0       	ldi	r31, 0x07	; 7
     ba6:	cf 0e       	add	r12, r31
     ba8:	d1 1c       	adc	r13, r1
     baa:	5e 01       	movw	r10, r28
     bac:	36 e0       	ldi	r19, 0x06	; 6
     bae:	a3 0e       	add	r10, r19
     bb0:	b1 1c       	adc	r11, r1
     bb2:	06 c0       	rjmp	.+12     	; 0xbc0 <wiinunchuck_update+0x76>
	i2c_write(0x00);
	i2c_stop();
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
		if(i==WIINUNCHUCK_READBYTES-1)
     bb4:	ea 14       	cp	r14, r10
     bb6:	fb 04       	cpc	r15, r11
     bb8:	19 f4       	brne	.+6      	; 0xbc0 <wiinunchuck_update+0x76>
			buff[i] = i2c_readNak();
     bba:	2c dd       	rcall	.-1448   	; 0x614 <i2c_readNak>
     bbc:	8e 83       	std	Y+6, r24	; 0x06
     bbe:	07 c0       	rjmp	.+14     	; 0xbce <wiinunchuck_update+0x84>
		else
			buff[i] = i2c_readAck();
     bc0:	1e dd       	rcall	.-1476   	; 0x5fe <i2c_readAck>
     bc2:	f7 01       	movw	r30, r14
     bc4:	81 93       	st	Z+, r24
     bc6:	7f 01       	movw	r14, r30
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
	i2c_write(0x00);
	i2c_stop();
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
     bc8:	ec 15       	cp	r30, r12
     bca:	fd 05       	cpc	r31, r13
     bcc:	99 f7       	brne	.-26     	; 0xbb4 <wiinunchuck_update+0x6a>
		if(i==WIINUNCHUCK_READBYTES-1)
			buff[i] = i2c_readNak();
		else
			buff[i] = i2c_readAck();
	}
	i2c_stop();
     bce:	fc dc       	rcall	.-1544   	; 0x5c8 <i2c_stop>
     bd0:	8f e3       	ldi	r24, 0x3F	; 63
     bd2:	96 e0       	ldi	r25, 0x06	; 6
     bd4:	01 97       	sbiw	r24, 0x01	; 1
     bd6:	f1 f7       	brne	.-4      	; 0xbd4 <wiinunchuck_update+0x8a>
     bd8:	00 c0       	rjmp	.+0      	; 0xbda <wiinunchuck_update+0x90>
     bda:	00 00       	nop
	_delay_us(400);

	//decodebyte
	#if WIINUNCHUCK_DECODEBYTE == 1
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
		buff[i] = wiinunchuck_decode(buff[i]);
     bdc:	97 e1       	ldi	r25, 0x17	; 23
     bde:	f8 01       	movw	r30, r16
     be0:	80 81       	ld	r24, Z
     be2:	89 27       	eor	r24, r25
     be4:	89 5e       	subi	r24, 0xE9	; 233
     be6:	81 93       	st	Z+, r24
     be8:	8f 01       	movw	r16, r30
	i2c_stop();
	_delay_us(400);

	//decodebyte
	#if WIINUNCHUCK_DECODEBYTE == 1
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
     bea:	ec 15       	cp	r30, r12
     bec:	fd 05       	cpc	r31, r13
     bee:	b9 f7       	brne	.-18     	; 0xbde <wiinunchuck_update+0x94>
	wiinunchuck_lastbuttonZ = wiinunchuck_buttonZ;
	wiinunchuck_lastbuttonC = wiinunchuck_buttonC;
	#endif

	//get joypad
	wiinunchuck_joyX = buff[0];
     bf0:	89 81       	ldd	r24, Y+1	; 0x01
     bf2:	80 93 9f 02 	sts	0x029F, r24
	wiinunchuck_joyY = buff[1];
     bf6:	8a 81       	ldd	r24, Y+2	; 0x02
     bf8:	80 93 9e 02 	sts	0x029E, r24

	//get button
	wiinunchuck_buttonZ = !(buff[5] & 0b00000001);
     bfc:	8e 81       	ldd	r24, Y+6	; 0x06
     bfe:	98 2f       	mov	r25, r24
     c00:	90 95       	com	r25
     c02:	91 70       	andi	r25, 0x01	; 1
     c04:	90 93 9d 02 	sts	0x029D, r25
	wiinunchuck_buttonC = !((buff[5] & 0b00000010) >> 1);
     c08:	91 e0       	ldi	r25, 0x01	; 1
     c0a:	81 fd       	sbrc	r24, 1
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	90 93 9c 02 	sts	0x029C, r25

	//get angle
	wiinunchuck_angleX = (buff[2] << 2) + ((buff[5] & (0b00000011 << (1*2)) >> (1*2)));
     c12:	83 70       	andi	r24, 0x03	; 3
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	2b 81       	ldd	r18, Y+3	; 0x03
     c18:	ac 01       	movw	r20, r24
     c1a:	64 e0       	ldi	r22, 0x04	; 4
     c1c:	26 9f       	mul	r18, r22
     c1e:	40 0d       	add	r20, r0
     c20:	51 1d       	adc	r21, r1
     c22:	11 24       	eor	r1, r1
     c24:	50 93 9b 02 	sts	0x029B, r21
     c28:	40 93 9a 02 	sts	0x029A, r20
	wiinunchuck_angleY = (buff[3] << 2) + ((buff[5] & (0b00000011 << (2*2)) >> (2*2)));
     c2c:	2c 81       	ldd	r18, Y+4	; 0x04
     c2e:	fc 01       	movw	r30, r24
     c30:	44 e0       	ldi	r20, 0x04	; 4
     c32:	24 9f       	mul	r18, r20
     c34:	e0 0d       	add	r30, r0
     c36:	f1 1d       	adc	r31, r1
     c38:	11 24       	eor	r1, r1
     c3a:	f0 93 99 02 	sts	0x0299, r31
     c3e:	e0 93 98 02 	sts	0x0298, r30
	wiinunchuck_angleZ = (buff[4] << 2) + ((buff[5] & (0b00000011 << (3*2)) >> (3*2)));
     c42:	2d 81       	ldd	r18, Y+5	; 0x05
     c44:	54 e0       	ldi	r21, 0x04	; 4
     c46:	25 9f       	mul	r18, r21
     c48:	80 0d       	add	r24, r0
     c4a:	91 1d       	adc	r25, r1
     c4c:	11 24       	eor	r1, r1
     c4e:	90 93 97 02 	sts	0x0297, r25
     c52:	80 93 96 02 	sts	0x0296, r24

	//filter angle
	#if WIINUNCHUCK_ANGLEFILTER == 1
	wiinunchuck_angleX = wiinunchuck_avaragefilter(wiinunchuck_angleX, (int *)wiinunchuck_avarageangleX);
     c56:	80 91 9a 02 	lds	r24, 0x029A
     c5a:	90 91 9b 02 	lds	r25, 0x029B
     c5e:	69 ed       	ldi	r22, 0xD9	; 217
     c60:	72 e0       	ldi	r23, 0x02	; 2
     c62:	4b df       	rcall	.-362    	; 0xafa <wiinunchuck_avaragefilter>
     c64:	90 93 9b 02 	sts	0x029B, r25
     c68:	80 93 9a 02 	sts	0x029A, r24
	wiinunchuck_angleY = wiinunchuck_avaragefilter(wiinunchuck_angleY, (int *)wiinunchuck_avarageangleY);
     c6c:	80 91 98 02 	lds	r24, 0x0298
     c70:	90 91 99 02 	lds	r25, 0x0299
     c74:	6f ea       	ldi	r22, 0xAF	; 175
     c76:	72 e0       	ldi	r23, 0x02	; 2
     c78:	40 df       	rcall	.-384    	; 0xafa <wiinunchuck_avaragefilter>
     c7a:	90 93 99 02 	sts	0x0299, r25
     c7e:	80 93 98 02 	sts	0x0298, r24
	wiinunchuck_angleZ = wiinunchuck_avaragefilter(wiinunchuck_angleZ, (int *)wiinunchuck_avarageangleZ);
     c82:	80 91 96 02 	lds	r24, 0x0296
     c86:	90 91 97 02 	lds	r25, 0x0297
     c8a:	63 e0       	ldi	r22, 0x03	; 3
     c8c:	73 e0       	ldi	r23, 0x03	; 3
     c8e:	35 df       	rcall	.-406    	; 0xafa <wiinunchuck_avaragefilter>
     c90:	90 93 97 02 	sts	0x0297, r25
     c94:	80 93 96 02 	sts	0x0296, r24
	#endif
}
     c98:	26 96       	adiw	r28, 0x06	; 6
     c9a:	0f b6       	in	r0, 0x3f	; 63
     c9c:	f8 94       	cli
     c9e:	de bf       	out	0x3e, r29	; 62
     ca0:	0f be       	out	0x3f, r0	; 63
     ca2:	cd bf       	out	0x3d, r28	; 61
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	1f 91       	pop	r17
     caa:	0f 91       	pop	r16
     cac:	ff 90       	pop	r15
     cae:	ef 90       	pop	r14
     cb0:	df 90       	pop	r13
     cb2:	cf 90       	pop	r12
     cb4:	bf 90       	pop	r11
     cb6:	af 90       	pop	r10
     cb8:	08 95       	ret

00000cba <wiinunchuck_init>:
 * init wiinunchuck
 */
void wiinunchuck_init() {
	#if WIINUNCHUCK_I2CINIT == 1
	//init i2c
	i2c_init();
     cba:	58 dc       	rcall	.-1872   	; 0x56c <i2c_init>
     cbc:	8f e8       	ldi	r24, 0x8F	; 143
     cbe:	91 e0       	ldi	r25, 0x01	; 1
     cc0:	01 97       	sbiw	r24, 0x01	; 1
     cc2:	f1 f7       	brne	.-4      	; 0xcc0 <wiinunchuck_init+0x6>
     cc4:	00 c0       	rjmp	.+0      	; 0xcc6 <wiinunchuck_init+0xc>
     cc6:	00 00       	nop
	#endif

	//standard init: 0x40 -> 0x00
	//alternative init: 0xF0 -> 0x55 followed by 0xFB -> 0x00, lets us use 3rd party nunchucks
	//no longer need to decode bytes in _nunchuk_decode_byte
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
     cc8:	84 ea       	ldi	r24, 0xA4	; 164
     cca:	56 dc       	rcall	.-1876   	; 0x578 <i2c_start_wait>
	i2c_write(0x40);	//0xF0
     ccc:	80 e4       	ldi	r24, 0x40	; 64
     cce:	85 dc       	rcall	.-1782   	; 0x5da <i2c_write>
	i2c_write(0x00);	//0x55
     cd0:	80 e0       	ldi	r24, 0x00	; 0
     cd2:	83 dc       	rcall	.-1786   	; 0x5da <i2c_write>
	i2c_stop();
     cd4:	79 dc       	rcall	.-1806   	; 0x5c8 <i2c_stop>
	printf("after stop");
     cd6:	83 e8       	ldi	r24, 0x83	; 131
     cd8:	92 e0       	ldi	r25, 0x02	; 2
     cda:	9f 93       	push	r25
     cdc:	8f 93       	push	r24
     cde:	68 d0       	rcall	.+208    	; 0xdb0 <printf>
	i2c_write(0x00);	//0x00
	i2c_stop();
	//update
	printf("before update");
	*/
	wiinunchuck_update();
     ce0:	34 df       	rcall	.-408    	; 0xb4a <wiinunchuck_update>
     ce2:	0f 90       	pop	r0
     ce4:	0f 90       	pop	r0
     ce6:	08 95       	ret

00000ce8 <__divmodhi4>:
     ce8:	97 fb       	bst	r25, 7
     cea:	07 2e       	mov	r0, r23
     cec:	16 f4       	brtc	.+4      	; 0xcf2 <__divmodhi4+0xa>
     cee:	00 94       	com	r0
     cf0:	06 d0       	rcall	.+12     	; 0xcfe <__divmodhi4_neg1>
     cf2:	77 fd       	sbrc	r23, 7
     cf4:	08 d0       	rcall	.+16     	; 0xd06 <__divmodhi4_neg2>
     cf6:	26 d0       	rcall	.+76     	; 0xd44 <__udivmodhi4>
     cf8:	07 fc       	sbrc	r0, 7
     cfa:	05 d0       	rcall	.+10     	; 0xd06 <__divmodhi4_neg2>
     cfc:	3e f4       	brtc	.+14     	; 0xd0c <__divmodhi4_exit>

00000cfe <__divmodhi4_neg1>:
     cfe:	90 95       	com	r25
     d00:	81 95       	neg	r24
     d02:	9f 4f       	sbci	r25, 0xFF	; 255
     d04:	08 95       	ret

00000d06 <__divmodhi4_neg2>:
     d06:	70 95       	com	r23
     d08:	61 95       	neg	r22
     d0a:	7f 4f       	sbci	r23, 0xFF	; 255

00000d0c <__divmodhi4_exit>:
     d0c:	08 95       	ret

00000d0e <__divmodsi4>:
     d0e:	05 2e       	mov	r0, r21
     d10:	97 fb       	bst	r25, 7
     d12:	16 f4       	brtc	.+4      	; 0xd18 <__divmodsi4+0xa>
     d14:	00 94       	com	r0
     d16:	06 d0       	rcall	.+12     	; 0xd24 <__divmodsi4_neg1>
     d18:	57 fd       	sbrc	r21, 7
     d1a:	0c d0       	rcall	.+24     	; 0xd34 <__divmodsi4_neg2>
     d1c:	27 d0       	rcall	.+78     	; 0xd6c <__udivmodsi4>
     d1e:	07 fc       	sbrc	r0, 7
     d20:	09 d0       	rcall	.+18     	; 0xd34 <__divmodsi4_neg2>
     d22:	7e f4       	brtc	.+30     	; 0xd42 <__divmodsi4_exit>

00000d24 <__divmodsi4_neg1>:
     d24:	90 95       	com	r25
     d26:	80 95       	com	r24
     d28:	70 95       	com	r23
     d2a:	61 95       	neg	r22
     d2c:	7f 4f       	sbci	r23, 0xFF	; 255
     d2e:	8f 4f       	sbci	r24, 0xFF	; 255
     d30:	9f 4f       	sbci	r25, 0xFF	; 255
     d32:	08 95       	ret

00000d34 <__divmodsi4_neg2>:
     d34:	50 95       	com	r21
     d36:	40 95       	com	r20
     d38:	30 95       	com	r19
     d3a:	21 95       	neg	r18
     d3c:	3f 4f       	sbci	r19, 0xFF	; 255
     d3e:	4f 4f       	sbci	r20, 0xFF	; 255
     d40:	5f 4f       	sbci	r21, 0xFF	; 255

00000d42 <__divmodsi4_exit>:
     d42:	08 95       	ret

00000d44 <__udivmodhi4>:
     d44:	aa 1b       	sub	r26, r26
     d46:	bb 1b       	sub	r27, r27
     d48:	51 e1       	ldi	r21, 0x11	; 17
     d4a:	07 c0       	rjmp	.+14     	; 0xd5a <__udivmodhi4_ep>

00000d4c <__udivmodhi4_loop>:
     d4c:	aa 1f       	adc	r26, r26
     d4e:	bb 1f       	adc	r27, r27
     d50:	a6 17       	cp	r26, r22
     d52:	b7 07       	cpc	r27, r23
     d54:	10 f0       	brcs	.+4      	; 0xd5a <__udivmodhi4_ep>
     d56:	a6 1b       	sub	r26, r22
     d58:	b7 0b       	sbc	r27, r23

00000d5a <__udivmodhi4_ep>:
     d5a:	88 1f       	adc	r24, r24
     d5c:	99 1f       	adc	r25, r25
     d5e:	5a 95       	dec	r21
     d60:	a9 f7       	brne	.-22     	; 0xd4c <__udivmodhi4_loop>
     d62:	80 95       	com	r24
     d64:	90 95       	com	r25
     d66:	bc 01       	movw	r22, r24
     d68:	cd 01       	movw	r24, r26
     d6a:	08 95       	ret

00000d6c <__udivmodsi4>:
     d6c:	a1 e2       	ldi	r26, 0x21	; 33
     d6e:	1a 2e       	mov	r1, r26
     d70:	aa 1b       	sub	r26, r26
     d72:	bb 1b       	sub	r27, r27
     d74:	fd 01       	movw	r30, r26
     d76:	0d c0       	rjmp	.+26     	; 0xd92 <__udivmodsi4_ep>

00000d78 <__udivmodsi4_loop>:
     d78:	aa 1f       	adc	r26, r26
     d7a:	bb 1f       	adc	r27, r27
     d7c:	ee 1f       	adc	r30, r30
     d7e:	ff 1f       	adc	r31, r31
     d80:	a2 17       	cp	r26, r18
     d82:	b3 07       	cpc	r27, r19
     d84:	e4 07       	cpc	r30, r20
     d86:	f5 07       	cpc	r31, r21
     d88:	20 f0       	brcs	.+8      	; 0xd92 <__udivmodsi4_ep>
     d8a:	a2 1b       	sub	r26, r18
     d8c:	b3 0b       	sbc	r27, r19
     d8e:	e4 0b       	sbc	r30, r20
     d90:	f5 0b       	sbc	r31, r21

00000d92 <__udivmodsi4_ep>:
     d92:	66 1f       	adc	r22, r22
     d94:	77 1f       	adc	r23, r23
     d96:	88 1f       	adc	r24, r24
     d98:	99 1f       	adc	r25, r25
     d9a:	1a 94       	dec	r1
     d9c:	69 f7       	brne	.-38     	; 0xd78 <__udivmodsi4_loop>
     d9e:	60 95       	com	r22
     da0:	70 95       	com	r23
     da2:	80 95       	com	r24
     da4:	90 95       	com	r25
     da6:	9b 01       	movw	r18, r22
     da8:	ac 01       	movw	r20, r24
     daa:	bd 01       	movw	r22, r26
     dac:	cf 01       	movw	r24, r30
     dae:	08 95       	ret

00000db0 <printf>:
     db0:	cf 93       	push	r28
     db2:	df 93       	push	r29
     db4:	cd b7       	in	r28, 0x3d	; 61
     db6:	de b7       	in	r29, 0x3e	; 62
     db8:	fe 01       	movw	r30, r28
     dba:	36 96       	adiw	r30, 0x06	; 6
     dbc:	61 91       	ld	r22, Z+
     dbe:	71 91       	ld	r23, Z+
     dc0:	af 01       	movw	r20, r30
     dc2:	80 91 2f 03 	lds	r24, 0x032F
     dc6:	90 91 30 03 	lds	r25, 0x0330
     dca:	32 d0       	rcall	.+100    	; 0xe30 <vfprintf>
     dcc:	df 91       	pop	r29
     dce:	cf 91       	pop	r28
     dd0:	08 95       	ret

00000dd2 <puts>:
     dd2:	0f 93       	push	r16
     dd4:	1f 93       	push	r17
     dd6:	cf 93       	push	r28
     dd8:	df 93       	push	r29
     dda:	8c 01       	movw	r16, r24
     ddc:	e0 91 2f 03 	lds	r30, 0x032F
     de0:	f0 91 30 03 	lds	r31, 0x0330
     de4:	83 81       	ldd	r24, Z+3	; 0x03
     de6:	81 ff       	sbrs	r24, 1
     de8:	1b c0       	rjmp	.+54     	; 0xe20 <puts+0x4e>
     dea:	c0 e0       	ldi	r28, 0x00	; 0
     dec:	d0 e0       	ldi	r29, 0x00	; 0
     dee:	05 c0       	rjmp	.+10     	; 0xdfa <puts+0x28>
     df0:	19 95       	eicall
     df2:	89 2b       	or	r24, r25
     df4:	11 f0       	breq	.+4      	; 0xdfa <puts+0x28>
     df6:	cf ef       	ldi	r28, 0xFF	; 255
     df8:	df ef       	ldi	r29, 0xFF	; 255
     dfa:	f8 01       	movw	r30, r16
     dfc:	81 91       	ld	r24, Z+
     dfe:	8f 01       	movw	r16, r30
     e00:	60 91 2f 03 	lds	r22, 0x032F
     e04:	70 91 30 03 	lds	r23, 0x0330
     e08:	db 01       	movw	r26, r22
     e0a:	18 96       	adiw	r26, 0x08	; 8
     e0c:	ed 91       	ld	r30, X+
     e0e:	fc 91       	ld	r31, X
     e10:	19 97       	sbiw	r26, 0x09	; 9
     e12:	81 11       	cpse	r24, r1
     e14:	ed cf       	rjmp	.-38     	; 0xdf0 <puts+0x1e>
     e16:	8a e0       	ldi	r24, 0x0A	; 10
     e18:	19 95       	eicall
     e1a:	89 2b       	or	r24, r25
     e1c:	09 f4       	brne	.+2      	; 0xe20 <puts+0x4e>
     e1e:	02 c0       	rjmp	.+4      	; 0xe24 <puts+0x52>
     e20:	cf ef       	ldi	r28, 0xFF	; 255
     e22:	df ef       	ldi	r29, 0xFF	; 255
     e24:	ce 01       	movw	r24, r28
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	1f 91       	pop	r17
     e2c:	0f 91       	pop	r16
     e2e:	08 95       	ret

00000e30 <vfprintf>:
     e30:	2f 92       	push	r2
     e32:	3f 92       	push	r3
     e34:	4f 92       	push	r4
     e36:	5f 92       	push	r5
     e38:	6f 92       	push	r6
     e3a:	7f 92       	push	r7
     e3c:	8f 92       	push	r8
     e3e:	9f 92       	push	r9
     e40:	af 92       	push	r10
     e42:	bf 92       	push	r11
     e44:	cf 92       	push	r12
     e46:	df 92       	push	r13
     e48:	ef 92       	push	r14
     e4a:	ff 92       	push	r15
     e4c:	0f 93       	push	r16
     e4e:	1f 93       	push	r17
     e50:	cf 93       	push	r28
     e52:	df 93       	push	r29
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
     e58:	2c 97       	sbiw	r28, 0x0c	; 12
     e5a:	0f b6       	in	r0, 0x3f	; 63
     e5c:	f8 94       	cli
     e5e:	de bf       	out	0x3e, r29	; 62
     e60:	0f be       	out	0x3f, r0	; 63
     e62:	cd bf       	out	0x3d, r28	; 61
     e64:	7c 01       	movw	r14, r24
     e66:	6b 01       	movw	r12, r22
     e68:	8a 01       	movw	r16, r20
     e6a:	fc 01       	movw	r30, r24
     e6c:	17 82       	std	Z+7, r1	; 0x07
     e6e:	16 82       	std	Z+6, r1	; 0x06
     e70:	83 81       	ldd	r24, Z+3	; 0x03
     e72:	81 ff       	sbrs	r24, 1
     e74:	b9 c1       	rjmp	.+882    	; 0x11e8 <vfprintf+0x3b8>
     e76:	88 24       	eor	r8, r8
     e78:	83 94       	inc	r8
     e7a:	91 2c       	mov	r9, r1
     e7c:	8c 0e       	add	r8, r28
     e7e:	9d 1e       	adc	r9, r29
     e80:	f7 01       	movw	r30, r14
     e82:	93 81       	ldd	r25, Z+3	; 0x03
     e84:	f6 01       	movw	r30, r12
     e86:	93 fd       	sbrc	r25, 3
     e88:	85 91       	lpm	r24, Z+
     e8a:	93 ff       	sbrs	r25, 3
     e8c:	81 91       	ld	r24, Z+
     e8e:	6f 01       	movw	r12, r30
     e90:	88 23       	and	r24, r24
     e92:	09 f4       	brne	.+2      	; 0xe96 <vfprintf+0x66>
     e94:	a5 c1       	rjmp	.+842    	; 0x11e0 <vfprintf+0x3b0>
     e96:	85 32       	cpi	r24, 0x25	; 37
     e98:	39 f4       	brne	.+14     	; 0xea8 <vfprintf+0x78>
     e9a:	93 fd       	sbrc	r25, 3
     e9c:	85 91       	lpm	r24, Z+
     e9e:	93 ff       	sbrs	r25, 3
     ea0:	81 91       	ld	r24, Z+
     ea2:	6f 01       	movw	r12, r30
     ea4:	85 32       	cpi	r24, 0x25	; 37
     ea6:	21 f4       	brne	.+8      	; 0xeb0 <vfprintf+0x80>
     ea8:	b7 01       	movw	r22, r14
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	cf d1       	rcall	.+926    	; 0x124c <fputc>
     eae:	e8 cf       	rjmp	.-48     	; 0xe80 <vfprintf+0x50>
     eb0:	51 2c       	mov	r5, r1
     eb2:	31 2c       	mov	r3, r1
     eb4:	20 e0       	ldi	r18, 0x00	; 0
     eb6:	20 32       	cpi	r18, 0x20	; 32
     eb8:	a8 f4       	brcc	.+42     	; 0xee4 <vfprintf+0xb4>
     eba:	8b 32       	cpi	r24, 0x2B	; 43
     ebc:	61 f0       	breq	.+24     	; 0xed6 <vfprintf+0xa6>
     ebe:	28 f4       	brcc	.+10     	; 0xeca <vfprintf+0x9a>
     ec0:	80 32       	cpi	r24, 0x20	; 32
     ec2:	51 f0       	breq	.+20     	; 0xed8 <vfprintf+0xa8>
     ec4:	83 32       	cpi	r24, 0x23	; 35
     ec6:	71 f4       	brne	.+28     	; 0xee4 <vfprintf+0xb4>
     ec8:	0b c0       	rjmp	.+22     	; 0xee0 <vfprintf+0xb0>
     eca:	8d 32       	cpi	r24, 0x2D	; 45
     ecc:	39 f0       	breq	.+14     	; 0xedc <vfprintf+0xac>
     ece:	80 33       	cpi	r24, 0x30	; 48
     ed0:	49 f4       	brne	.+18     	; 0xee4 <vfprintf+0xb4>
     ed2:	21 60       	ori	r18, 0x01	; 1
     ed4:	28 c0       	rjmp	.+80     	; 0xf26 <vfprintf+0xf6>
     ed6:	22 60       	ori	r18, 0x02	; 2
     ed8:	24 60       	ori	r18, 0x04	; 4
     eda:	25 c0       	rjmp	.+74     	; 0xf26 <vfprintf+0xf6>
     edc:	28 60       	ori	r18, 0x08	; 8
     ede:	23 c0       	rjmp	.+70     	; 0xf26 <vfprintf+0xf6>
     ee0:	20 61       	ori	r18, 0x10	; 16
     ee2:	21 c0       	rjmp	.+66     	; 0xf26 <vfprintf+0xf6>
     ee4:	27 fd       	sbrc	r18, 7
     ee6:	27 c0       	rjmp	.+78     	; 0xf36 <vfprintf+0x106>
     ee8:	38 2f       	mov	r19, r24
     eea:	30 53       	subi	r19, 0x30	; 48
     eec:	3a 30       	cpi	r19, 0x0A	; 10
     eee:	78 f4       	brcc	.+30     	; 0xf0e <vfprintf+0xde>
     ef0:	26 ff       	sbrs	r18, 6
     ef2:	06 c0       	rjmp	.+12     	; 0xf00 <vfprintf+0xd0>
     ef4:	fa e0       	ldi	r31, 0x0A	; 10
     ef6:	5f 9e       	mul	r5, r31
     ef8:	30 0d       	add	r19, r0
     efa:	11 24       	eor	r1, r1
     efc:	53 2e       	mov	r5, r19
     efe:	13 c0       	rjmp	.+38     	; 0xf26 <vfprintf+0xf6>
     f00:	8a e0       	ldi	r24, 0x0A	; 10
     f02:	38 9e       	mul	r3, r24
     f04:	30 0d       	add	r19, r0
     f06:	11 24       	eor	r1, r1
     f08:	33 2e       	mov	r3, r19
     f0a:	20 62       	ori	r18, 0x20	; 32
     f0c:	0c c0       	rjmp	.+24     	; 0xf26 <vfprintf+0xf6>
     f0e:	8e 32       	cpi	r24, 0x2E	; 46
     f10:	21 f4       	brne	.+8      	; 0xf1a <vfprintf+0xea>
     f12:	26 fd       	sbrc	r18, 6
     f14:	65 c1       	rjmp	.+714    	; 0x11e0 <vfprintf+0x3b0>
     f16:	20 64       	ori	r18, 0x40	; 64
     f18:	06 c0       	rjmp	.+12     	; 0xf26 <vfprintf+0xf6>
     f1a:	8c 36       	cpi	r24, 0x6C	; 108
     f1c:	11 f4       	brne	.+4      	; 0xf22 <vfprintf+0xf2>
     f1e:	20 68       	ori	r18, 0x80	; 128
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <vfprintf+0xf6>
     f22:	88 36       	cpi	r24, 0x68	; 104
     f24:	41 f4       	brne	.+16     	; 0xf36 <vfprintf+0x106>
     f26:	f6 01       	movw	r30, r12
     f28:	93 fd       	sbrc	r25, 3
     f2a:	85 91       	lpm	r24, Z+
     f2c:	93 ff       	sbrs	r25, 3
     f2e:	81 91       	ld	r24, Z+
     f30:	6f 01       	movw	r12, r30
     f32:	81 11       	cpse	r24, r1
     f34:	c0 cf       	rjmp	.-128    	; 0xeb6 <vfprintf+0x86>
     f36:	98 2f       	mov	r25, r24
     f38:	95 54       	subi	r25, 0x45	; 69
     f3a:	93 30       	cpi	r25, 0x03	; 3
     f3c:	18 f0       	brcs	.+6      	; 0xf44 <vfprintf+0x114>
     f3e:	90 52       	subi	r25, 0x20	; 32
     f40:	93 30       	cpi	r25, 0x03	; 3
     f42:	28 f4       	brcc	.+10     	; 0xf4e <vfprintf+0x11e>
     f44:	0c 5f       	subi	r16, 0xFC	; 252
     f46:	1f 4f       	sbci	r17, 0xFF	; 255
     f48:	ff e3       	ldi	r31, 0x3F	; 63
     f4a:	f9 83       	std	Y+1, r31	; 0x01
     f4c:	0d c0       	rjmp	.+26     	; 0xf68 <vfprintf+0x138>
     f4e:	83 36       	cpi	r24, 0x63	; 99
     f50:	31 f0       	breq	.+12     	; 0xf5e <vfprintf+0x12e>
     f52:	83 37       	cpi	r24, 0x73	; 115
     f54:	71 f0       	breq	.+28     	; 0xf72 <vfprintf+0x142>
     f56:	83 35       	cpi	r24, 0x53	; 83
     f58:	09 f0       	breq	.+2      	; 0xf5c <vfprintf+0x12c>
     f5a:	5a c0       	rjmp	.+180    	; 0x1010 <vfprintf+0x1e0>
     f5c:	22 c0       	rjmp	.+68     	; 0xfa2 <vfprintf+0x172>
     f5e:	f8 01       	movw	r30, r16
     f60:	80 81       	ld	r24, Z
     f62:	89 83       	std	Y+1, r24	; 0x01
     f64:	0e 5f       	subi	r16, 0xFE	; 254
     f66:	1f 4f       	sbci	r17, 0xFF	; 255
     f68:	44 24       	eor	r4, r4
     f6a:	43 94       	inc	r4
     f6c:	51 2c       	mov	r5, r1
     f6e:	54 01       	movw	r10, r8
     f70:	14 c0       	rjmp	.+40     	; 0xf9a <vfprintf+0x16a>
     f72:	38 01       	movw	r6, r16
     f74:	f2 e0       	ldi	r31, 0x02	; 2
     f76:	6f 0e       	add	r6, r31
     f78:	71 1c       	adc	r7, r1
     f7a:	f8 01       	movw	r30, r16
     f7c:	a0 80       	ld	r10, Z
     f7e:	b1 80       	ldd	r11, Z+1	; 0x01
     f80:	26 ff       	sbrs	r18, 6
     f82:	03 c0       	rjmp	.+6      	; 0xf8a <vfprintf+0x15a>
     f84:	65 2d       	mov	r22, r5
     f86:	70 e0       	ldi	r23, 0x00	; 0
     f88:	02 c0       	rjmp	.+4      	; 0xf8e <vfprintf+0x15e>
     f8a:	6f ef       	ldi	r22, 0xFF	; 255
     f8c:	7f ef       	ldi	r23, 0xFF	; 255
     f8e:	c5 01       	movw	r24, r10
     f90:	2c 87       	std	Y+12, r18	; 0x0c
     f92:	51 d1       	rcall	.+674    	; 0x1236 <strnlen>
     f94:	2c 01       	movw	r4, r24
     f96:	83 01       	movw	r16, r6
     f98:	2c 85       	ldd	r18, Y+12	; 0x0c
     f9a:	6f e7       	ldi	r22, 0x7F	; 127
     f9c:	26 2e       	mov	r2, r22
     f9e:	22 22       	and	r2, r18
     fa0:	17 c0       	rjmp	.+46     	; 0xfd0 <vfprintf+0x1a0>
     fa2:	38 01       	movw	r6, r16
     fa4:	f2 e0       	ldi	r31, 0x02	; 2
     fa6:	6f 0e       	add	r6, r31
     fa8:	71 1c       	adc	r7, r1
     faa:	f8 01       	movw	r30, r16
     fac:	a0 80       	ld	r10, Z
     fae:	b1 80       	ldd	r11, Z+1	; 0x01
     fb0:	26 ff       	sbrs	r18, 6
     fb2:	03 c0       	rjmp	.+6      	; 0xfba <vfprintf+0x18a>
     fb4:	65 2d       	mov	r22, r5
     fb6:	70 e0       	ldi	r23, 0x00	; 0
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <vfprintf+0x18e>
     fba:	6f ef       	ldi	r22, 0xFF	; 255
     fbc:	7f ef       	ldi	r23, 0xFF	; 255
     fbe:	c5 01       	movw	r24, r10
     fc0:	2c 87       	std	Y+12, r18	; 0x0c
     fc2:	2e d1       	rcall	.+604    	; 0x1220 <strnlen_P>
     fc4:	2c 01       	movw	r4, r24
     fc6:	2c 85       	ldd	r18, Y+12	; 0x0c
     fc8:	50 e8       	ldi	r21, 0x80	; 128
     fca:	25 2e       	mov	r2, r21
     fcc:	22 2a       	or	r2, r18
     fce:	83 01       	movw	r16, r6
     fd0:	23 fc       	sbrc	r2, 3
     fd2:	1a c0       	rjmp	.+52     	; 0x1008 <vfprintf+0x1d8>
     fd4:	05 c0       	rjmp	.+10     	; 0xfe0 <vfprintf+0x1b0>
     fd6:	b7 01       	movw	r22, r14
     fd8:	80 e2       	ldi	r24, 0x20	; 32
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	37 d1       	rcall	.+622    	; 0x124c <fputc>
     fde:	3a 94       	dec	r3
     fe0:	83 2d       	mov	r24, r3
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	48 16       	cp	r4, r24
     fe6:	59 06       	cpc	r5, r25
     fe8:	b0 f3       	brcs	.-20     	; 0xfd6 <vfprintf+0x1a6>
     fea:	0e c0       	rjmp	.+28     	; 0x1008 <vfprintf+0x1d8>
     fec:	f5 01       	movw	r30, r10
     fee:	27 fc       	sbrc	r2, 7
     ff0:	85 91       	lpm	r24, Z+
     ff2:	27 fe       	sbrs	r2, 7
     ff4:	81 91       	ld	r24, Z+
     ff6:	5f 01       	movw	r10, r30
     ff8:	b7 01       	movw	r22, r14
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	27 d1       	rcall	.+590    	; 0x124c <fputc>
     ffe:	31 10       	cpse	r3, r1
    1000:	3a 94       	dec	r3
    1002:	f1 e0       	ldi	r31, 0x01	; 1
    1004:	4f 1a       	sub	r4, r31
    1006:	51 08       	sbc	r5, r1
    1008:	41 14       	cp	r4, r1
    100a:	51 04       	cpc	r5, r1
    100c:	79 f7       	brne	.-34     	; 0xfec <vfprintf+0x1bc>
    100e:	e5 c0       	rjmp	.+458    	; 0x11da <vfprintf+0x3aa>
    1010:	84 36       	cpi	r24, 0x64	; 100
    1012:	11 f0       	breq	.+4      	; 0x1018 <vfprintf+0x1e8>
    1014:	89 36       	cpi	r24, 0x69	; 105
    1016:	39 f5       	brne	.+78     	; 0x1066 <vfprintf+0x236>
    1018:	f8 01       	movw	r30, r16
    101a:	27 ff       	sbrs	r18, 7
    101c:	07 c0       	rjmp	.+14     	; 0x102c <vfprintf+0x1fc>
    101e:	60 81       	ld	r22, Z
    1020:	71 81       	ldd	r23, Z+1	; 0x01
    1022:	82 81       	ldd	r24, Z+2	; 0x02
    1024:	93 81       	ldd	r25, Z+3	; 0x03
    1026:	0c 5f       	subi	r16, 0xFC	; 252
    1028:	1f 4f       	sbci	r17, 0xFF	; 255
    102a:	08 c0       	rjmp	.+16     	; 0x103c <vfprintf+0x20c>
    102c:	60 81       	ld	r22, Z
    102e:	71 81       	ldd	r23, Z+1	; 0x01
    1030:	88 27       	eor	r24, r24
    1032:	77 fd       	sbrc	r23, 7
    1034:	80 95       	com	r24
    1036:	98 2f       	mov	r25, r24
    1038:	0e 5f       	subi	r16, 0xFE	; 254
    103a:	1f 4f       	sbci	r17, 0xFF	; 255
    103c:	4f e6       	ldi	r20, 0x6F	; 111
    103e:	b4 2e       	mov	r11, r20
    1040:	b2 22       	and	r11, r18
    1042:	97 ff       	sbrs	r25, 7
    1044:	09 c0       	rjmp	.+18     	; 0x1058 <vfprintf+0x228>
    1046:	90 95       	com	r25
    1048:	80 95       	com	r24
    104a:	70 95       	com	r23
    104c:	61 95       	neg	r22
    104e:	7f 4f       	sbci	r23, 0xFF	; 255
    1050:	8f 4f       	sbci	r24, 0xFF	; 255
    1052:	9f 4f       	sbci	r25, 0xFF	; 255
    1054:	f0 e8       	ldi	r31, 0x80	; 128
    1056:	bf 2a       	or	r11, r31
    1058:	2a e0       	ldi	r18, 0x0A	; 10
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	a4 01       	movw	r20, r8
    105e:	22 d1       	rcall	.+580    	; 0x12a4 <__ultoa_invert>
    1060:	a8 2e       	mov	r10, r24
    1062:	a8 18       	sub	r10, r8
    1064:	42 c0       	rjmp	.+132    	; 0x10ea <vfprintf+0x2ba>
    1066:	85 37       	cpi	r24, 0x75	; 117
    1068:	31 f4       	brne	.+12     	; 0x1076 <vfprintf+0x246>
    106a:	3f ee       	ldi	r19, 0xEF	; 239
    106c:	b3 2e       	mov	r11, r19
    106e:	b2 22       	and	r11, r18
    1070:	2a e0       	ldi	r18, 0x0A	; 10
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	24 c0       	rjmp	.+72     	; 0x10be <vfprintf+0x28e>
    1076:	99 ef       	ldi	r25, 0xF9	; 249
    1078:	b9 2e       	mov	r11, r25
    107a:	b2 22       	and	r11, r18
    107c:	8f 36       	cpi	r24, 0x6F	; 111
    107e:	b9 f0       	breq	.+46     	; 0x10ae <vfprintf+0x27e>
    1080:	20 f4       	brcc	.+8      	; 0x108a <vfprintf+0x25a>
    1082:	88 35       	cpi	r24, 0x58	; 88
    1084:	09 f0       	breq	.+2      	; 0x1088 <vfprintf+0x258>
    1086:	ac c0       	rjmp	.+344    	; 0x11e0 <vfprintf+0x3b0>
    1088:	0d c0       	rjmp	.+26     	; 0x10a4 <vfprintf+0x274>
    108a:	80 37       	cpi	r24, 0x70	; 112
    108c:	21 f0       	breq	.+8      	; 0x1096 <vfprintf+0x266>
    108e:	88 37       	cpi	r24, 0x78	; 120
    1090:	09 f0       	breq	.+2      	; 0x1094 <vfprintf+0x264>
    1092:	a6 c0       	rjmp	.+332    	; 0x11e0 <vfprintf+0x3b0>
    1094:	02 c0       	rjmp	.+4      	; 0x109a <vfprintf+0x26a>
    1096:	20 e1       	ldi	r18, 0x10	; 16
    1098:	b2 2a       	or	r11, r18
    109a:	b4 fe       	sbrs	r11, 4
    109c:	0b c0       	rjmp	.+22     	; 0x10b4 <vfprintf+0x284>
    109e:	84 e0       	ldi	r24, 0x04	; 4
    10a0:	b8 2a       	or	r11, r24
    10a2:	08 c0       	rjmp	.+16     	; 0x10b4 <vfprintf+0x284>
    10a4:	24 ff       	sbrs	r18, 4
    10a6:	09 c0       	rjmp	.+18     	; 0x10ba <vfprintf+0x28a>
    10a8:	e6 e0       	ldi	r30, 0x06	; 6
    10aa:	be 2a       	or	r11, r30
    10ac:	06 c0       	rjmp	.+12     	; 0x10ba <vfprintf+0x28a>
    10ae:	28 e0       	ldi	r18, 0x08	; 8
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	05 c0       	rjmp	.+10     	; 0x10be <vfprintf+0x28e>
    10b4:	20 e1       	ldi	r18, 0x10	; 16
    10b6:	30 e0       	ldi	r19, 0x00	; 0
    10b8:	02 c0       	rjmp	.+4      	; 0x10be <vfprintf+0x28e>
    10ba:	20 e1       	ldi	r18, 0x10	; 16
    10bc:	32 e0       	ldi	r19, 0x02	; 2
    10be:	f8 01       	movw	r30, r16
    10c0:	b7 fe       	sbrs	r11, 7
    10c2:	07 c0       	rjmp	.+14     	; 0x10d2 <vfprintf+0x2a2>
    10c4:	60 81       	ld	r22, Z
    10c6:	71 81       	ldd	r23, Z+1	; 0x01
    10c8:	82 81       	ldd	r24, Z+2	; 0x02
    10ca:	93 81       	ldd	r25, Z+3	; 0x03
    10cc:	0c 5f       	subi	r16, 0xFC	; 252
    10ce:	1f 4f       	sbci	r17, 0xFF	; 255
    10d0:	06 c0       	rjmp	.+12     	; 0x10de <vfprintf+0x2ae>
    10d2:	60 81       	ld	r22, Z
    10d4:	71 81       	ldd	r23, Z+1	; 0x01
    10d6:	80 e0       	ldi	r24, 0x00	; 0
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	0e 5f       	subi	r16, 0xFE	; 254
    10dc:	1f 4f       	sbci	r17, 0xFF	; 255
    10de:	a4 01       	movw	r20, r8
    10e0:	e1 d0       	rcall	.+450    	; 0x12a4 <__ultoa_invert>
    10e2:	a8 2e       	mov	r10, r24
    10e4:	a8 18       	sub	r10, r8
    10e6:	ff e7       	ldi	r31, 0x7F	; 127
    10e8:	bf 22       	and	r11, r31
    10ea:	b6 fe       	sbrs	r11, 6
    10ec:	0b c0       	rjmp	.+22     	; 0x1104 <vfprintf+0x2d4>
    10ee:	2b 2d       	mov	r18, r11
    10f0:	2e 7f       	andi	r18, 0xFE	; 254
    10f2:	a5 14       	cp	r10, r5
    10f4:	50 f4       	brcc	.+20     	; 0x110a <vfprintf+0x2da>
    10f6:	b4 fe       	sbrs	r11, 4
    10f8:	0a c0       	rjmp	.+20     	; 0x110e <vfprintf+0x2de>
    10fa:	b2 fc       	sbrc	r11, 2
    10fc:	08 c0       	rjmp	.+16     	; 0x110e <vfprintf+0x2de>
    10fe:	2b 2d       	mov	r18, r11
    1100:	2e 7e       	andi	r18, 0xEE	; 238
    1102:	05 c0       	rjmp	.+10     	; 0x110e <vfprintf+0x2de>
    1104:	7a 2c       	mov	r7, r10
    1106:	2b 2d       	mov	r18, r11
    1108:	03 c0       	rjmp	.+6      	; 0x1110 <vfprintf+0x2e0>
    110a:	7a 2c       	mov	r7, r10
    110c:	01 c0       	rjmp	.+2      	; 0x1110 <vfprintf+0x2e0>
    110e:	75 2c       	mov	r7, r5
    1110:	24 ff       	sbrs	r18, 4
    1112:	0d c0       	rjmp	.+26     	; 0x112e <vfprintf+0x2fe>
    1114:	fe 01       	movw	r30, r28
    1116:	ea 0d       	add	r30, r10
    1118:	f1 1d       	adc	r31, r1
    111a:	80 81       	ld	r24, Z
    111c:	80 33       	cpi	r24, 0x30	; 48
    111e:	11 f4       	brne	.+4      	; 0x1124 <vfprintf+0x2f4>
    1120:	29 7e       	andi	r18, 0xE9	; 233
    1122:	09 c0       	rjmp	.+18     	; 0x1136 <vfprintf+0x306>
    1124:	22 ff       	sbrs	r18, 2
    1126:	06 c0       	rjmp	.+12     	; 0x1134 <vfprintf+0x304>
    1128:	73 94       	inc	r7
    112a:	73 94       	inc	r7
    112c:	04 c0       	rjmp	.+8      	; 0x1136 <vfprintf+0x306>
    112e:	82 2f       	mov	r24, r18
    1130:	86 78       	andi	r24, 0x86	; 134
    1132:	09 f0       	breq	.+2      	; 0x1136 <vfprintf+0x306>
    1134:	73 94       	inc	r7
    1136:	23 fd       	sbrc	r18, 3
    1138:	13 c0       	rjmp	.+38     	; 0x1160 <vfprintf+0x330>
    113a:	20 ff       	sbrs	r18, 0
    113c:	0e c0       	rjmp	.+28     	; 0x115a <vfprintf+0x32a>
    113e:	5a 2c       	mov	r5, r10
    1140:	73 14       	cp	r7, r3
    1142:	58 f4       	brcc	.+22     	; 0x115a <vfprintf+0x32a>
    1144:	53 0c       	add	r5, r3
    1146:	57 18       	sub	r5, r7
    1148:	73 2c       	mov	r7, r3
    114a:	07 c0       	rjmp	.+14     	; 0x115a <vfprintf+0x32a>
    114c:	b7 01       	movw	r22, r14
    114e:	80 e2       	ldi	r24, 0x20	; 32
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	2c 87       	std	Y+12, r18	; 0x0c
    1154:	7b d0       	rcall	.+246    	; 0x124c <fputc>
    1156:	73 94       	inc	r7
    1158:	2c 85       	ldd	r18, Y+12	; 0x0c
    115a:	73 14       	cp	r7, r3
    115c:	b8 f3       	brcs	.-18     	; 0x114c <vfprintf+0x31c>
    115e:	04 c0       	rjmp	.+8      	; 0x1168 <vfprintf+0x338>
    1160:	73 14       	cp	r7, r3
    1162:	10 f4       	brcc	.+4      	; 0x1168 <vfprintf+0x338>
    1164:	37 18       	sub	r3, r7
    1166:	01 c0       	rjmp	.+2      	; 0x116a <vfprintf+0x33a>
    1168:	31 2c       	mov	r3, r1
    116a:	24 ff       	sbrs	r18, 4
    116c:	11 c0       	rjmp	.+34     	; 0x1190 <vfprintf+0x360>
    116e:	b7 01       	movw	r22, r14
    1170:	80 e3       	ldi	r24, 0x30	; 48
    1172:	90 e0       	ldi	r25, 0x00	; 0
    1174:	2c 87       	std	Y+12, r18	; 0x0c
    1176:	6a d0       	rcall	.+212    	; 0x124c <fputc>
    1178:	2c 85       	ldd	r18, Y+12	; 0x0c
    117a:	22 ff       	sbrs	r18, 2
    117c:	1c c0       	rjmp	.+56     	; 0x11b6 <vfprintf+0x386>
    117e:	21 ff       	sbrs	r18, 1
    1180:	03 c0       	rjmp	.+6      	; 0x1188 <vfprintf+0x358>
    1182:	88 e5       	ldi	r24, 0x58	; 88
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	02 c0       	rjmp	.+4      	; 0x118c <vfprintf+0x35c>
    1188:	88 e7       	ldi	r24, 0x78	; 120
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	b7 01       	movw	r22, r14
    118e:	0c c0       	rjmp	.+24     	; 0x11a8 <vfprintf+0x378>
    1190:	82 2f       	mov	r24, r18
    1192:	86 78       	andi	r24, 0x86	; 134
    1194:	81 f0       	breq	.+32     	; 0x11b6 <vfprintf+0x386>
    1196:	21 fd       	sbrc	r18, 1
    1198:	02 c0       	rjmp	.+4      	; 0x119e <vfprintf+0x36e>
    119a:	80 e2       	ldi	r24, 0x20	; 32
    119c:	01 c0       	rjmp	.+2      	; 0x11a0 <vfprintf+0x370>
    119e:	8b e2       	ldi	r24, 0x2B	; 43
    11a0:	27 fd       	sbrc	r18, 7
    11a2:	8d e2       	ldi	r24, 0x2D	; 45
    11a4:	b7 01       	movw	r22, r14
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	51 d0       	rcall	.+162    	; 0x124c <fputc>
    11aa:	05 c0       	rjmp	.+10     	; 0x11b6 <vfprintf+0x386>
    11ac:	b7 01       	movw	r22, r14
    11ae:	80 e3       	ldi	r24, 0x30	; 48
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	4c d0       	rcall	.+152    	; 0x124c <fputc>
    11b4:	5a 94       	dec	r5
    11b6:	a5 14       	cp	r10, r5
    11b8:	c8 f3       	brcs	.-14     	; 0x11ac <vfprintf+0x37c>
    11ba:	aa 94       	dec	r10
    11bc:	f4 01       	movw	r30, r8
    11be:	ea 0d       	add	r30, r10
    11c0:	f1 1d       	adc	r31, r1
    11c2:	b7 01       	movw	r22, r14
    11c4:	80 81       	ld	r24, Z
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	41 d0       	rcall	.+130    	; 0x124c <fputc>
    11ca:	a1 10       	cpse	r10, r1
    11cc:	f6 cf       	rjmp	.-20     	; 0x11ba <vfprintf+0x38a>
    11ce:	05 c0       	rjmp	.+10     	; 0x11da <vfprintf+0x3aa>
    11d0:	b7 01       	movw	r22, r14
    11d2:	80 e2       	ldi	r24, 0x20	; 32
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	3a d0       	rcall	.+116    	; 0x124c <fputc>
    11d8:	3a 94       	dec	r3
    11da:	31 10       	cpse	r3, r1
    11dc:	f9 cf       	rjmp	.-14     	; 0x11d0 <vfprintf+0x3a0>
    11de:	50 ce       	rjmp	.-864    	; 0xe80 <vfprintf+0x50>
    11e0:	f7 01       	movw	r30, r14
    11e2:	26 81       	ldd	r18, Z+6	; 0x06
    11e4:	37 81       	ldd	r19, Z+7	; 0x07
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <vfprintf+0x3bc>
    11e8:	2f ef       	ldi	r18, 0xFF	; 255
    11ea:	3f ef       	ldi	r19, 0xFF	; 255
    11ec:	c9 01       	movw	r24, r18
    11ee:	2c 96       	adiw	r28, 0x0c	; 12
    11f0:	0f b6       	in	r0, 0x3f	; 63
    11f2:	f8 94       	cli
    11f4:	de bf       	out	0x3e, r29	; 62
    11f6:	0f be       	out	0x3f, r0	; 63
    11f8:	cd bf       	out	0x3d, r28	; 61
    11fa:	df 91       	pop	r29
    11fc:	cf 91       	pop	r28
    11fe:	1f 91       	pop	r17
    1200:	0f 91       	pop	r16
    1202:	ff 90       	pop	r15
    1204:	ef 90       	pop	r14
    1206:	df 90       	pop	r13
    1208:	cf 90       	pop	r12
    120a:	bf 90       	pop	r11
    120c:	af 90       	pop	r10
    120e:	9f 90       	pop	r9
    1210:	8f 90       	pop	r8
    1212:	7f 90       	pop	r7
    1214:	6f 90       	pop	r6
    1216:	5f 90       	pop	r5
    1218:	4f 90       	pop	r4
    121a:	3f 90       	pop	r3
    121c:	2f 90       	pop	r2
    121e:	08 95       	ret

00001220 <strnlen_P>:
    1220:	fc 01       	movw	r30, r24
    1222:	05 90       	lpm	r0, Z+
    1224:	61 50       	subi	r22, 0x01	; 1
    1226:	70 40       	sbci	r23, 0x00	; 0
    1228:	01 10       	cpse	r0, r1
    122a:	d8 f7       	brcc	.-10     	; 0x1222 <strnlen_P+0x2>
    122c:	80 95       	com	r24
    122e:	90 95       	com	r25
    1230:	8e 0f       	add	r24, r30
    1232:	9f 1f       	adc	r25, r31
    1234:	08 95       	ret

00001236 <strnlen>:
    1236:	fc 01       	movw	r30, r24
    1238:	61 50       	subi	r22, 0x01	; 1
    123a:	70 40       	sbci	r23, 0x00	; 0
    123c:	01 90       	ld	r0, Z+
    123e:	01 10       	cpse	r0, r1
    1240:	d8 f7       	brcc	.-10     	; 0x1238 <strnlen+0x2>
    1242:	80 95       	com	r24
    1244:	90 95       	com	r25
    1246:	8e 0f       	add	r24, r30
    1248:	9f 1f       	adc	r25, r31
    124a:	08 95       	ret

0000124c <fputc>:
    124c:	0f 93       	push	r16
    124e:	1f 93       	push	r17
    1250:	cf 93       	push	r28
    1252:	df 93       	push	r29
    1254:	8c 01       	movw	r16, r24
    1256:	eb 01       	movw	r28, r22
    1258:	8b 81       	ldd	r24, Y+3	; 0x03
    125a:	81 fd       	sbrc	r24, 1
    125c:	03 c0       	rjmp	.+6      	; 0x1264 <fputc+0x18>
    125e:	0f ef       	ldi	r16, 0xFF	; 255
    1260:	1f ef       	ldi	r17, 0xFF	; 255
    1262:	1a c0       	rjmp	.+52     	; 0x1298 <fputc+0x4c>
    1264:	82 ff       	sbrs	r24, 2
    1266:	0d c0       	rjmp	.+26     	; 0x1282 <fputc+0x36>
    1268:	2e 81       	ldd	r18, Y+6	; 0x06
    126a:	3f 81       	ldd	r19, Y+7	; 0x07
    126c:	8c 81       	ldd	r24, Y+4	; 0x04
    126e:	9d 81       	ldd	r25, Y+5	; 0x05
    1270:	28 17       	cp	r18, r24
    1272:	39 07       	cpc	r19, r25
    1274:	64 f4       	brge	.+24     	; 0x128e <fputc+0x42>
    1276:	e8 81       	ld	r30, Y
    1278:	f9 81       	ldd	r31, Y+1	; 0x01
    127a:	01 93       	st	Z+, r16
    127c:	f9 83       	std	Y+1, r31	; 0x01
    127e:	e8 83       	st	Y, r30
    1280:	06 c0       	rjmp	.+12     	; 0x128e <fputc+0x42>
    1282:	e8 85       	ldd	r30, Y+8	; 0x08
    1284:	f9 85       	ldd	r31, Y+9	; 0x09
    1286:	80 2f       	mov	r24, r16
    1288:	19 95       	eicall
    128a:	89 2b       	or	r24, r25
    128c:	41 f7       	brne	.-48     	; 0x125e <fputc+0x12>
    128e:	8e 81       	ldd	r24, Y+6	; 0x06
    1290:	9f 81       	ldd	r25, Y+7	; 0x07
    1292:	01 96       	adiw	r24, 0x01	; 1
    1294:	9f 83       	std	Y+7, r25	; 0x07
    1296:	8e 83       	std	Y+6, r24	; 0x06
    1298:	c8 01       	movw	r24, r16
    129a:	df 91       	pop	r29
    129c:	cf 91       	pop	r28
    129e:	1f 91       	pop	r17
    12a0:	0f 91       	pop	r16
    12a2:	08 95       	ret

000012a4 <__ultoa_invert>:
    12a4:	fa 01       	movw	r30, r20
    12a6:	aa 27       	eor	r26, r26
    12a8:	28 30       	cpi	r18, 0x08	; 8
    12aa:	51 f1       	breq	.+84     	; 0x1300 <__ultoa_invert+0x5c>
    12ac:	20 31       	cpi	r18, 0x10	; 16
    12ae:	81 f1       	breq	.+96     	; 0x1310 <__ultoa_invert+0x6c>
    12b0:	e8 94       	clt
    12b2:	6f 93       	push	r22
    12b4:	6e 7f       	andi	r22, 0xFE	; 254
    12b6:	6e 5f       	subi	r22, 0xFE	; 254
    12b8:	7f 4f       	sbci	r23, 0xFF	; 255
    12ba:	8f 4f       	sbci	r24, 0xFF	; 255
    12bc:	9f 4f       	sbci	r25, 0xFF	; 255
    12be:	af 4f       	sbci	r26, 0xFF	; 255
    12c0:	b1 e0       	ldi	r27, 0x01	; 1
    12c2:	3e d0       	rcall	.+124    	; 0x1340 <__ultoa_invert+0x9c>
    12c4:	b4 e0       	ldi	r27, 0x04	; 4
    12c6:	3c d0       	rcall	.+120    	; 0x1340 <__ultoa_invert+0x9c>
    12c8:	67 0f       	add	r22, r23
    12ca:	78 1f       	adc	r23, r24
    12cc:	89 1f       	adc	r24, r25
    12ce:	9a 1f       	adc	r25, r26
    12d0:	a1 1d       	adc	r26, r1
    12d2:	68 0f       	add	r22, r24
    12d4:	79 1f       	adc	r23, r25
    12d6:	8a 1f       	adc	r24, r26
    12d8:	91 1d       	adc	r25, r1
    12da:	a1 1d       	adc	r26, r1
    12dc:	6a 0f       	add	r22, r26
    12de:	71 1d       	adc	r23, r1
    12e0:	81 1d       	adc	r24, r1
    12e2:	91 1d       	adc	r25, r1
    12e4:	a1 1d       	adc	r26, r1
    12e6:	20 d0       	rcall	.+64     	; 0x1328 <__ultoa_invert+0x84>
    12e8:	09 f4       	brne	.+2      	; 0x12ec <__ultoa_invert+0x48>
    12ea:	68 94       	set
    12ec:	3f 91       	pop	r19
    12ee:	2a e0       	ldi	r18, 0x0A	; 10
    12f0:	26 9f       	mul	r18, r22
    12f2:	11 24       	eor	r1, r1
    12f4:	30 19       	sub	r19, r0
    12f6:	30 5d       	subi	r19, 0xD0	; 208
    12f8:	31 93       	st	Z+, r19
    12fa:	de f6       	brtc	.-74     	; 0x12b2 <__ultoa_invert+0xe>
    12fc:	cf 01       	movw	r24, r30
    12fe:	08 95       	ret
    1300:	46 2f       	mov	r20, r22
    1302:	47 70       	andi	r20, 0x07	; 7
    1304:	40 5d       	subi	r20, 0xD0	; 208
    1306:	41 93       	st	Z+, r20
    1308:	b3 e0       	ldi	r27, 0x03	; 3
    130a:	0f d0       	rcall	.+30     	; 0x132a <__ultoa_invert+0x86>
    130c:	c9 f7       	brne	.-14     	; 0x1300 <__ultoa_invert+0x5c>
    130e:	f6 cf       	rjmp	.-20     	; 0x12fc <__ultoa_invert+0x58>
    1310:	46 2f       	mov	r20, r22
    1312:	4f 70       	andi	r20, 0x0F	; 15
    1314:	40 5d       	subi	r20, 0xD0	; 208
    1316:	4a 33       	cpi	r20, 0x3A	; 58
    1318:	18 f0       	brcs	.+6      	; 0x1320 <__ultoa_invert+0x7c>
    131a:	49 5d       	subi	r20, 0xD9	; 217
    131c:	31 fd       	sbrc	r19, 1
    131e:	40 52       	subi	r20, 0x20	; 32
    1320:	41 93       	st	Z+, r20
    1322:	02 d0       	rcall	.+4      	; 0x1328 <__ultoa_invert+0x84>
    1324:	a9 f7       	brne	.-22     	; 0x1310 <__ultoa_invert+0x6c>
    1326:	ea cf       	rjmp	.-44     	; 0x12fc <__ultoa_invert+0x58>
    1328:	b4 e0       	ldi	r27, 0x04	; 4
    132a:	a6 95       	lsr	r26
    132c:	97 95       	ror	r25
    132e:	87 95       	ror	r24
    1330:	77 95       	ror	r23
    1332:	67 95       	ror	r22
    1334:	ba 95       	dec	r27
    1336:	c9 f7       	brne	.-14     	; 0x132a <__ultoa_invert+0x86>
    1338:	00 97       	sbiw	r24, 0x00	; 0
    133a:	61 05       	cpc	r22, r1
    133c:	71 05       	cpc	r23, r1
    133e:	08 95       	ret
    1340:	9b 01       	movw	r18, r22
    1342:	ac 01       	movw	r20, r24
    1344:	0a 2e       	mov	r0, r26
    1346:	06 94       	lsr	r0
    1348:	57 95       	ror	r21
    134a:	47 95       	ror	r20
    134c:	37 95       	ror	r19
    134e:	27 95       	ror	r18
    1350:	ba 95       	dec	r27
    1352:	c9 f7       	brne	.-14     	; 0x1346 <__ultoa_invert+0xa2>
    1354:	62 0f       	add	r22, r18
    1356:	73 1f       	adc	r23, r19
    1358:	84 1f       	adc	r24, r20
    135a:	95 1f       	adc	r25, r21
    135c:	a0 1d       	adc	r26, r0
    135e:	08 95       	ret

00001360 <_exit>:
    1360:	f8 94       	cli

00001362 <__stop_program>:
    1362:	ff cf       	rjmp	.-2      	; 0x1362 <__stop_program>
