
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={12,rS,rD,UIMM}                                  Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={12,rS,rD,UIMM}                           Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={12,rS,rD,UIMM}                                   IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={12,rS,rD,UIMM}                       IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rS]=a                                              GPR-Hold(S4,S46)
	S48= CtrlA=0                                                Premise(F27)
	S49= CtrlB=0                                                Premise(F28)
	S50= CtrlALUOut=0                                           Premise(F29)

ID	S51= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S52= PC.Out=addr+4                                          PC-Out(S35)
	S53= PC.CIA=addr                                            PC-Out(S36)
	S54= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S55= IR.Out={12,rS,rD,UIMM}                                 IR-Out(S41)
	S56= IR.Out31_26=12                                         IR-Out(S41)
	S57= IR.Out25_21=rS                                         IR-Out(S41)
	S58= IR.Out20_16=rD                                         IR-Out(S41)
	S59= IR.Out15_0=UIMM                                        IR-Out(S41)
	S60= IR.Out31_26=>CU.Op                                     Premise(F47)
	S61= CU.Op=12                                               Path(S56,S60)
	S62= CU.Func=alu_add                                        CU(S61)
	S63= IR.Out25_21=>GPR.RReg1                                 Premise(F48)
	S64= GPR.RReg1=rS                                           Path(S57,S63)
	S65= GPR.Rdata1=a                                           GPR-Read(S64,S47)
	S66= IR.Out15_0=>LIMMEXT.In                                 Premise(F49)
	S67= LIMMEXT.In=UIMM                                        Path(S59,S66)
	S68= LIMMEXT.Out={16{0},UIMM}                               LIMMEXT(S67)
	S69= GPR.Rdata1=>A.In                                       Premise(F50)
	S70= A.In=a                                                 Path(S65,S69)
	S71= LIMMEXT.Out=>B.In                                      Premise(F51)
	S72= B.In={16{0},UIMM}                                      Path(S68,S71)
	S73= CtrlASIDIn=0                                           Premise(F52)
	S74= CtrlCP0=0                                              Premise(F53)
	S75= CP0[ASID]=pid                                          CP0-Hold(S29,S74)
	S76= CtrlEPCIn=0                                            Premise(F54)
	S77= CtrlExCodeIn=0                                         Premise(F55)
	S78= CtrlIMMU=0                                             Premise(F56)
	S79= CtrlPC=0                                               Premise(F57)
	S80= CtrlPCInc=0                                            Premise(F58)
	S81= PC[CIA]=addr                                           PC-Hold(S36,S80)
	S82= PC[Out]=addr+4                                         PC-Hold(S35,S79,S80)
	S83= CtrlIAddrReg=0                                         Premise(F59)
	S84= CtrlICache=0                                           Premise(F60)
	S85= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S39,S84)
	S86= CtrlIR=0                                               Premise(F61)
	S87= [IR]={12,rS,rD,UIMM}                                   IR-Hold(S41,S86)
	S88= CtrlICacheReg=0                                        Premise(F62)
	S89= CtrlIMem=0                                             Premise(F63)
	S90= IMem[{pid,addr}]={12,rS,rD,UIMM}                       IMem-Hold(S44,S89)
	S91= CtrlIRMux=0                                            Premise(F64)
	S92= CtrlGPR=0                                              Premise(F65)
	S93= GPR[rS]=a                                              GPR-Hold(S47,S92)
	S94= CtrlA=1                                                Premise(F66)
	S95= [A]=a                                                  A-Write(S70,S94)
	S96= CtrlB=1                                                Premise(F67)
	S97= [B]={16{0},UIMM}                                       B-Write(S72,S96)
	S98= CtrlALUOut=0                                           Premise(F68)

EX	S99= CP0.ASID=pid                                           CP0-Read-ASID(S75)
	S100= PC.CIA=addr                                           PC-Out(S81)
	S101= PC.CIA31_28=addr[31:28]                               PC-Out(S81)
	S102= PC.Out=addr+4                                         PC-Out(S82)
	S103= IR.Out={12,rS,rD,UIMM}                                IR-Out(S87)
	S104= IR.Out31_26=12                                        IR-Out(S87)
	S105= IR.Out25_21=rS                                        IR-Out(S87)
	S106= IR.Out20_16=rD                                        IR-Out(S87)
	S107= IR.Out15_0=UIMM                                       IR-Out(S87)
	S108= A.Out=a                                               A-Out(S95)
	S109= A.Out1_0={a}[1:0]                                     A-Out(S95)
	S110= A.Out4_0={a}[4:0]                                     A-Out(S95)
	S111= B.Out={16{0},UIMM}                                    B-Out(S97)
	S112= B.Out1_0={{16{0},UIMM}}[1:0]                          B-Out(S97)
	S113= B.Out4_0={{16{0},UIMM}}[4:0]                          B-Out(S97)
	S114= A.Out=>ALU.A                                          Premise(F69)
	S115= ALU.A=a                                               Path(S108,S114)
	S116= B.Out=>ALU.B                                          Premise(F70)
	S117= ALU.B={16{0},UIMM}                                    Path(S111,S116)
	S118= ALU.Func=6'b000000                                    Premise(F71)
	S119= ALU.Out=a&{16{0},UIMM}                                ALU(S115,S117)
	S120= ALU.Out1_0={a&{16{0},UIMM}}[1:0]                      ALU(S115,S117)
	S121= ALU.CMP=Compare0(a&{16{0},UIMM})                      ALU(S115,S117)
	S122= ALU.OV=OverFlow(a&{16{0},UIMM})                       ALU(S115,S117)
	S123= ALU.CA=Carry(a&{16{0},UIMM})                          ALU(S115,S117)
	S124= ALU.Out=>ALUOut.In                                    Premise(F72)
	S125= ALUOut.In=a&{16{0},UIMM}                              Path(S119,S124)
	S126= CtrlASIDIn=0                                          Premise(F73)
	S127= CtrlCP0=0                                             Premise(F74)
	S128= CP0[ASID]=pid                                         CP0-Hold(S75,S127)
	S129= CtrlEPCIn=0                                           Premise(F75)
	S130= CtrlExCodeIn=0                                        Premise(F76)
	S131= CtrlIMMU=0                                            Premise(F77)
	S132= CtrlPC=0                                              Premise(F78)
	S133= CtrlPCInc=0                                           Premise(F79)
	S134= PC[CIA]=addr                                          PC-Hold(S81,S133)
	S135= PC[Out]=addr+4                                        PC-Hold(S82,S132,S133)
	S136= CtrlIAddrReg=0                                        Premise(F80)
	S137= CtrlICache=0                                          Premise(F81)
	S138= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S85,S137)
	S139= CtrlIR=0                                              Premise(F82)
	S140= [IR]={12,rS,rD,UIMM}                                  IR-Hold(S87,S139)
	S141= CtrlICacheReg=0                                       Premise(F83)
	S142= CtrlIMem=0                                            Premise(F84)
	S143= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S90,S142)
	S144= CtrlIRMux=0                                           Premise(F85)
	S145= CtrlGPR=0                                             Premise(F86)
	S146= GPR[rS]=a                                             GPR-Hold(S93,S145)
	S147= CtrlA=0                                               Premise(F87)
	S148= [A]=a                                                 A-Hold(S95,S147)
	S149= CtrlB=0                                               Premise(F88)
	S150= [B]={16{0},UIMM}                                      B-Hold(S97,S149)
	S151= CtrlALUOut=1                                          Premise(F89)
	S152= [ALUOut]=a&{16{0},UIMM}                               ALUOut-Write(S125,S151)

MEM	S153= CP0.ASID=pid                                          CP0-Read-ASID(S128)
	S154= PC.CIA=addr                                           PC-Out(S134)
	S155= PC.CIA31_28=addr[31:28]                               PC-Out(S134)
	S156= PC.Out=addr+4                                         PC-Out(S135)
	S157= IR.Out={12,rS,rD,UIMM}                                IR-Out(S140)
	S158= IR.Out31_26=12                                        IR-Out(S140)
	S159= IR.Out25_21=rS                                        IR-Out(S140)
	S160= IR.Out20_16=rD                                        IR-Out(S140)
	S161= IR.Out15_0=UIMM                                       IR-Out(S140)
	S162= A.Out=a                                               A-Out(S148)
	S163= A.Out1_0={a}[1:0]                                     A-Out(S148)
	S164= A.Out4_0={a}[4:0]                                     A-Out(S148)
	S165= B.Out={16{0},UIMM}                                    B-Out(S150)
	S166= B.Out1_0={{16{0},UIMM}}[1:0]                          B-Out(S150)
	S167= B.Out4_0={{16{0},UIMM}}[4:0]                          B-Out(S150)
	S168= ALUOut.Out=a&{16{0},UIMM}                             ALUOut-Out(S152)
	S169= ALUOut.Out1_0={a&{16{0},UIMM}}[1:0]                   ALUOut-Out(S152)
	S170= ALUOut.Out4_0={a&{16{0},UIMM}}[4:0]                   ALUOut-Out(S152)
	S171= CtrlASIDIn=0                                          Premise(F90)
	S172= CtrlCP0=0                                             Premise(F91)
	S173= CP0[ASID]=pid                                         CP0-Hold(S128,S172)
	S174= CtrlEPCIn=0                                           Premise(F92)
	S175= CtrlExCodeIn=0                                        Premise(F93)
	S176= CtrlIMMU=0                                            Premise(F94)
	S177= CtrlPC=0                                              Premise(F95)
	S178= CtrlPCInc=0                                           Premise(F96)
	S179= PC[CIA]=addr                                          PC-Hold(S134,S178)
	S180= PC[Out]=addr+4                                        PC-Hold(S135,S177,S178)
	S181= CtrlIAddrReg=0                                        Premise(F97)
	S182= CtrlICache=0                                          Premise(F98)
	S183= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S138,S182)
	S184= CtrlIR=0                                              Premise(F99)
	S185= [IR]={12,rS,rD,UIMM}                                  IR-Hold(S140,S184)
	S186= CtrlICacheReg=0                                       Premise(F100)
	S187= CtrlIMem=0                                            Premise(F101)
	S188= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S143,S187)
	S189= CtrlIRMux=0                                           Premise(F102)
	S190= CtrlGPR=0                                             Premise(F103)
	S191= GPR[rS]=a                                             GPR-Hold(S146,S190)
	S192= CtrlA=0                                               Premise(F104)
	S193= [A]=a                                                 A-Hold(S148,S192)
	S194= CtrlB=0                                               Premise(F105)
	S195= [B]={16{0},UIMM}                                      B-Hold(S150,S194)
	S196= CtrlALUOut=0                                          Premise(F106)
	S197= [ALUOut]=a&{16{0},UIMM}                               ALUOut-Hold(S152,S196)

WB	S198= CP0.ASID=pid                                          CP0-Read-ASID(S173)
	S199= PC.CIA=addr                                           PC-Out(S179)
	S200= PC.CIA31_28=addr[31:28]                               PC-Out(S179)
	S201= PC.Out=addr+4                                         PC-Out(S180)
	S202= IR.Out={12,rS,rD,UIMM}                                IR-Out(S185)
	S203= IR.Out31_26=12                                        IR-Out(S185)
	S204= IR.Out25_21=rS                                        IR-Out(S185)
	S205= IR.Out20_16=rD                                        IR-Out(S185)
	S206= IR.Out15_0=UIMM                                       IR-Out(S185)
	S207= A.Out=a                                               A-Out(S193)
	S208= A.Out1_0={a}[1:0]                                     A-Out(S193)
	S209= A.Out4_0={a}[4:0]                                     A-Out(S193)
	S210= B.Out={16{0},UIMM}                                    B-Out(S195)
	S211= B.Out1_0={{16{0},UIMM}}[1:0]                          B-Out(S195)
	S212= B.Out4_0={{16{0},UIMM}}[4:0]                          B-Out(S195)
	S213= ALUOut.Out=a&{16{0},UIMM}                             ALUOut-Out(S197)
	S214= ALUOut.Out1_0={a&{16{0},UIMM}}[1:0]                   ALUOut-Out(S197)
	S215= ALUOut.Out4_0={a&{16{0},UIMM}}[4:0]                   ALUOut-Out(S197)
	S216= IR.Out20_16=>GPR.WReg                                 Premise(F141)
	S217= GPR.WReg=rD                                           Path(S205,S216)
	S218= ALUOut.Out=>GPR.WData                                 Premise(F142)
	S219= GPR.WData=a&{16{0},UIMM}                              Path(S213,S218)
	S220= CtrlASIDIn=0                                          Premise(F143)
	S221= CtrlCP0=0                                             Premise(F144)
	S222= CP0[ASID]=pid                                         CP0-Hold(S173,S221)
	S223= CtrlEPCIn=0                                           Premise(F145)
	S224= CtrlExCodeIn=0                                        Premise(F146)
	S225= CtrlIMMU=0                                            Premise(F147)
	S226= CtrlPC=0                                              Premise(F148)
	S227= CtrlPCInc=0                                           Premise(F149)
	S228= PC[CIA]=addr                                          PC-Hold(S179,S227)
	S229= PC[Out]=addr+4                                        PC-Hold(S180,S226,S227)
	S230= CtrlIAddrReg=0                                        Premise(F150)
	S231= CtrlICache=0                                          Premise(F151)
	S232= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S183,S231)
	S233= CtrlIR=0                                              Premise(F152)
	S234= [IR]={12,rS,rD,UIMM}                                  IR-Hold(S185,S233)
	S235= CtrlICacheReg=0                                       Premise(F153)
	S236= CtrlIMem=0                                            Premise(F154)
	S237= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S188,S236)
	S238= CtrlIRMux=0                                           Premise(F155)
	S239= CtrlGPR=1                                             Premise(F156)
	S240= GPR[rD]=a&{16{0},UIMM}                                GPR-Write(S217,S219,S239)
	S241= CtrlA=0                                               Premise(F157)
	S242= [A]=a                                                 A-Hold(S193,S241)
	S243= CtrlB=0                                               Premise(F158)
	S244= [B]={16{0},UIMM}                                      B-Hold(S195,S243)
	S245= CtrlALUOut=0                                          Premise(F159)
	S246= [ALUOut]=a&{16{0},UIMM}                               ALUOut-Hold(S197,S245)

POST	S222= CP0[ASID]=pid                                         CP0-Hold(S173,S221)
	S228= PC[CIA]=addr                                          PC-Hold(S179,S227)
	S229= PC[Out]=addr+4                                        PC-Hold(S180,S226,S227)
	S232= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S183,S231)
	S234= [IR]={12,rS,rD,UIMM}                                  IR-Hold(S185,S233)
	S237= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S188,S236)
	S240= GPR[rD]=a&{16{0},UIMM}                                GPR-Write(S217,S219,S239)
	S242= [A]=a                                                 A-Hold(S193,S241)
	S244= [B]={16{0},UIMM}                                      B-Hold(S195,S243)
	S246= [ALUOut]=a&{16{0},UIMM}                               ALUOut-Hold(S197,S245)

