Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date              : Thu Dec 16 17:51:35 2021
| Host              : DESKTOP-J45FL4K running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/mul_v2_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.303        0.000                      0                16143        0.063        0.000                      0                16143        4.458        0.000                       0                  7200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.303        0.000                      0                16143        0.063        0.000                      0                16143        4.458        0.000                       0                  7200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 3.150ns (71.558%)  route 1.252ns (28.442%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.186     4.217 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[5]
                         net (fo=1, unplaced)         0.185     4.402    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[12]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.260     9.705    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  5.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/global_id_base_z_reg_910_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/global_id_base_z_reg_910_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/global_id_base_z_reg_910_reg[17]/Q
                         net (fo=2, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/dividend0_reg[31]_0[17]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/dividend0_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/grp_fu_563_p0[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/dividend0_reg[17]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/udiv_32ns_32ns_32_36_seq_1_U30/dividend0_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK



