{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649779712170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649779712179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 19:08:31 2022 " "Processing started: Tue Apr 12 19:08:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649779712179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649779712179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649779712181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649779712746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_16bit-Sub16BitLogic " "Found design unit 1: SUB_16bit-Sub16BitLogic" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713541 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_16bit " "Found entity 1: SUB_16bit" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_1bit-Sub1BitLogic " "Found design unit 1: SUB_1bit-Sub1BitLogic" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713544 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_1bit " "Found entity 1: SUB_1bit" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OrGateLogic " "Found design unit 1: OR_gate-OrGateLogic" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713548 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-NotGateLogic " "Found design unit 1: NOT_gate-NotGateLogic" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713549 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_16bit-FullAdder16BitLogic " "Found design unit 1: FULL_ADDER_16bit-FullAdder16BitLogic" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713551 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_16bit " "Found entity 1: FULL_ADDER_16bit" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_1bit-FullAdder1BitLogic " "Found design unit 1: FULL_ADDER_1bit-FullAdder1BitLogic" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713553 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AndGateLogic " "Found design unit 1: AND_gate-AndGateLogic" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713555 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit-ALULogic " "Found design unit 1: ALU_16bit-ALULogic" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713556 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/XOR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/XOR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XorGateLogic " "Found design unit 1: XOR_gate-XorGateLogic" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713558 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUEB_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AUEB_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUEB_PROCESSOR-ProcessorLogic " "Found design unit 1: AUEB_PROCESSOR-ProcessorLogic" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713559 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUEB_PROCESSOR " "Found entity 1: AUEB_PROCESSOR" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQ_16bit-Geq16BitLogic " "Found design unit 1: GEQ_16bit-Geq16BitLogic" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713561 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQ_16bit " "Found entity 1: GEQ_16bit" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQZ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQZ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQZ_16bit-GeqZ16BitLogic " "Found design unit 1: GEQZ_16bit-GeqZ16BitLogic" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713563 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQZ_16bit " "Found entity 1: GEQZ_16bit" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16bit-Or16BitLogic " "Found design unit 1: OR_16bit-Or16BitLogic" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713565 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16bit " "Found entity 1: OR_16bit" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16bit-And16BitLogic " "Found design unit 1: AND_16bit-And16BitLogic" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713568 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16bit " "Found entity 1: AND_16bit" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/COMPLEMENT_GETTER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/COMPLEMENT_GETTER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic " "Found design unit 1: COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713570 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEMENT_GETTER_16bit " "Found entity 1: COMPLEMENT_GETTER_16bit" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_1bit-Mult1BitLogic " "Found design unit 1: MULT_1bit-Mult1BitLogic" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713572 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_1bit " "Found entity 1: MULT_1bit" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_FULL_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_FULL_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_FULL_16bit-NotFull16BitLogic " "Found design unit 1: NOT_FULL_16bit-NotFull16BitLogic" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713573 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_FULL_16bit " "Found entity 1: NOT_FULL_16bit" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_3bit-Mult3BitLogic " "Found design unit 1: MULT_3bit-Mult3BitLogic" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_3bit " "Found entity 1: MULT_3bit" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16bit-Not16BitLogic " "Found design unit 1: NOT_16bit-Not16BitLogic" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713577 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16bit " "Found entity 1: NOT_16bit" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/SR_LATCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/SR_LATCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_LATCH-SRLatchLogic " "Found design unit 1: SR_LATCH-SRLatchLogic" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713579 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_LATCH " "Found entity 1: SR_LATCH" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/FLIP_FLOP_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/FLIP_FLOP_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLIP_FLOP_1bit-FlipFlop1BitLogic " "Found design unit 1: FLIP_FLOP_1bit-FlipFlop1BitLogic" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713581 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLIP_FLOP_1bit " "Found entity 1: FLIP_FLOP_1bit" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/REG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-RegLogic " "Found design unit 1: reg-RegLogic" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713583 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779713583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779713583 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "out1 AUEB_PROCESSOR.vhd(35) " "VHDL Interface Declaration error in AUEB_PROCESSOR.vhd(35): interface object \"out1\" of mode out cannot be read. Change object mode to buffer." {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 35 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1649779713586 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "in1 in out1 out AUEB_PROCESSOR.vhd(35) " "VHDL error at AUEB_PROCESSOR.vhd(35): actual port \"out1\" of mode \"out\" cannot be associated with formal port \"in1\" of mode \"in\"" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 35 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779713587 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "out1 AUEB_PROCESSOR.vhd(35) " "VHDL error at AUEB_PROCESSOR.vhd(35): can't read value of interface object \"out1\" of mode OUT" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 35 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1649779713587 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "out2 AUEB_PROCESSOR.vhd(35) " "VHDL Interface Declaration error in AUEB_PROCESSOR.vhd(35): interface object \"out2\" of mode out cannot be read. Change object mode to buffer." {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 35 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1649779713587 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "in2 in out2 out AUEB_PROCESSOR.vhd(35) " "VHDL error at AUEB_PROCESSOR.vhd(35): actual port \"out2\" of mode \"out\" cannot be associated with formal port \"in2\" of mode \"in\"" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 35 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779713587 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "out2 AUEB_PROCESSOR.vhd(35) " "VHDL error at AUEB_PROCESSOR.vhd(35): can't read value of interface object \"out2\" of mode OUT" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 35 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1649779713587 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649779713832 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 19:08:33 2022 " "Processing ended: Tue Apr 12 19:08:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649779713832 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649779713832 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649779713832 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649779713832 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649779714019 ""}
