/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_datamover_v5_1_19
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_datamover_v5_1_19 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_datamover_v5_1_19
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_datamover_v5_1_19 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_datamover_v5_1_19/.cxl.vhdl.axi_datamover_v5_1_19.axi_datamover_v5_1_19.lin64.cmf
