

================================================================
== Vitis HLS Report for 'insert_icrc_64_s'
================================================================
* Date:           Tue Aug 15 18:30:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.041 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      79|    -|
|Register         |        -|     -|      82|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      82|     118|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_163                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op14_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln429_fu_165_p2              |      icmp|   0|  0|  11|           8|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  39|          22|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118  |  13|          3|   64|        192|
    |ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103     |  13|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84   |  13|          3|    1|          3|
    |m_axis_tx_data_TDATA_blk_n                       |   9|          2|    1|          2|
    |m_axis_tx_data_TDATA_int_regslice                |  13|          3|  128|        384|
    |tx_ip2crcFifo_blk_n                              |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  79|         18|  204|        609|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84   |   1|   0|    1|          0|
    |ii_state                                         |   1|   0|    1|          0|
    |ii_state_load_reg_210                            |   1|   0|    1|          0|
    |ii_state_load_reg_210_pp0_iter1_reg              |   1|   0|    1|          0|
    |tmp_i_reg_214                                    |   1|   0|    1|          0|
    |tmp_i_reg_214_pp0_iter1_reg                      |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |  82|   0|   82|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  insert_icrc<64>|  return value|
|tx_ip2crcFifo_dout            |   in|  128|     ap_fifo|    tx_ip2crcFifo|       pointer|
|tx_ip2crcFifo_num_data_valid  |   in|    2|     ap_fifo|    tx_ip2crcFifo|       pointer|
|tx_ip2crcFifo_fifo_cap        |   in|    2|     ap_fifo|    tx_ip2crcFifo|       pointer|
|tx_ip2crcFifo_empty_n         |   in|    1|     ap_fifo|    tx_ip2crcFifo|       pointer|
|tx_ip2crcFifo_read            |  out|    1|     ap_fifo|    tx_ip2crcFifo|       pointer|
|m_axis_tx_data_TREADY         |   in|    1|        axis|   m_axis_tx_data|       pointer|
|m_axis_tx_data_TDATA          |  out|  128|        axis|   m_axis_tx_data|       pointer|
|m_axis_tx_data_TVALID         |  out|    1|        axis|   m_axis_tx_data|       pointer|
+------------------------------+-----+-----+------------+-----------------+--------------+

