// Seed: 176552296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge id_8[1'b0] or 1) $display(id_6, id_1, id_9);
  module_0(
      id_4, id_2, id_3, id_4
  );
endmodule
