pragma Ada_2005;
pragma Style_Checks (Off);

with Interfaces.C; use Interfaces.C;
with stdint_h;

package dma_h is

   --  unsupported macro: DMA_SxCR_CHSEL ((uint32_t)0x0E000000)
   --  unsupported macro: DMA_SxCR_CHSEL_0 ((uint32_t)0x02000000)
   --  unsupported macro: DMA_SxCR_CHSEL_1 ((uint32_t)0x04000000)
   --  unsupported macro: DMA_SxCR_CHSEL_2 ((uint32_t)0x08000000)
   --  unsupported macro: DMA_SxCR_MBURST ((uint32_t)0x01800000)
   --  unsupported macro: DMA_SxCR_MBURST_0 ((uint32_t)0x00800000)
   --  unsupported macro: DMA_SxCR_MBURST_1 ((uint32_t)0x01000000)
   --  unsupported macro: DMA_SxCR_PBURST ((uint32_t)0x00600000)
   --  unsupported macro: DMA_SxCR_PBURST_0 ((uint32_t)0x00200000)
   --  unsupported macro: DMA_SxCR_PBURST_1 ((uint32_t)0x00400000)
   --  unsupported macro: DMA_SxCR_ACK ((uint32_t)0x00100000)
   --  unsupported macro: DMA_SxCR_CT ((uint32_t)0x00080000)
   --  unsupported macro: DMA_SxCR_DBM ((uint32_t)0x00040000)
   --  unsupported macro: DMA_SxCR_PL ((uint32_t)0x00030000)
   --  unsupported macro: DMA_SxCR_PL_0 ((uint32_t)0x00010000)
   --  unsupported macro: DMA_SxCR_PL_1 ((uint32_t)0x00020000)
   --  unsupported macro: DMA_SxCR_PINCOS ((uint32_t)0x00008000)
   --  unsupported macro: DMA_SxCR_MSIZE ((uint32_t)0x00006000)
   --  unsupported macro: DMA_SxCR_MSIZE_0 ((uint32_t)0x00002000)
   --  unsupported macro: DMA_SxCR_MSIZE_1 ((uint32_t)0x00004000)
   --  unsupported macro: DMA_SxCR_PSIZE ((uint32_t)0x00001800)
   --  unsupported macro: DMA_SxCR_PSIZE_0 ((uint32_t)0x00000800)
   --  unsupported macro: DMA_SxCR_PSIZE_1 ((uint32_t)0x00001000)
   --  unsupported macro: DMA_SxCR_MINC ((uint32_t)0x00000400)
   --  unsupported macro: DMA_SxCR_PINC ((uint32_t)0x00000200)
   --  unsupported macro: DMA_SxCR_CIRC ((uint32_t)0x00000100)
   --  unsupported macro: DMA_SxCR_DIR ((uint32_t)0x000000C0)
   --  unsupported macro: DMA_SxCR_DIR_0 ((uint32_t)0x00000040)
   --  unsupported macro: DMA_SxCR_DIR_1 ((uint32_t)0x00000080)
   --  unsupported macro: DMA_SxCR_PFCTRL ((uint32_t)0x00000020)
   --  unsupported macro: DMA_SxCR_TCIE ((uint32_t)0x00000010)
   --  unsupported macro: DMA_SxCR_HTIE ((uint32_t)0x00000008)
   --  unsupported macro: DMA_SxCR_TEIE ((uint32_t)0x00000004)
   --  unsupported macro: DMA_SxCR_DMEIE ((uint32_t)0x00000002)
   --  unsupported macro: DMA_SxCR_EN ((uint32_t)0x00000001)
   --  unsupported macro: DMA_SxNDT ((uint32_t)0x0000FFFF)
   --  unsupported macro: DMA_SxNDT_0 ((uint32_t)0x00000001)
   --  unsupported macro: DMA_SxNDT_1 ((uint32_t)0x00000002)
   --  unsupported macro: DMA_SxNDT_2 ((uint32_t)0x00000004)
   --  unsupported macro: DMA_SxNDT_3 ((uint32_t)0x00000008)
   --  unsupported macro: DMA_SxNDT_4 ((uint32_t)0x00000010)
   --  unsupported macro: DMA_SxNDT_5 ((uint32_t)0x00000020)
   --  unsupported macro: DMA_SxNDT_6 ((uint32_t)0x00000040)
   --  unsupported macro: DMA_SxNDT_7 ((uint32_t)0x00000080)
   --  unsupported macro: DMA_SxNDT_8 ((uint32_t)0x00000100)
   --  unsupported macro: DMA_SxNDT_9 ((uint32_t)0x00000200)
   --  unsupported macro: DMA_SxNDT_10 ((uint32_t)0x00000400)
   --  unsupported macro: DMA_SxNDT_11 ((uint32_t)0x00000800)
   --  unsupported macro: DMA_SxNDT_12 ((uint32_t)0x00001000)
   --  unsupported macro: DMA_SxNDT_13 ((uint32_t)0x00002000)
   --  unsupported macro: DMA_SxNDT_14 ((uint32_t)0x00004000)
   --  unsupported macro: DMA_SxNDT_15 ((uint32_t)0x00008000)
   --  unsupported macro: DMA_SxFCR_FEIE ((uint32_t)0x00000080)
   --  unsupported macro: DMA_SxFCR_FS ((uint32_t)0x00000038)
   --  unsupported macro: DMA_SxFCR_FS_0 ((uint32_t)0x00000008)
   --  unsupported macro: DMA_SxFCR_FS_1 ((uint32_t)0x00000010)
   --  unsupported macro: DMA_SxFCR_FS_2 ((uint32_t)0x00000020)
   --  unsupported macro: DMA_SxFCR_DMDIS ((uint32_t)0x00000004)
   --  unsupported macro: DMA_SxFCR_FTH ((uint32_t)0x00000003)
   --  unsupported macro: DMA_SxFCR_FTH_0 ((uint32_t)0x00000001)
   --  unsupported macro: DMA_SxFCR_FTH_1 ((uint32_t)0x00000002)
   --  unsupported macro: DMA_LISR_TCIF3 ((uint32_t)0x08000000)
   --  unsupported macro: DMA_LISR_HTIF3 ((uint32_t)0x04000000)
   --  unsupported macro: DMA_LISR_TEIF3 ((uint32_t)0x02000000)
   --  unsupported macro: DMA_LISR_DMEIF3 ((uint32_t)0x01000000)
   --  unsupported macro: DMA_LISR_FEIF3 ((uint32_t)0x00400000)
   --  unsupported macro: DMA_LISR_TCIF2 ((uint32_t)0x00200000)
   --  unsupported macro: DMA_LISR_HTIF2 ((uint32_t)0x00100000)
   --  unsupported macro: DMA_LISR_TEIF2 ((uint32_t)0x00080000)
   --  unsupported macro: DMA_LISR_DMEIF2 ((uint32_t)0x00040000)
   --  unsupported macro: DMA_LISR_FEIF2 ((uint32_t)0x00010000)
   --  unsupported macro: DMA_LISR_TCIF1 ((uint32_t)0x00000800)
   --  unsupported macro: DMA_LISR_HTIF1 ((uint32_t)0x00000400)
   --  unsupported macro: DMA_LISR_TEIF1 ((uint32_t)0x00000200)
   --  unsupported macro: DMA_LISR_DMEIF1 ((uint32_t)0x00000100)
   --  unsupported macro: DMA_LISR_FEIF1 ((uint32_t)0x00000040)
   --  unsupported macro: DMA_LISR_TCIF0 ((uint32_t)0x00000020)
   --  unsupported macro: DMA_LISR_HTIF0 ((uint32_t)0x00000010)
   --  unsupported macro: DMA_LISR_TEIF0 ((uint32_t)0x00000008)
   --  unsupported macro: DMA_LISR_DMEIF0 ((uint32_t)0x00000004)
   --  unsupported macro: DMA_LISR_FEIF0 ((uint32_t)0x00000001)
   --  unsupported macro: DMA_HISR_TCIF7 ((uint32_t)0x08000000)
   --  unsupported macro: DMA_HISR_HTIF7 ((uint32_t)0x04000000)
   --  unsupported macro: DMA_HISR_TEIF7 ((uint32_t)0x02000000)
   --  unsupported macro: DMA_HISR_DMEIF7 ((uint32_t)0x01000000)
   --  unsupported macro: DMA_HISR_FEIF7 ((uint32_t)0x00400000)
   --  unsupported macro: DMA_HISR_TCIF6 ((uint32_t)0x00200000)
   --  unsupported macro: DMA_HISR_HTIF6 ((uint32_t)0x00100000)
   --  unsupported macro: DMA_HISR_TEIF6 ((uint32_t)0x00080000)
   --  unsupported macro: DMA_HISR_DMEIF6 ((uint32_t)0x00040000)
   --  unsupported macro: DMA_HISR_FEIF6 ((uint32_t)0x00010000)
   --  unsupported macro: DMA_HISR_TCIF5 ((uint32_t)0x00000800)
   --  unsupported macro: DMA_HISR_HTIF5 ((uint32_t)0x00000400)
   --  unsupported macro: DMA_HISR_TEIF5 ((uint32_t)0x00000200)
   --  unsupported macro: DMA_HISR_DMEIF5 ((uint32_t)0x00000100)
   --  unsupported macro: DMA_HISR_FEIF5 ((uint32_t)0x00000040)
   --  unsupported macro: DMA_HISR_TCIF4 ((uint32_t)0x00000020)
   --  unsupported macro: DMA_HISR_HTIF4 ((uint32_t)0x00000010)
   --  unsupported macro: DMA_HISR_TEIF4 ((uint32_t)0x00000008)
   --  unsupported macro: DMA_HISR_DMEIF4 ((uint32_t)0x00000004)
   --  unsupported macro: DMA_HISR_FEIF4 ((uint32_t)0x00000001)
   --  unsupported macro: DMA_LIFCR_CTCIF3 ((uint32_t)0x08000000)
   --  unsupported macro: DMA_LIFCR_CHTIF3 ((uint32_t)0x04000000)
   --  unsupported macro: DMA_LIFCR_CTEIF3 ((uint32_t)0x02000000)
   --  unsupported macro: DMA_LIFCR_CDMEIF3 ((uint32_t)0x01000000)
   --  unsupported macro: DMA_LIFCR_CFEIF3 ((uint32_t)0x00400000)
   --  unsupported macro: DMA_LIFCR_CTCIF2 ((uint32_t)0x00200000)
   --  unsupported macro: DMA_LIFCR_CHTIF2 ((uint32_t)0x00100000)
   --  unsupported macro: DMA_LIFCR_CTEIF2 ((uint32_t)0x00080000)
   --  unsupported macro: DMA_LIFCR_CDMEIF2 ((uint32_t)0x00040000)
   --  unsupported macro: DMA_LIFCR_CFEIF2 ((uint32_t)0x00010000)
   --  unsupported macro: DMA_LIFCR_CTCIF1 ((uint32_t)0x00000800)
   --  unsupported macro: DMA_LIFCR_CHTIF1 ((uint32_t)0x00000400)
   --  unsupported macro: DMA_LIFCR_CTEIF1 ((uint32_t)0x00000200)
   --  unsupported macro: DMA_LIFCR_CDMEIF1 ((uint32_t)0x00000100)
   --  unsupported macro: DMA_LIFCR_CFEIF1 ((uint32_t)0x00000040)
   --  unsupported macro: DMA_LIFCR_CTCIF0 ((uint32_t)0x00000020)
   --  unsupported macro: DMA_LIFCR_CHTIF0 ((uint32_t)0x00000010)
   --  unsupported macro: DMA_LIFCR_CTEIF0 ((uint32_t)0x00000008)
   --  unsupported macro: DMA_LIFCR_CDMEIF0 ((uint32_t)0x00000004)
   --  unsupported macro: DMA_LIFCR_CFEIF0 ((uint32_t)0x00000001)
   --  unsupported macro: DMA_HIFCR_CTCIF7 ((uint32_t)0x08000000)
   --  unsupported macro: DMA_HIFCR_CHTIF7 ((uint32_t)0x04000000)
   --  unsupported macro: DMA_HIFCR_CTEIF7 ((uint32_t)0x02000000)
   --  unsupported macro: DMA_HIFCR_CDMEIF7 ((uint32_t)0x01000000)
   --  unsupported macro: DMA_HIFCR_CFEIF7 ((uint32_t)0x00400000)
   --  unsupported macro: DMA_HIFCR_CTCIF6 ((uint32_t)0x00200000)
   --  unsupported macro: DMA_HIFCR_CHTIF6 ((uint32_t)0x00100000)
   --  unsupported macro: DMA_HIFCR_CTEIF6 ((uint32_t)0x00080000)
   --  unsupported macro: DMA_HIFCR_CDMEIF6 ((uint32_t)0x00040000)
   --  unsupported macro: DMA_HIFCR_CFEIF6 ((uint32_t)0x00010000)
   --  unsupported macro: DMA_HIFCR_CTCIF5 ((uint32_t)0x00000800)
   --  unsupported macro: DMA_HIFCR_CHTIF5 ((uint32_t)0x00000400)
   --  unsupported macro: DMA_HIFCR_CTEIF5 ((uint32_t)0x00000200)
   --  unsupported macro: DMA_HIFCR_CDMEIF5 ((uint32_t)0x00000100)
   --  unsupported macro: DMA_HIFCR_CFEIF5 ((uint32_t)0x00000040)
   --  unsupported macro: DMA_HIFCR_CTCIF4 ((uint32_t)0x00000020)
   --  unsupported macro: DMA_HIFCR_CHTIF4 ((uint32_t)0x00000010)
   --  unsupported macro: DMA_HIFCR_CTEIF4 ((uint32_t)0x00000008)
   --  unsupported macro: DMA_HIFCR_CDMEIF4 ((uint32_t)0x00000004)
   --  unsupported macro: DMA_HIFCR_CFEIF4 ((uint32_t)0x00000001)
   --  unsupported macro: DMA2D_CR_START ((uint32_t)0x00000001)
   --  unsupported macro: DMA2D_CR_SUSP ((uint32_t)0x00000002)
   --  unsupported macro: DMA2D_CR_ABORT ((uint32_t)0x00000004)
   --  unsupported macro: DMA2D_CR_TEIE ((uint32_t)0x00000100)
   --  unsupported macro: DMA2D_CR_TCIE ((uint32_t)0x00000200)
   --  unsupported macro: DMA2D_CR_TWIE ((uint32_t)0x00000400)
   --  unsupported macro: DMA2D_CR_CAEIE ((uint32_t)0x00000800)
   --  unsupported macro: DMA2D_CR_CTCIE ((uint32_t)0x00001000)
   --  unsupported macro: DMA2D_CR_CEIE ((uint32_t)0x00002000)
   --  unsupported macro: DMA2D_CR_MODE ((uint32_t)0x00030000)
   --  unsupported macro: DMA2D_ISR_TEIF ((uint32_t)0x00000001)
   --  unsupported macro: DMA2D_ISR_TCIF ((uint32_t)0x00000002)
   --  unsupported macro: DMA2D_ISR_TWIF ((uint32_t)0x00000004)
   --  unsupported macro: DMA2D_ISR_CAEIF ((uint32_t)0x00000008)
   --  unsupported macro: DMA2D_ISR_CTCIF ((uint32_t)0x00000010)
   --  unsupported macro: DMA2D_ISR_CEIF ((uint32_t)0x00000020)
   --  unsupported macro: DMA2D_IFSR_CTEIF ((uint32_t)0x00000001)
   --  unsupported macro: DMA2D_IFSR_CTCIF ((uint32_t)0x00000002)
   --  unsupported macro: DMA2D_IFSR_CTWIF ((uint32_t)0x00000004)
   --  unsupported macro: DMA2D_IFSR_CCAEIF ((uint32_t)0x00000008)
   --  unsupported macro: DMA2D_IFSR_CCTCIF ((uint32_t)0x00000010)
   --  unsupported macro: DMA2D_IFSR_CCEIF ((uint32_t)0x00000020)
   --  unsupported macro: DMA2D_FGMAR_MA ((uint32_t)0xFFFFFFFF)
   --  unsupported macro: DMA2D_FGOR_LO ((uint32_t)0x00003FFF)
   --  unsupported macro: DMA2D_BGMAR_MA ((uint32_t)0xFFFFFFFF)
   --  unsupported macro: DMA2D_BGOR_LO ((uint32_t)0x00003FFF)
   --  unsupported macro: DMA2D_FGPFCCR_CM ((uint32_t)0x0000000F)
   --  unsupported macro: DMA2D_FGPFCCR_CCM ((uint32_t)0x00000010)
   --  unsupported macro: DMA2D_FGPFCCR_START ((uint32_t)0x00000020)
   --  unsupported macro: DMA2D_FGPFCCR_CS ((uint32_t)0x0000FF00)
   --  unsupported macro: DMA2D_FGPFCCR_AM ((uint32_t)0x00030000)
   --  unsupported macro: DMA2D_FGPFCCR_ALPHA ((uint32_t)0xFF000000)
   --  unsupported macro: DMA2D_FGCOLR_BLUE ((uint32_t)0x000000FF)
   --  unsupported macro: DMA2D_FGCOLR_GREEN ((uint32_t)0x0000FF00)
   --  unsupported macro: DMA2D_FGCOLR_RED ((uint32_t)0x00FF0000)
   --  unsupported macro: DMA2D_BGPFCCR_CM ((uint32_t)0x0000000F)
   --  unsupported macro: DMA2D_BGPFCCR_CCM ((uint32_t)0x00000010)
   --  unsupported macro: DMA2D_BGPFCCR_START ((uint32_t)0x00000020)
   --  unsupported macro: DMA2D_BGPFCCR_CS ((uint32_t)0x0000FF00)
   --  unsupported macro: DMA2D_BGPFCCR_AM ((uint32_t)0x00030000)
   --  unsupported macro: DMA2D_BGPFCCR_ALPHA ((uint32_t)0xFF000000)
   --  unsupported macro: DMA2D_BGCOLR_BLUE ((uint32_t)0x000000FF)
   --  unsupported macro: DMA2D_BGCOLR_GREEN ((uint32_t)0x0000FF00)
   --  unsupported macro: DMA2D_BGCOLR_RED ((uint32_t)0x00FF0000)
   --  unsupported macro: DMA2D_FGCMAR_MA ((uint32_t)0xFFFFFFFF)
   --  unsupported macro: DMA2D_BGCMAR_MA ((uint32_t)0xFFFFFFFF)
   --  unsupported macro: DMA2D_OPFCCR_CM ((uint32_t)0x00000007)
   --  unsupported macro: DMA2D_OCOLR_BLUE_1 ((uint32_t)0x000000FF)
   --  unsupported macro: DMA2D_OCOLR_GREEN_1 ((uint32_t)0x0000FF00)
   --  unsupported macro: DMA2D_OCOLR_RED_1 ((uint32_t)0x00FF0000)
   --  unsupported macro: DMA2D_OCOLR_ALPHA_1 ((uint32_t)0xFF000000)
   --  unsupported macro: DMA2D_OCOLR_BLUE_2 ((uint32_t)0x0000001F)
   --  unsupported macro: DMA2D_OCOLR_GREEN_2 ((uint32_t)0x000007E0)
   --  unsupported macro: DMA2D_OCOLR_RED_2 ((uint32_t)0x0000F800)
   --  unsupported macro: DMA2D_OCOLR_BLUE_3 ((uint32_t)0x0000001F)
   --  unsupported macro: DMA2D_OCOLR_GREEN_3 ((uint32_t)0x000003E0)
   --  unsupported macro: DMA2D_OCOLR_RED_3 ((uint32_t)0x00007C00)
   --  unsupported macro: DMA2D_OCOLR_ALPHA_3 ((uint32_t)0x00008000)
   --  unsupported macro: DMA2D_OCOLR_BLUE_4 ((uint32_t)0x0000000F)
   --  unsupported macro: DMA2D_OCOLR_GREEN_4 ((uint32_t)0x000000F0)
   --  unsupported macro: DMA2D_OCOLR_RED_4 ((uint32_t)0x00000F00)
   --  unsupported macro: DMA2D_OCOLR_ALPHA_4 ((uint32_t)0x0000F000)
   --  unsupported macro: DMA2D_OMAR_MA ((uint32_t)0xFFFFFFFF)
   --  unsupported macro: DMA2D_OOR_LO ((uint32_t)0x00003FFF)
   --  unsupported macro: DMA2D_NLR_NL ((uint32_t)0x0000FFFF)
   --  unsupported macro: DMA2D_NLR_PL ((uint32_t)0x3FFF0000)
   --  unsupported macro: DMA2D_LWR_LW ((uint32_t)0x0000FFFF)
   --  unsupported macro: DMA2D_AMTCR_EN ((uint32_t)0x00000001)
   --  unsupported macro: DMA2D_AMTCR_DT ((uint32_t)0x0000FF00)
  --**************************************************************************** 
  --                                                                             
  --                             DMA Controller                                  
  --                                                                             
  --**************************************************************************** 
  --*******************  Bits definition for DMA_SxCR register  **************** 
  --*******************  Bits definition for DMA_SxCNDTR register  ************* 
  --*******************  Bits definition for DMA_SxFCR register  *************** 
  --*******************  Bits definition for DMA_LISR register  **************** 
  --*******************  Bits definition for DMA_HISR register  **************** 
  --*******************  Bits definition for DMA_LIFCR register  *************** 
  --*******************  Bits definition for DMA_HIFCR  register  *************** 
  --**************************************************************************** 
  --                                                                             
  --                         AHB Master DMA2D Controller (DMA2D)                 
  --                                                                             
  --**************************************************************************** 
  --*******************  Bit definition for DMA2D_CR register  ***************** 
  --*******************  Bit definition for DMA2D_ISR register  **************** 
  --*******************  Bit definition for DMA2D_IFSR register  *************** 
  --*******************  Bit definition for DMA2D_FGMAR register  ************** 
  --*******************  Bit definition for DMA2D_FGOR register  *************** 
  --*******************  Bit definition for DMA2D_BGMAR register  ************** 
  --*******************  Bit definition for DMA2D_BGOR register  *************** 
  --*******************  Bit definition for DMA2D_FGPFCCR register  ************ 
  --*******************  Bit definition for DMA2D_FGCOLR register  ************* 
  --*******************  Bit definition for DMA2D_BGPFCCR register  ************ 
  --*******************  Bit definition for DMA2D_BGCOLR register  ************* 
  --*******************  Bit definition for DMA2D_FGCMAR register  ************* 
  --*******************  Bit definition for DMA2D_BGCMAR register  ************* 
  --*******************  Bit definition for DMA2D_OPFCCR register  ************* 
  --*******************  Bit definition for DMA2D_OCOLR register  ************** 
  --!<Mode_ARGB8888/RGB888  
  --!<Mode_RGB565  
  --!<Mode_ARGB1555  
  --!<Mode_ARGB4444  
  --*******************  Bit definition for DMA2D_OMAR register  *************** 
  --*******************  Bit definition for DMA2D_OOR register  **************** 
  --*******************  Bit definition for DMA2D_NLR register  **************** 
  --*******************  Bit definition for DMA2D_LWR register  **************** 
  --*******************  Bit definition for DMA2D_AMTCR register  ************** 
  --*******************  Bit definition for DMA2D_FGCLUT register  ************* 
  --*******************  Bit definition for DMA2D_BGCLUT register  ************* 
  --* 
  --  * @brief DMA Controller
  --   

  --!< DMA stream x configuration register       
   type DMA_Stream_TypeDef is record
      CR : aliased stdint_h.uint32_t;  -- dma.h:323
      NDTR : aliased stdint_h.uint32_t;  -- dma.h:324
      PAR : aliased stdint_h.uint32_t;  -- dma.h:325
      M0AR : aliased stdint_h.uint32_t;  -- dma.h:326
      M1AR : aliased stdint_h.uint32_t;  -- dma.h:327
      FCR : aliased stdint_h.uint32_t;  -- dma.h:328
   end record;
   pragma Convention (C_Pass_By_Copy, DMA_Stream_TypeDef);  -- dma.h:329

   --  skipped anonymous struct anon_0

  --!< DMA stream x number of data register      
  --!< DMA stream x peripheral address register  
  --!< DMA stream x memory 0 address register    
  --!< DMA stream x memory 1 address register    
  --!< DMA stream x FIFO control register        
  --!< DMA low interrupt status register,      Address offset: 0x00  
   type DMA_TypeDef is record
      LISR : aliased stdint_h.uint32_t;  -- dma.h:333
      HISR : aliased stdint_h.uint32_t;  -- dma.h:334
      LIFCR : aliased stdint_h.uint32_t;  -- dma.h:335
      HIFCR : aliased stdint_h.uint32_t;  -- dma.h:336
   end record;
   pragma Convention (C_Pass_By_Copy, DMA_TypeDef);  -- dma.h:337

   --  skipped anonymous struct anon_1

  --!< DMA high interrupt status register,     Address offset: 0x04  
  --!< DMA low interrupt flag clear register,  Address offset: 0x08  
  --!< DMA high interrupt flag clear register, Address offset: 0x0C  
  --* 
  --  * @brief DMA2D Controller
  --   

  --!< DMA2D Control Register,                         Address offset: 0x00  
   type DMA2D_TypeDef_RESERVED_array is array (0 .. 235) of aliased stdint_h.uint32_t;
   type DMA2D_TypeDef_FGCLUT_array is array (0 .. 255) of aliased stdint_h.uint32_t;
   type DMA2D_TypeDef_BGCLUT_array is array (0 .. 255) of aliased stdint_h.uint32_t;
   type DMA2D_TypeDef is record
      CR : aliased stdint_h.uint32_t;  -- dma.h:345
      ISR : aliased stdint_h.uint32_t;  -- dma.h:346
      IFCR : aliased stdint_h.uint32_t;  -- dma.h:347
      FGMAR : aliased stdint_h.uint32_t;  -- dma.h:348
      FGOR : aliased stdint_h.uint32_t;  -- dma.h:349
      BGMAR : aliased stdint_h.uint32_t;  -- dma.h:350
      BGOR : aliased stdint_h.uint32_t;  -- dma.h:351
      FGPFCCR : aliased stdint_h.uint32_t;  -- dma.h:352
      FGCOLR : aliased stdint_h.uint32_t;  -- dma.h:353
      BGPFCCR : aliased stdint_h.uint32_t;  -- dma.h:354
      BGCOLR : aliased stdint_h.uint32_t;  -- dma.h:355
      FGCMAR : aliased stdint_h.uint32_t;  -- dma.h:356
      BGCMAR : aliased stdint_h.uint32_t;  -- dma.h:357
      OPFCCR : aliased stdint_h.uint32_t;  -- dma.h:358
      OCOLR : aliased stdint_h.uint32_t;  -- dma.h:359
      OMAR : aliased stdint_h.uint32_t;  -- dma.h:360
      OOR : aliased stdint_h.uint32_t;  -- dma.h:361
      NLR : aliased stdint_h.uint32_t;  -- dma.h:362
      LWR : aliased stdint_h.uint32_t;  -- dma.h:363
      AMTCR : aliased stdint_h.uint32_t;  -- dma.h:364
      RESERVED : aliased DMA2D_TypeDef_RESERVED_array;  -- dma.h:365
      FGCLUT : aliased DMA2D_TypeDef_FGCLUT_array;  -- dma.h:366
      BGCLUT : aliased DMA2D_TypeDef_BGCLUT_array;  -- dma.h:367
   end record;
   pragma Convention (C_Pass_By_Copy, DMA2D_TypeDef);  -- dma.h:368

   --  skipped anonymous struct anon_2

  --!< DMA2D Interrupt Status Register,                Address offset: 0x04  
  --!< DMA2D Interrupt Flag Clear Register,            Address offset: 0x08  
  --!< DMA2D Foreground Memory Address Register,       Address offset: 0x0C  
  --!< DMA2D Foreground Offset Register,               Address offset: 0x10  
  --!< DMA2D Background Memory Address Register,       Address offset: 0x14  
  --!< DMA2D Background Offset Register,               Address offset: 0x18  
  --!< DMA2D Foreground PFC Control Register,          Address offset: 0x1C  
  --!< DMA2D Foreground Color Register,                Address offset: 0x20  
  --!< DMA2D Background PFC Control Register,          Address offset: 0x24  
  --!< DMA2D Background Color Register,                Address offset: 0x28  
  --!< DMA2D Foreground CLUT Memory Address Register,  Address offset: 0x2C  
  --!< DMA2D Background CLUT Memory Address Register,  Address offset: 0x30  
  --!< DMA2D Output PFC Control Register,              Address offset: 0x34  
  --!< DMA2D Output Color Register,                    Address offset: 0x38  
  --!< DMA2D Output Memory Address Register,           Address offset: 0x3C  
  --!< DMA2D Output Offset Register,                   Address offset: 0x40  
  --!< DMA2D Number of Line Register,                  Address offset: 0x44  
  --!< DMA2D Line Watermark Register,                  Address offset: 0x48  
  --!< DMA2D AHB Master Timer Configuration Register,  Address offset: 0x4C  
  --!< Reserved, 0x50-0x3FF  
  --!< DMA2D Foreground CLUT,                          Address offset:400-7FF  
  --!< DMA2D Background CLUT,                          Address offset:800-BFF  
end dma_h;
