{
 "awd_id": "8451822",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Presidential Young Investigator Award:  Computer Tools for  VLSI",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Robert B Grafton",
 "awd_eff_date": "1985-09-01",
 "awd_exp_date": "1991-07-31",
 "tot_intn_awd_amt": 312000.0,
 "awd_amount": 312000.0,
 "awd_min_amd_letter_date": "1985-09-03",
 "awd_max_amd_letter_date": "1989-10-12",
 "awd_abstract_narration": "This research program explores the use of computer tools for VLSI.  One         problem being studied is expediting the synthesis-verification cycle            inherent in computer-aided design.  In all large designs, a substantial         portion of effort is made implementing and verifying design changes.            Although tools are available to aid in checking the design, these tools         start the verification from scratch each time they are run.  By                 designing a verification tool that accepts changes to the design                interactively, it is possible to reduce the time and cost required to           design integrated circuits.  In addition to working on methods to               improve tool performance, the research is looking at tools to improve           chip performance.  Using background information in both circuit design          and CAD tools, methods are investigated to incorporate design knowledge         initially into analysis tools, with the ultimate goal of incorporating          these ideas into synthesis tools.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Mark",
   "pi_last_name": "Horowitz",
   "pi_mid_init": "A",
   "pi_sufx_name": "",
   "pi_full_name": "Mark A Horowitz",
   "pi_email_addr": "horowitz@stanford.edu",
   "nsf_id": "000235625",
   "pi_start_date": "1985-09-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Stanford University",
  "inst_street_address": "450 JANE STANFORD WAY",
  "inst_street_address_2": "",
  "inst_city_name": "STANFORD",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "6507232300",
  "inst_zip_code": "943052004",
  "inst_country_name": "United States",
  "cong_dist_code": "16",
  "st_cong_dist_code": "CA16",
  "org_lgl_bus_name": "THE LELAND STANFORD JUNIOR UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "HJD6G4D6TJY5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "145700",
   "pgm_ele_name": "COMPUTER ENGINEERING (OTHER)"
  },
  {
   "pgm_ele_code": "147500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  },
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9227",
   "pgm_ref_txt": "PRESID. YOUNG INVESTIGATORS"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1985,
   "fund_oblg_amt": 62500.0
  },
  {
   "fund_oblg_fiscal_yr": 1986,
   "fund_oblg_amt": 62500.0
  },
  {
   "fund_oblg_fiscal_yr": 1987,
   "fund_oblg_amt": 62500.0
  },
  {
   "fund_oblg_fiscal_yr": 1988,
   "fund_oblg_amt": 62500.0
  },
  {
   "fund_oblg_fiscal_yr": 1990,
   "fund_oblg_amt": 62000.0
  }
 ],
 "por": null
}