Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 20:02:27 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.281        0.000                      0                 1070        0.046        0.000                      0                 1070        3.750        0.000                       0                   418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.281        0.000                      0                 1066        0.046        0.000                      0                 1066        3.750        0.000                       0                   418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.583        0.000                      0                    4        1.381        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.625ns (28.732%)  route 6.511ns (71.268%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.702     9.563    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  L_reg/out_sig0_carry_i_15/O
                         net (fo=13, routed)          0.993    10.680    L_reg/D_registers_q_reg[7][1]_0
    SLICE_X51Y64         LUT4 (Prop_lut4_I2_O)        0.124    10.804 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.804    alum/ram_reg_i_41_0[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.354    alum/out_sig0_carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.468 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.468    alum/out_sig0_carry__0_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.802 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.569    12.371    alum/data0[9]
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.303    12.674 r  alum/ram_reg_i_65/O
                         net (fo=1, routed)           0.295    12.969    sm/D_registers_q_reg[7][9]
    SLICE_X53Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.093 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.326    13.419    display/ram_reg_12
    SLICE_X49Y69         LUT5 (Prop_lut5_I3_O)        0.124    13.543 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.724    14.267    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 1.802ns (18.797%)  route 7.785ns (81.203%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.701     9.562    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.686 r  L_reg/out_sig0_carry_i_16/O
                         net (fo=15, routed)          1.195    10.881    L_reg/D_registers_q_reg[3][0]_2
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.152    11.033 f  L_reg/D_states_q[7]_i_42/O
                         net (fo=4, routed)           0.482    11.515    L_reg/D_registers_q_reg[3][0]_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326    11.841 r  L_reg/D_states_q[7]_i_21/O
                         net (fo=6, routed)           0.746    12.587    sm/D_states_q[5]_i_4_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.711 r  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.653    13.364    sm/D_states_q[2]_i_20_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.488 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.574    14.062    sm/D_states_q[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124    14.186 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.532    14.718    sm/D_states_d__0[2]
    SLICE_X49Y67         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.433    14.837    sm/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)       -0.058    15.016    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 1.678ns (17.845%)  route 7.725ns (82.155%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.701     9.562    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.686 f  L_reg/out_sig0_carry_i_16/O
                         net (fo=15, routed)          1.195    10.881    L_reg/D_registers_q_reg[3][0]_2
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.152    11.033 r  L_reg/D_states_q[7]_i_42/O
                         net (fo=4, routed)           0.482    11.515    L_reg/D_registers_q_reg[3][0]_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326    11.841 f  L_reg/D_states_q[7]_i_21/O
                         net (fo=6, routed)           0.826    12.667    forLoop_idx_0_359312966[2].cond_butt_dirs/D_states_q_reg[0]_rep__1_1
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    12.791 f  forLoop_idx_0_359312966[2].cond_butt_dirs/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.498    13.289    sm/D_states_q_reg[0]_rep__1_1
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          1.121    14.534    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y71         FDSE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.429    14.833    sm/clk_IBUF_BUFG
    SLICE_X49Y71         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X49Y71         FDSE (Setup_fdse_C_CE)      -0.205    14.865    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 1.678ns (17.845%)  route 7.725ns (82.155%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.701     9.562    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.686 f  L_reg/out_sig0_carry_i_16/O
                         net (fo=15, routed)          1.195    10.881    L_reg/D_registers_q_reg[3][0]_2
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.152    11.033 r  L_reg/D_states_q[7]_i_42/O
                         net (fo=4, routed)           0.482    11.515    L_reg/D_registers_q_reg[3][0]_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326    11.841 f  L_reg/D_states_q[7]_i_21/O
                         net (fo=6, routed)           0.826    12.667    forLoop_idx_0_359312966[2].cond_butt_dirs/D_states_q_reg[0]_rep__1_1
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    12.791 f  forLoop_idx_0_359312966[2].cond_butt_dirs/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.498    13.289    sm/D_states_q_reg[0]_rep__1_1
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          1.121    14.534    sm/D_states_q[7]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.429    14.833    sm/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.865    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 2.493ns (27.510%)  route 6.569ns (72.490%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.702     9.563    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  L_reg/out_sig0_carry_i_15/O
                         net (fo=13, routed)          0.993    10.680    L_reg/D_registers_q_reg[7][1]_0
    SLICE_X51Y64         LUT4 (Prop_lut4_I2_O)        0.124    10.804 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.804    alum/ram_reg_i_41_0[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.354    alum/out_sig0_carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.667 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.616    12.283    alum/data0[7]
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.306    12.589 r  alum/ram_reg_i_71/O
                         net (fo=1, routed)           0.457    13.046    sm/D_registers_q_reg[7][7]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    13.170 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.314    13.484    display/ram_reg_16
    SLICE_X51Y68         LUT5 (Prop_lut5_I3_O)        0.124    13.608 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.585    14.193    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 2.625ns (29.156%)  route 6.378ns (70.844%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.702     9.563    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  L_reg/out_sig0_carry_i_15/O
                         net (fo=13, routed)          0.993    10.680    L_reg/D_registers_q_reg[7][1]_0
    SLICE_X51Y64         LUT4 (Prop_lut4_I2_O)        0.124    10.804 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.804    alum/ram_reg_i_41_0[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.354    alum/out_sig0_carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.468 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.468    alum/out_sig0_carry__0_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.802 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.569    12.371    alum/data0[9]
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.303    12.674 r  alum/ram_reg_i_65/O
                         net (fo=1, routed)           0.295    12.969    sm/D_registers_q_reg[7][9]
    SLICE_X53Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.093 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.470    13.563    sm/D_ddr_q_reg_6
    SLICE_X49Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.687 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.447    14.134    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.555ns (28.435%)  route 6.430ns (71.565%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.850     9.711    L_reg/M_sm_ra1[0]
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.835 r  L_reg/ram_reg_i_66/O
                         net (fo=1, routed)           0.000     9.835    L_reg/ram_reg_i_66_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    10.044 r  L_reg/ram_reg_i_25/O
                         net (fo=9, routed)           0.885    10.929    L_reg/D_states_q_reg[0]_rep_3
    SLICE_X51Y66         LUT2 (Prop_lut2_I0_O)        0.297    11.226 r  L_reg/out_sig0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.226    alum/ram_reg_i_68_1[0]
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.773 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.427    12.200    alum/data0[10]
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.302    12.502 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.294    12.797    sm/D_registers_q_reg[7][10]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.921 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.427    13.348    display/ram_reg_10
    SLICE_X53Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.472 r  display/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.645    14.116    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 2.606ns (29.007%)  route 6.378ns (70.993%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.704     9.565    L_reg/M_sm_ra1[0]
    SLICE_X49Y65         LUT6 (Prop_lut6_I4_O)        0.124     9.689 r  L_reg/ram_reg_i_70/O
                         net (fo=1, routed)           0.000     9.689    L_reg/ram_reg_i_70_n_0
    SLICE_X49Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.906 r  L_reg/ram_reg_i_27/O
                         net (fo=9, routed)           0.757    10.663    L_reg/D_states_q_reg[0]_rep_0
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.299    10.962 r  L_reg/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    10.962    alum/ram_reg_i_33_2[3]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.338 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.338    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.557 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.746    12.303    alum/data1[8]
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.598 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.303    12.901    sm/D_registers_q_reg[7][8]
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.326    13.351    sm/D_ddr_q_reg_7
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124    13.475 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.640    14.115    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 2.493ns (27.750%)  route 6.491ns (72.250%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.702     9.563    L_reg/M_sm_ra1[0]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.687 r  L_reg/out_sig0_carry_i_15/O
                         net (fo=13, routed)          0.993    10.680    L_reg/D_registers_q_reg[7][1]_0
    SLICE_X51Y64         LUT4 (Prop_lut4_I2_O)        0.124    10.804 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.804    alum/ram_reg_i_41_0[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.354    alum/out_sig0_carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.667 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.616    12.283    alum/data0[7]
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.306    12.589 r  alum/ram_reg_i_71/O
                         net (fo=1, routed)           0.457    13.046    sm/D_registers_q_reg[7][7]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    13.170 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.364    13.535    sm/D_ddr_q_reg_8
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.659 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.456    14.115    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.618ns (29.192%)  route 6.350ns (70.808%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          1.443     7.030    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.627     7.781    sm/out_sig0_carry_i_59_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.905 f  sm/out_sig0_carry_i_36/O
                         net (fo=25, routed)          0.832     8.737    sm/out_sig0_carry_i_36_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.850     9.711    L_reg/M_sm_ra1[0]
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.835 r  L_reg/ram_reg_i_66/O
                         net (fo=1, routed)           0.000     9.835    L_reg/ram_reg_i_66_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    10.044 r  L_reg/ram_reg_i_25/O
                         net (fo=9, routed)           0.885    10.929    L_reg/D_states_q_reg[0]_rep_3
    SLICE_X51Y66         LUT2 (Prop_lut2_I0_O)        0.297    11.226 r  L_reg/out_sig0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.226    alum/ram_reg_i_68_1[0]
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.832 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.399    12.231    alum/data0[11]
    SLICE_X53Y66         LUT3 (Prop_lut3_I2_O)        0.306    12.537 r  alum/ram_reg_i_59/O
                         net (fo=1, routed)           0.264    12.801    sm/D_registers_q_reg[7][11]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.925 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.319    13.243    sm/D_ddr_q_reg_4
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.367 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.732    14.099    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.567     1.511    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.770    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.984    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.834     2.024    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.567     1.511    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.770    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.020    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1_n_6
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.834     2.024    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.927%)  route 0.319ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.989    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X56Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.927%)  route 0.319ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.989    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X56Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.927%)  route 0.319ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.989    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X56Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.927%)  route 0.319ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.989    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X56Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y63   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y66   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.934ns (18.720%)  route 4.055ns (81.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X48Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=123, routed)         1.703     7.290    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.150     7.440 r  sm/D_states_q[3]_i_5/O
                         net (fo=17, routed)          1.520     8.961    sm/D_states_q[3]_i_5_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.328     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.831    10.120    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.934ns (18.720%)  route 4.055ns (81.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X48Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=123, routed)         1.703     7.290    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.150     7.440 r  sm/D_states_q[3]_i_5/O
                         net (fo=17, routed)          1.520     8.961    sm/D_states_q[3]_i_5_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.328     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.831    10.120    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.934ns (18.720%)  route 4.055ns (81.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X48Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=123, routed)         1.703     7.290    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.150     7.440 r  sm/D_states_q[3]_i_5/O
                         net (fo=17, routed)          1.520     8.961    sm/D_states_q[3]_i_5_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.328     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.831    10.120    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.934ns (18.720%)  route 4.055ns (81.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X48Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=123, routed)         1.703     7.290    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.150     7.440 r  sm/D_states_q[3]_i_5/O
                         net (fo=17, routed)          1.520     8.961    sm/D_states_q[3]_i_5_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.328     9.289 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.831    10.120    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.037%)  route 1.139ns (85.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_ddr_q_reg/Q
                         net (fo=97, routed)          0.821     2.461    sm/M_display_reading
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.318     2.825    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X55Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.037%)  route 1.139ns (85.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_ddr_q_reg/Q
                         net (fo=97, routed)          0.821     2.461    sm/M_display_reading
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.318     2.825    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X55Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.037%)  route 1.139ns (85.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_ddr_q_reg/Q
                         net (fo=97, routed)          0.821     2.461    sm/M_display_reading
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.318     2.825    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X55Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.037%)  route 1.139ns (85.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_ddr_q_reg/Q
                         net (fo=97, routed)          0.821     2.461    sm/M_display_reading
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.506 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.318     2.825    fifo_reset_cond/AS[0]
    SLICE_X55Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X55Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.381    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.303ns  (logic 11.177ns (32.583%)  route 23.126ns (67.417%))
  Logic Levels:           29  (CARRY4=7 LUT3=5 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.462 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.462    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.798 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.601    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.295    29.896 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.263    30.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.283 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.850    31.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.257 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.623    31.880    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    32.004 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.005    33.008    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.153    33.161 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.537    35.699    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    39.435 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.435    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.238ns  (logic 10.906ns (31.854%)  route 23.332ns (68.146%))
  Logic Levels:           29  (CARRY4=7 LUT3=5 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.462 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.462    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.798 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.601    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.295    29.896 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.263    30.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.283 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.850    31.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.257 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.623    31.880    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    32.004 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.005    33.008    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.124    33.132 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.744    35.876    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    39.370 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.370    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.992ns  (logic 10.804ns (31.784%)  route 23.188ns (68.216%))
  Logic Levels:           26  (CARRY4=5 LUT2=1 LUT3=6 LUT4=5 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.564 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.675    29.239    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.325    29.564 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.793    30.357    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.327    30.684 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.857    31.540    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.124    31.664 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.893    32.558    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.124    32.682 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.925    35.607    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.124 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.124    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.972ns  (logic 11.184ns (32.921%)  route 22.788ns (67.079%))
  Logic Levels:           29  (CARRY4=7 LUT3=5 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.462 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.462    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.798 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.601    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.295    29.896 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.263    30.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.283 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.850    31.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.257 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.623    31.880    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    32.004 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.609    32.613    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.150    32.763 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.595    35.358    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    39.104 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.104    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.945ns  (logic 11.165ns (32.891%)  route 22.780ns (67.109%))
  Logic Levels:           29  (CARRY4=7 LUT3=5 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.462 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.462    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.798 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.601    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.295    29.896 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.263    30.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.283 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.850    31.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.257 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.623    31.880    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    32.004 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.612    32.616    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.150    32.766 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.585    35.350    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    39.077 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.077    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.909ns  (logic 11.280ns (33.265%)  route 22.629ns (66.735%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.671     7.323    L_reg/D_registers_q_reg[6][9]_0[6]
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.850     8.297    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.421 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.027     9.447    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.571 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.686    10.257    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.152    10.409 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862    11.272    L_reg/L_5adb3f9d_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.598 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.598    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.178 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.520    12.697    L_reg/L_5adb3f9d_remainder0_3[2]
    SLICE_X41Y68         LUT6 (Prop_lut6_I1_O)        0.302    12.999 f  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.340    14.339    L_reg/i__carry_i_13__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.463 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           1.043    15.506    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.152    15.658 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.898    16.556    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.908 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.705    17.612    L_reg/i__carry_i_19__4_n_0
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.356    17.968 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.680    18.648    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.358    19.006 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.972    19.979    L_reg/i__carry_i_12__1_n_0
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.355    20.334 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.520    20.854    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.380 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.380    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.693 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           0.974    22.667    L_reg/L_5adb3f9d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y68         LUT4 (Prop_lut4_I3_O)        0.328    22.995 f  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.033    24.027    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.328    24.355 r  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.992    25.347    L_reg/i__carry_i_14__3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I0_O)        0.124    25.471 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.446    25.917    L_reg/i__carry_i_9__4_n_0
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.149    26.066 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.521    26.586    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.179 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.179    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.293 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.293    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.606 f  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.234    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.306    28.540 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.404    28.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.068 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.500    29.569    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.118    29.687 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.686    30.373    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.326    30.699 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.507    32.206    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.124    32.330 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.166    35.496    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.043 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.043    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.828ns  (logic 10.919ns (32.277%)  route 22.910ns (67.723%))
  Logic Levels:           29  (CARRY4=7 LUT3=5 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.462 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.462    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.798 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.601    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.295    29.896 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.263    30.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.283 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.850    31.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.257 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.623    31.880    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    32.004 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.612    32.616    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124    32.740 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.714    35.454    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.960 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.960    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.639ns  (logic 11.284ns (33.543%)  route 22.356ns (66.457%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.671     7.323    L_reg/D_registers_q_reg[6][9]_0[6]
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.850     8.297    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.421 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.027     9.447    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.571 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.686    10.257    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.152    10.409 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862    11.272    L_reg/L_5adb3f9d_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.598 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.598    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.178 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.520    12.697    L_reg/L_5adb3f9d_remainder0_3[2]
    SLICE_X41Y68         LUT6 (Prop_lut6_I1_O)        0.302    12.999 f  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.340    14.339    L_reg/i__carry_i_13__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.463 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           1.043    15.506    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.152    15.658 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.898    16.556    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.908 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.705    17.612    L_reg/i__carry_i_19__4_n_0
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.356    17.968 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.680    18.648    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.358    19.006 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.972    19.979    L_reg/i__carry_i_12__1_n_0
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.355    20.334 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.520    20.854    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.380 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.380    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.693 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           0.974    22.667    L_reg/L_5adb3f9d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y68         LUT4 (Prop_lut4_I3_O)        0.328    22.995 f  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.033    24.027    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.328    24.355 r  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.992    25.347    L_reg/i__carry_i_14__3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I0_O)        0.124    25.471 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.446    25.917    L_reg/i__carry_i_9__4_n_0
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.149    26.066 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.521    26.586    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.179 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.179    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.293 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.293    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.606 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.234    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.306    28.540 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.404    28.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.644    29.713    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.119    29.832 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.446    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.332    30.778 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.489    32.267    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.391 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.838    35.230    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.773 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.773    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.572ns  (logic 11.319ns (33.717%)  route 22.253ns (66.283%))
  Logic Levels:           28  (CARRY4=6 LUT2=5 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.671     7.323    L_reg/D_registers_q_reg[6][9]_0[6]
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.850     8.297    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.421 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.027     9.447    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.571 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.686    10.257    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.152    10.409 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862    11.272    L_reg/L_5adb3f9d_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.598 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.598    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.178 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.520    12.697    L_reg/L_5adb3f9d_remainder0_3[2]
    SLICE_X41Y68         LUT6 (Prop_lut6_I1_O)        0.302    12.999 f  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.340    14.339    L_reg/i__carry_i_13__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.463 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           1.043    15.506    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.152    15.658 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.898    16.556    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.908 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.705    17.612    L_reg/i__carry_i_19__4_n_0
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.356    17.968 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.680    18.648    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.358    19.006 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.972    19.979    L_reg/i__carry_i_12__1_n_0
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.355    20.334 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.520    20.854    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.380 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.380    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.693 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           0.974    22.667    L_reg/L_5adb3f9d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y68         LUT4 (Prop_lut4_I3_O)        0.328    22.995 f  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.033    24.027    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.328    24.355 r  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.992    25.347    L_reg/i__carry_i_14__3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I0_O)        0.124    25.471 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.446    25.917    L_reg/i__carry_i_9__4_n_0
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.149    26.066 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.521    26.586    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.179 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.179    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.293 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.293    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.606 r  timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.234    timerseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.306    28.540 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.404    28.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.644    29.713    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.119    29.832 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.446    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.332    30.778 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.484    32.262    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    32.386 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.740    35.127    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.706 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.706    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.520ns  (logic 10.936ns (32.626%)  route 22.584ns (67.374%))
  Logic Levels:           29  (CARRY4=7 LUT3=5 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          2.484     8.072    L_reg/D_registers_q_reg[2][9]_0[7]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.152     8.224 f  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.058     9.282    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_11_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.608 r  L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.969    10.577    L_reg/L_5adb3f9d_remainder0__0_carry__1_i_7_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.701 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.956    11.657    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.809 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.879    12.688    L_reg/L_5adb3f9d_remainder0__0_carry_i_9_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.348    13.036 r  L_reg/L_5adb3f9d_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.036    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.586    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.825 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.250    15.075    L_reg/L_5adb3f9d_remainder0[6]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.326    15.401 f  L_reg/i__carry__0_i_24/O
                         net (fo=7, routed)           1.157    16.558    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.328    16.886 r  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           1.086    17.972    L_reg/i__carry_i_24__1_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.152    18.124 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           1.108    19.232    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.354    19.586 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.676    20.262    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    20.594 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           0.945    21.539    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    21.663 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.663    aseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.303 f  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.833    23.136    L_reg/aseg_OBUF[10]_inst_i_18_0[3]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.334    23.470 f  L_reg/i__carry__0_i_13/O
                         net (fo=19, routed)          1.378    24.847    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.173 f  L_reg/i__carry__0_i_14/O
                         net (fo=5, routed)           0.661    25.834    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I2_O)        0.124    25.958 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.578    26.536    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.660 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.028    27.688    L_reg/i__carry_i_14_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.812 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.345 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.345    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.462 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.462    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.798 r  aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.601    aseg_driver/decimal_renderer/L_5adb3f9d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.295    29.896 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.263    30.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.283 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.850    31.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.257 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.623    31.880    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    32.004 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.609    32.613    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124    32.737 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.391    35.128    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    38.652 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.652    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.363ns (77.731%)  route 0.391ns (22.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.391     2.066    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.289 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.289    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.396ns (77.151%)  route 0.413ns (22.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.113    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.345 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.345    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.373ns (74.100%)  route 0.480ns (25.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.480     2.125    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.357 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.357    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.369ns (71.875%)  route 0.536ns (28.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.536     2.182    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.410 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.410    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.383ns (71.377%)  route 0.555ns (28.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.555     2.201    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.443 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.443    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.386ns (71.349%)  route 0.556ns (28.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.556     2.203    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.448 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.448    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.456ns (72.748%)  route 0.545ns (27.252%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.431     2.308    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.538 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.538    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_359312966[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 1.619ns (37.186%)  route 2.734ns (62.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.057     3.551    forLoop_idx_0_359312966[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.675 r  forLoop_idx_0_359312966[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.677     4.353    forLoop_idx_0_359312966[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_359312966[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    forLoop_idx_0_359312966[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_359312966[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_359312966[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 1.625ns (38.360%)  route 2.611ns (61.640%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.886     3.387    forLoop_idx_0_359312966[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.511 r  forLoop_idx_0_359312966[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.725     4.236    forLoop_idx_0_359312966[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_359312966[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    forLoop_idx_0_359312966[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_359312966[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 1.628ns (39.657%)  route 2.477ns (60.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.105    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 1.628ns (39.657%)  route 2.477ns (60.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.105    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 1.628ns (39.657%)  route 2.477ns (60.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.105    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 1.628ns (39.657%)  route 2.477ns (60.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.105    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 1.628ns (39.657%)  route 2.477ns (60.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.105    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.617ns (40.539%)  route 2.372ns (59.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.994     3.487    forLoop_idx_0_359312966[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.378     3.990    forLoop_idx_0_359312966[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.518     4.923    forLoop_idx_0_359312966[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 1.615ns (41.342%)  route 2.291ns (58.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.749     3.240    forLoop_idx_0_359312966[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.364 r  forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.543     3.906    forLoop_idx_0_359312966[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.503     4.907    forLoop_idx_0_359312966[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.622ns (42.865%)  route 2.163ns (57.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.832     3.331    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.455 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     3.785    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.307ns (29.539%)  route 0.732ns (70.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.557     0.819    forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.864 r  forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.175     1.039    forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.863     2.053    forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_1150938193[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.300ns (28.384%)  route 0.756ns (71.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.593     0.848    forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.893 r  forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.163     1.056    forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.857     2.047    forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_1150938193[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.311ns (26.737%)  route 0.853ns (73.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.010    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.164    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.304ns (25.757%)  route 0.875ns (74.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.687     0.945    forLoop_idx_0_359312966[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.990 r  forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.189     1.179    forLoop_idx_0_359312966[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.857     2.047    forLoop_idx_0_359312966[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_359312966[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.306ns (25.288%)  route 0.904ns (74.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.789     1.050    forLoop_idx_0_359312966[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.115     1.210    forLoop_idx_0_359312966[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.864     2.054    forLoop_idx_0_359312966[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_359312966[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.444%)  route 0.978ns (75.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.294    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.444%)  route 0.978ns (75.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.294    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.444%)  route 0.978ns (75.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.294    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.444%)  route 0.978ns (75.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.294    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.444%)  route 0.978ns (75.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.294    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





