# sv_uvm_basics
SystemVerilog &amp; UVM basics
