double_rate_hw_constraint_channels	,	F_30
ENOMEM	,	V_110
snd_pcm_hw_params	,	V_134
"setting ac97 reg 0x%x to rate %d\n"	,	L_3
IEC958_AES3_CON_FS_48000	,	V_47
AC97_GP_DRSS_MASK	,	V_66
snd_ac97_read	,	F_5
AC97_PCM_FRONT_DAC_RATE	,	V_51
ac97_pcm	,	V_1
snd_ac97_update_bits_nolock	,	F_6
snd_ac97_write_cache	,	F_15
rslots	,	V_115
cur_dbl	,	V_132
snd_pcm_runtime	,	V_146
IEC958_AES0_PRO_FS_48000	,	V_43
dev	,	V_130
tmp	,	V_49
exclusive	,	V_113
id	,	V_32
AC97_DOUBLE_RATE	,	V_50
AC97_SC_SPSR_MASK	,	V_37
rpcm	,	V_107
spdif_status	,	V_39
private_value	,	V_114
double_rate_channels	,	V_145
old	,	V_17
AC97_SLOT_PCM_SLEFT	,	V_77
bits	,	V_18
snd_ac97_set_rate	,	F_8
get_rates	,	F_17
AC97_EI_DACS_SLOT_SHIFT	,	V_74
params	,	V_135
SNDRV_PCM_RATE_48000	,	V_117
AC97_EI_SPDIF	,	V_23
reg_ok	,	V_123
rpcms	,	V_106
ac97_pcm_cfg	,	V_120
snd_ac97_pcm_assign	,	F_18
AC97_SLOT_LFE	,	V_80
AC97_SLOT_SPDIF_RIGHT2	,	V_86
AC97_SLOT_SPDIF_RIGHT1	,	V_84
GFP_KERNEL	,	V_109
ok_flag	,	V_122
AC97_SLOT_SPDIF_LEFT	,	V_81
AC97_SCAP_CENTER_LFE_DAC	,	V_61
get_slot_reg	,	F_1
card	,	V_129
hw_param_interval	,	F_28
ENODEV	,	V_24
IEC958_AES0_PRO_FS_32000	,	V_44
snd_ac97_update	,	F_10
flags	,	V_25
CONFIG_SND_AC97_POWER_SAVE	,	F_26
snd_ac97_pcm_close	,	F_25
IEC958_AES3_CON_FS	,	V_45
copy_flag	,	V_112
reg_mutex	,	V_38
mutex_unlock	,	F_7
min	,	V_141
cidx	,	V_3
stream	,	V_8
IEC958_AES0_PRO_FS_44100	,	V_42
EBUSY	,	V_128
AC97_SLOT_PCM_LEFT	,	V_75
scaps	,	V_58
no_vra	,	V_116
u16	,	T_1
AC97_SPDIF	,	V_7
AC97_RATES_ADC	,	V_94
spin_unlock_irq	,	F_22
get_pslots	,	F_11
err	,	V_124
cfg	,	V_121
max	,	V_143
rate_cregs	,	V_13
SNDRV_PCM_RATE_88200	,	V_99
EAGAIN	,	V_131
rate_reg_tables	,	V_10
spdif_slots	,	V_68
i	,	V_88
kcalloc	,	F_19
regs	,	V_53
j	,	V_104
k	,	V_105
SNDRV_PCM_HW_PARAM_RATE	,	V_144
AC97_SC_SPSR_44K	,	V_34
AC97_SC_SPSR_32K	,	V_36
snd_ac97_bus	,	V_101
EINVAL	,	V_30
r	,	V_11
AC97_SCAP_SURROUND_DAC	,	V_59
AC97_SLOT_PCM_CENTER	,	V_79
avail_slots	,	V_108
snd_pcm_hw_rule_add	,	F_32
AC97_RATES_SPDIF	,	V_96
AC97_EXTENDED_STATUS	,	V_28
mutex_lock	,	F_4
aslots	,	V_133
AC97_EA_DRA	,	V_64
sbits	,	V_21
AC97_SLOT_PCM_RIGHT_0	,	V_119
AC97_PCM_MIC_ADC_RATE	,	V_52
AC97_SLOT_PCM_LEFT_0	,	V_118
IEC958_AES0_PRO_FS	,	V_41
AC97_CSR_SPDIF	,	V_31
bus	,	V_62
pcms_count	,	V_102
rate_table	,	V_12
"invalid AC97 slot %i?\n"	,	L_2
used_slots	,	V_127
dev_dbg	,	F_24
spdif	,	V_6
SNDRV_PCM_RATE_64000	,	V_98
reg	,	V_19
AC97_EA_VRA	,	V_56
AC97_RATES_FRONT_DAC	,	V_91
spin_lock_irq	,	F_21
snd_interval_refine	,	F_29
AC97_EA_VRM	,	V_54
AC97_PCM_LFE_DAC_RATE	,	V_60
bus_lock	,	V_126
snd_ac97_update_bits	,	F_3
AC97_RATES_MIC_ADC	,	V_95
AC97_GENERAL_PURPOSE	,	V_65
SNDRV_PCM_RATE_96000	,	V_100
SNDRV_PCM_HW_PARAM_CHANNELS	,	V_140
double_rate_hw_constraint_rate	,	F_27
ac97_is_rev22	,	F_13
runtime	,	V_147
AC97_PCM_CFG_SPDIF	,	V_125
es	,	V_70
snd_ac97_pcm_double_rate_rules	,	F_31
dbl	,	V_5
AC97_ID_CM9739	,	V_33
IEC958_AES3_CON_FS_32000	,	V_48
codec	,	V_97
slots	,	V_69
snd_ac97_pcm_open	,	F_20
"cannot find configuration for AC97 slot %i\n"	,	L_1
channels	,	V_139
AC97_CS_SPDIF	,	V_26
SNDRV_PCM_STREAM_PLAYBACK	,	V_9
set_spdif_rate	,	F_2
AC97_SLOT_PCM_SRIGHT	,	V_78
idx	,	V_89
AC97_SLOT_SPDIF_RIGHT	,	V_82
get_cslots	,	F_16
IEC958_AES0_PROFESSIONAL	,	V_40
IEC958_AES3_CON_FS_44100	,	V_46
ac97_is_audio	,	F_12
AC97_SCAP_INDEP_SDIN	,	V_111
AC97_PCM_LR_ADC_RATE	,	V_55
rule	,	V_137
single_rates	,	V_142
slot	,	V_4
AC97_GP_DRSS_78	,	V_67
dev_err	,	F_23
AC97_SLOT_PCM_RIGHT	,	V_76
ext_id	,	V_22
AC97_SLOT_MIC	,	V_87
rate	,	V_16
snd_ac97_update_power	,	F_9
ac97_can_amap	,	F_14
AC97_EI_DACS_SLOT_MASK	,	V_72
snd_pcm_hw_rule	,	V_136
pcm	,	V_2
addr	,	V_73
mask	,	V_20
AC97_SC_SPSR_48K	,	V_35
AC97_PCM_SURR_DAC_RATE	,	V_57
AC97_SLOT_SPDIF_LEFT1	,	V_83
AC97_SLOT_SPDIF_LEFT2	,	V_85
rates	,	V_90
AC97_SC_SPSR_SHIFT	,	V_27
ac97	,	V_15
AC97_EXTENDED_ID	,	V_71
pcms	,	V_103
"error in snd_ac97_set_rate: cidx=%d, reg=0x%x, rate=%d, err=%d\n"	,	L_4
AC97_EI_DRA	,	V_63
AC97_EA_SPDIF	,	V_29
snd_ac97	,	V_14
snd_interval	,	V_138
AC97_RATES_SURR_DAC	,	V_92
AC97_RATES_LFE_DAC	,	V_93
