	component send_cmd_pcie is
		port (
			clk                  : in  std_logic                     := 'X';             -- clk
			rst_n                : in  std_logic                     := 'X';             -- reset_n
			avalon_mm_read       : in  std_logic                     := 'X';             -- read
			avalon_mm_write      : in  std_logic                     := 'X';             -- write
			avalon_mm_addr       : in  std_logic_vector(15 downto 0) := (others => 'X'); -- address
			avalon_mm_write_data : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			avalon_mm_read_data  : out std_logic_vector(31 downto 0);                    -- readdata
			avalon_mm_rd_valid   : out std_logic;                                        -- readdatavalid
			start_ram_addr       : out std_logic_vector(5 downto 0);                     -- start_ram_addr
			send_cmd             : out std_logic                                         -- signal
		);
	end component send_cmd_pcie;

