EXT_NB_MCA_CFG	,	V_304
F10_CPUS	,	V_395
msrs_alloc	,	F_175
init_csrows	,	F_138
x4_vectors	,	V_276
f15h_select_dct	,	F_7
amd64_pvt	,	V_8
"%s: Error allocating mask\n"	,	L_123
pci_domain_nr	,	F_69
nbcfg	,	V_197
DRAM_RANGES	,	V_42
"    DCSM0[%d]=0x%08x reg: 0x%x\n"	,	L_59
ctl_name	,	V_385
dimm_ecc_en_mask	,	V_81
sym_size	,	V_274
pci_id2	,	V_301
edac_ctl_cap	,	V_340
decode_bus_error	,	F_120
pci_id1	,	V_300
dev	,	V_171
swap_limit	,	V_243
"UMC%d LRDIMM %dx rank multiply\n"	,	L_44
GENMASK	,	F_126
f2_id	,	V_409
DRAM_BASE_HI	,	V_186
MCI_STATUS_DEFERRED	,	V_295
PCI_FUNC	,	F_4
ARRAY_SIZE	,	F_15
"Total csrow%d pages: %u\n"	,	L_122
unlikely	,	F_24
UMC_ECC_CHIPKILL_CAP	,	V_378
"F3xB0 (Online Spare): 0x%08x\n"	,	L_49
err_enable	,	V_421
min_scrubrate	,	V_34
node_to_amd_nb	,	F_73
hole_off	,	V_234
"nr_pages/channel: %u\n"	,	L_119
edac_pci_create_generic_ctl	,	F_168
diff	,	V_207
csmask	,	V_50
edac_mc_find	,	F_26
f1x_lookup_addr_in_dct	,	F_110
"UMC%d DIMM cfg: 0x%x\n"	,	L_33
"(range %d) SystemAddr= 0x%llx Limit=0x%llx\n"	,	L_82
EDAC_S4ECD4ED	,	V_342
umc_cap_hi	,	V_110
nr_pages	,	V_327
csbase	,	V_49
"unknown syndrome 0x%04x - "	,	L_65
size	,	V_219
"F1 not found: device 0x%x (broken BIOS?)\n"	,	L_103
F15H_M60H_SCRCTRL	,	V_27
read_dram_ctl_register	,	F_93
"UMC%d UMC cfg: 0x%x\n"	,	L_34
setup_pci_device	,	F_167
"ganged"	,	L_72
""	,	L_91
pci_write_bits32	,	F_13
UMCCH_DIMM_CFG	,	V_306
find_mc_by_sys_addr	,	F_22
"UMC%d ECC bad symbol: 0x%x\n"	,	L_37
dimm_info	,	V_332
NBCAP_CHIPKILL	,	V_117
UMC_ECC_ENABLED	,	V_375
"no matching csrow for InputAddr 0x%lx (MC node %d)\n"	,	L_8
f10_dhar_offset	,	F_37
REVE_WIDTH_128	,	V_157
ev_comp	,	V_273
intlv_shift_table	,	V_68
"  TOP_MEM2 disabled\n"	,	L_109
err_add_mc	,	V_417
dram_intlv_en	,	F_23
"  data interleave for ECC: %s, DRAM cleared since last warm reset: %s\n"	,	L_75
EDAC_MC_LAYER_CHIP_SELECT	,	V_413
bw	,	V_32
DRAM_CONT_HIGH_OFF	,	V_263
"check memory DIMM configuration.\n"	,	L_130
determine_memory_type	,	F_61
dhar_offset	,	V_260
DCHR0	,	V_324
EDAC_MC	,	V_100
intlv_shift	,	V_70
mtype_cap	,	V_380
per_cpu_ptr	,	F_146
"syndrome(%x) not found\n"	,	L_87
amd64_read_pci_cfg	,	F_8
"Something is rotten in the state of Denmark.\n"	,	L_90
i	,	V_24
cmask	,	V_359
j	,	V_208
"F0 not found, device 0x%x (broken BIOS?)\n"	,	L_98
l	,	V_353
m	,	V_159
n	,	V_69
dram_addr	,	V_66
cs	,	V_127
"Cannot decode normalized address"	,	L_96
q	,	V_355
determine_ecc_sym_sz	,	F_133
s	,	V_270
pci_name	,	F_131
"  channel interleave: %s, "	,	L_76
"F3xE8 (NB Cap): 0x%08x\n"	,	L_46
dct_sel_baseaddr	,	F_94
"    (InputAddr &amp; ~CSMask)=0x%llx (CSBase &amp; ~CSMask)=0x%llx\n"	,	L_80
dhar_base	,	F_36
sys_addr_to_csrow	,	F_45
f15_m30h_determine_channel	,	F_100
"  Address range split per DCT: %s\n"	,	L_74
free_mc_sibling_devs	,	F_132
"F1xF0 (DRAM Hole Address): 0x%08x, base: 0x%08x, offset: 0x%08x\n"	,	L_50
report_gart_errors	,	V_425
online_spare	,	V_118
for_each_chip_select	,	F_31
DRAM_CONTROL	,	V_148
err_no_match	,	V_44
f1	,	V_177
f15_m30h_match_to_this_node	,	F_113
error_address_to_page_and_offset	,	F_44
"Error restoring NB MCGCTL settings!\n"	,	L_133
empty	,	V_333
"Hardware rejected DRAM ECC enable,"	,	L_129
family_types	,	V_393
reg	,	V_11
umc_instance_id	,	V_292
"  DramHoleValid: %s\n"	,	L_51
DRAM_BASE_LO	,	V_181
layers	,	V_403
get_cs_base_and_mask	,	F_28
dimm_cfg	,	V_106
f1x_swap_interleaved_region	,	F_111
ec	,	V_288
EC	,	F_122
ret	,	V_67
DCT_SEL_HI	,	V_222
dct_base	,	V_253
sys_addr_to_input_addr	,	F_43
DDR3_MODE	,	V_145
DRAM_CONT_LIMIT	,	V_262
dct_sel_high	,	V_229
"Failed to map error addr to a node"	,	L_92
is_virt_csrow	,	V_414
UMCCH_ECC_BAD_SYMBOL	,	V_108
DF_DHAR	,	V_317
pci_func	,	V_178
F0	,	V_302
F1	,	V_12
F2	,	V_17
pci_ctl	,	V_422
F3	,	V_28
"  x4 logical DIMMs present: L0: %s L1: %s L2: %s L3: %s\n"	,	L_30
k8_early_channel_count	,	F_63
F6	,	V_19
dram_type	,	V_90
chan_sel	,	V_247
dbam_to_cs	,	V_102
"%s: Family??? 0x%x\n"	,	L_63
ipid	,	V_294
amd64_cpuids	,	V_423
num_dcts_intlv	,	V_224
pci_get_device	,	F_68
amd64_get_dram_hole_info	,	F_33
edac_mc_add_mc_with_groups	,	F_160
amd_register_ecc_decoder	,	F_178
amd64_mc_err	,	F_46
m_cnt	,	V_122
"SysAddr 0x%lx translates to InputAddr 0x%lx\n"	,	L_16
tmp_cs	,	V_236
GENMASK_ULL	,	F_29
"Forcing ECC on!\n"	,	L_144
x86_match_cpu	,	F_171
cs_size	,	V_213
umc	,	V_79
dimm	,	V_94
"  DHAR info for node %d base 0x%lx offset 0x%lx size 0x%lx\n"	,	L_12
extcpu	,	V_161
"Illegal syndrome type: %u\n"	,	L_89
related	,	V_170
PCI_DEVICE_ID_AMD_15H_NB_F1	,	V_191
row_dct0	,	V_336
dct_memory_cleared	,	F_97
row_dct1	,	V_337
ecc_sym_sz	,	V_120
k8_map_sysaddr_to_csrow	,	F_77
mem_ctl_info	,	V_30
"F2: %s\n"	,	L_106
min_rate	,	V_23
"  Dram Memory Hoisting is DISABLED on this node %d\n"	,	L_11
F16_M30H_CPUS	,	V_399
misc	,	V_192
opstate_init	,	F_173
"    DCSM1[%d]=0x%08x reg: F2x%x\n"	,	L_62
wrmsr_on_cpus	,	F_149
get_cpus_on_this_dct_cpumask	,	F_139
"DRAM ECC disabled on this node, enabling...\n"	,	L_128
f10_process_possible_spare	,	F_106
mask1	,	V_139
length	,	V_298
mask0	,	V_138
nb_mce_en	,	V_370
HW_EVENT_ERR_DEFERRED	,	V_282
hi_range_sel	,	V_228
probe_one_instance	,	F_163
BIT	,	F_18
UMCCH_UMC_CAP_HI	,	V_310
SCRCTRL	,	V_29
ecc_type	,	V_277
"  DCSB1[%d]=0x%08x reg: 0x%x\n"	,	L_56
"    DCSM1[%d]=0x%08x reg: 0x%x\n"	,	L_60
f1_id	,	V_408
csrow_enabled	,	F_32
DECODE_OK	,	V_283
UMCCH_ECC_CTRL	,	V_309
hi	,	V_187
ENOMEM	,	V_360
"%s on 32-bit is unsupported. USE AT YOUR OWN RISK!\n"	,	L_148
select	,	V_226
amd64_warn	,	F_3
dbam	,	V_210
channel	,	V_199
UMCCH_BASE_ADDR	,	V_128
bit	,	V_78
dct_offset_en	,	V_259
dram_base	,	V_65
rdmsr_on_cpus	,	F_144
number	,	V_173
"Unsupported family!\n"	,	L_138
amd64_family_type	,	V_379
NBCAP	,	V_319
tmp	,	V_104
f1x_determine_channel	,	F_101
x86_model	,	V_391
err_ret	,	V_404
"MCA_SYND not valid - unknown syndrome and csrow"	,	L_95
early_channel_count	,	V_411
err_info	,	V_72
model	,	V_14
num_node_interleave_bits	,	F_40
"  DCTs operate in %s mode\n"	,	L_71
DCT_SEL_LO	,	V_220
amd64_edac_attr_groups	,	V_416
"disabled"	,	L_26
bits	,	V_41
get_error_address	,	F_64
ddr4_cs_size	,	F_87
rank_multiply	,	V_214
init_one_instance	,	F_156
err_pci	,	V_424
MEM_DDR	,	V_142
csrows	,	V_338
nbe	,	V_348
ecc_enabled	,	F_152
"   Normalized DCT addr: 0x%llx\n"	,	L_84
"-"	,	L_115
old_nbctl	,	V_366
DCSB1	,	V_131
DCSB0	,	V_130
status	,	V_286
extract_syndrome	,	F_124
in_addr	,	V_237
leg_mmio_hole	,	V_258
"Error probing instance: %d\n"	,	L_145
amd_nb_num	,	F_174
"UMC%d SDP ctrl: 0x%x\n"	,	L_35
f0_id	,	V_406
"F2x%d90 (DRAM Cfg Low): 0x%08x\n"	,	L_19
log_error	,	V_296
edac_mc_layer	,	V_402
skip	,	V_318
OFF	,	V_369
EDAC_MOD_STR	,	V_384
sys_addr_to_dram_addr	,	F_39
"Data width is not 128 bits - need more decoding\n"	,	L_67
chip_select_base	,	F_109
syndrome	,	V_200
DCLR0	,	V_323
"UMC%d ECC capable: %s, ChipKill ECC capable: %s\n"	,	L_40
nb_mce_enable	,	V_362
"128b"	,	L_28
u16	,	T_4
"F1: %s\n"	,	L_105
"Node %d: No enabled UMCs.\n"	,	L_134
DRAM_LIMIT_LO	,	V_184
"  DCSB1[%d]=0x%08x reg: F2x%x\n"	,	L_58
decode_syndrome	,	F_116
err	,	V_6
dram_addr_to_input_addr	,	F_42
MSR_K8_SYSCFG	,	V_314
"F2x110 (DCTSelLow): 0x%08x, High range addrs at: 0x%x\n"	,	L_70
find_umc_channel	,	F_125
x86_mask	,	V_392
"Failed to map error addr to a csrow"	,	L_93
f17_base_addr_to_cs_size	,	F_92
boot_cpu_data	,	V_372
dram_rw	,	F_72
f15_dbam_to_chip_select	,	F_89
off	,	V_179
HW_EVENT_ERR_CORRECTED	,	V_280
F15_CPUS	,	V_398
ddr3_lrdimm_cs_size	,	F_86
nbctl_valid	,	V_367
base_reg0	,	V_123
err_siblings	,	V_412
base_reg1	,	V_124
"1: node %d, NBCFG=0x%08x[DramEccEn: %d]\n"	,	L_127
F15_M30H_CPUS	,	V_396
x86	,	V_373
hole_size	,	V_63
amd_get_nb_id	,	F_65
DRAM_LOCAL_NODE_BASE	,	V_167
"address 0x%lx\n"	,	L_18
F10_ONLINE_SPARE	,	V_322
"%s"	,	L_137
lo	,	V_183
"Failed to translate InputAddr to csrow for "	,	L_17
dump_misc_regs	,	F_57
alias_channel	,	V_257
pci_read_config_dword	,	F_2
mce	,	V_158
pdev	,	V_2
"Enabled"	,	L_112
__f17h_set_scrubval	,	F_12
mci	,	V_31
"Unknown syndrome - possible error reporting race"	,	L_94
NUM_UMCS	,	V_82
u32	,	T_1
"x4"	,	L_54
ERR_CHANNEL	,	V_201
"  ECC capable: %s, ChipKill ECC capable: %s\n"	,	L_48
b_cnt	,	V_121
cs_found	,	V_240
dct_sel	,	V_225
get_csrow_nr_pages	,	F_137
set_scrub_rate	,	F_16
SWAP_INTLV_REG	,	V_246
cpk_en	,	V_377
cpu	,	V_347
MEM_FLAG_RDDR2	,	V_382
"using %s syndromes.\n"	,	L_52
MEM_EMPTY	,	V_154
addr_mask	,	V_218
"R"	,	L_114
dct_limit	,	V_254
nb	,	V_176
"   IntlvEn=%s; Range access: %s%s IntlvSel=%d DstNode=%d\n"	,	L_111
dct_sel_base_off	,	V_235
map_err_sym_to_channel	,	F_117
dct_interleave_enabled	,	F_98
err_post_init	,	V_410
chan_offset	,	V_252
cs1	,	V_98
cs0	,	V_97
"range for node %d with node interleaving enabled.\n"	,	L_5
KERN_INFO	,	V_426
"  DCSB0[%d]=0x%08x reg: 0x%x\n"	,	L_55
"F0x104 (DRAM Hole Address): 0x%08x, base: 0x%08x\n"	,	L_45
swap_base	,	V_242
"F6: %s\n"	,	L_102
"UMC%d x4 DIMMs present: %s\n"	,	L_42
DRAM_LOCAL_NODE_LIM	,	V_166
input_addr	,	V_59
csrow_info	,	V_331
"enabled"	,	L_25
ecc_ctrl	,	V_107
v_idx	,	V_271
edac_mc_handle_error	,	F_119
on	,	V_358
ON	,	V_364
UMCCH_SDP_CTRL	,	V_308
dev_name	,	V_386
amd64_write_pci_cfg	,	F_9
" LRDIMM %dx rank multiply\n"	,	L_20
F17_CPUS	,	V_401
f1x_match_to_this_node	,	F_112
dbam1	,	V_211
dbam0	,	V_212
__amd64_read_pci_cfg_dword	,	F_1
__fls	,	F_66
amd_cache_northbridges	,	F_172
online_spare_swap_done	,	F_107
DCT_CFG_SEL	,	V_13
amd64_err	,	F_130
"UMC%d UMC cap high: 0x%x\n"	,	L_39
u64	,	T_3
get_dram_limit	,	F_21
MEM_LRDDR4	,	V_111
MEM_LRDDR3	,	V_91
dram_ctrl	,	V_140
"    CSROW=%d CSBase=0x%llx CSMask=0x%llx\n"	,	L_79
row_dct1_pages	,	V_339
ERR_NODE	,	V_195
PP	,	F_123
hi_rng	,	V_231
K8_REV_E	,	V_64
K8_REV_D	,	V_206
dram_intlv_sel	,	F_25
base_bits	,	V_51
shift	,	V_203
f15_m60h_dbam_to_chip_select	,	F_90
nid	,	V_37
NBCFG_CHIPKILL	,	V_198
hw_event_mc_err_type	,	V_278
K8_REV_F	,	V_55
EDAC_FLAG_S4ECD4ED	,	V_341
__set_scrub_rate	,	F_14
"x8"	,	L_53
base1	,	V_137
find_mci_by_dev	,	F_165
PAGE_SHIFT	,	V_74
pr_warn	,	F_169
PAGE_MASK	,	V_75
f1x_get_norm_dct_addr	,	F_104
PCI_DEVICE_ID_AMD_15H_M60H_NB_F1	,	V_189
HW_EVENT_ERR_UNCORRECTED	,	V_281
fam_type	,	V_390
dct_cont_base_reg	,	V_255
ecc_enable_override	,	V_420
CONFIG_X86_32	,	F_179
dchr1	,	V_215
reg1	,	V_135
dchr0	,	V_144
UMC_SDP_INIT	,	V_84
umc_cfg	,	V_85
reg0	,	V_134
dct_ganging_enabled	,	F_11
devfn	,	V_7
PCI_DEVICE_ID_AMD_15H_M30H_NB_F1	,	V_190
"Error enabling ECC reporting over MCGCTL!\n"	,	L_126
remove_one_instance	,	F_164
dct_sel_hi	,	V_223
new_bw	,	V_22
F15_M60H_CPUS	,	V_397
umc_normaddr_to_sysaddr	,	F_128
GFP_KERNEL	,	V_349
"F2 not found: device 0x%x (broken BIOS?)\n"	,	L_104
msrs_free	,	F_181
device	,	V_169
"  DRAM range[%d], base: 0x%016llx; limit: 0x%016llx\n"	,	L_110
"  Intlv Shift=%d DramAddr=0x%lx maps to InputAddr=0x%lx\n"	,	L_15
"F0: %s\n"	,	L_100
ctrl	,	V_93
rw	,	V_320
": %d: %5dMB %d: %5dMB\n"	,	L_32
map_sysaddr_to_csrow	,	V_291
"Invalid error symbol: 0x%x\n"	,	L_88
"W"	,	L_116
found	,	V_43
msrs	,	V_351
MSR_K8_TOP_MEM2	,	V_315
vendor	,	V_168
MSR_K8_TOP_MEM1	,	V_312
enable_ecc_error_reporting	,	F_150
"core: %u, MCG_CTL: 0x%llx, NB MSR is %s\n"	,	L_124
ecc_en	,	V_371
ecc_stngs	,	V_419
chan_off	,	V_233
cpumask	,	V_346
NBCAP_DCT_DUAL	,	V_115
u8	,	T_2
f17_early_channel_count	,	F_84
EDAC_SECDED	,	V_343
bandwidth	,	V_26
"  Dram Memory Hoisting is DISABLED on this system\n"	,	L_10
scrubrates	,	V_25
f1x_map_sysaddr_to_csrow	,	F_115
reserve_mc_sibling_devs	,	F_129
kcalloc	,	F_158
dclr	,	V_88
online_spare_bad_dramcs	,	F_108
csrow_nr_orig	,	V_326
amd64_umc	,	V_103
__read_mc_regs_df	,	F_134
"node %d, NBCFG=0x%08x[ChipKillEccCap: %d|DramEccEn: %d]\n"	,	L_120
read_dct_base_mask	,	F_59
NBCFG	,	V_334
hweight_long	,	F_102
node_id	,	V_39
bus	,	V_172
"possible error reporting race\n"	,	L_66
"Hardware accepted DRAM ECC Enable\n"	,	L_131
intlv_en	,	V_40
"  revision %d for node %d does not support DHAR\n"	,	L_9
f16_dbam_to_chip_select	,	F_91
tmp_addr	,	V_165
lim	,	V_185
decode_umc_error	,	F_127
ERR_NORM_ADDR	,	V_285
llim	,	V_180
mask_bits	,	V_52
mc_node_id	,	V_60
f6_id	,	V_407
"%s(): PCI error report via EDAC not set\n"	,	L_147
"%s: error reading F%dx%03x.\n"	,	L_1
free_cpumask_var	,	F_147
ecc_msg	,	V_376
err_out	,	V_418
cs_mode	,	V_204
amd64_read_dct_pci_cfg	,	F_10
start_bit	,	V_162
synd	,	V_299
set_sdram_scrub_rate	,	V_388
"UMC%d UMC cap: 0x%x\n"	,	L_38
MEM_RDDR4	,	V_152
retval	,	V_35
MEM_RDDR2	,	V_147
WARN	,	F_62
edac_mode	,	V_329
ddr3	,	V_141
MEM_RDDR3	,	V_151
pci_dev	,	V_1
ops	,	V_101
channels	,	V_209
cpumask_var_t	,	T_5
edac_mem_types	,	V_325
ext_model	,	V_54
page	,	V_73
"All DIMMs support ECC:%s\n"	,	L_21
zalloc_cpumask_var	,	F_143
sys_addr	,	V_36
DRAM_CONT_BASE	,	V_261
"%s: error writing to F%dx%03x.\n"	,	L_2
csrow	,	V_46
ranges	,	V_182
scrubval	,	V_18
BUG_ON	,	F_41
intlv_sel	,	V_251
printk	,	F_180
size0	,	V_95
err_code	,	V_194
"F2x%d80 (DRAM Bank Address Mapping): 0x%08x\n"	,	L_85
for_each_cpu	,	F_145
per_family_init	,	F_155
"  TOP_MEM2: 0x%016llx\n"	,	L_108
kzalloc	,	F_157
size1	,	V_96
dhar_mem_hoist_valid	,	F_34
DRAM_LIMIT_HI	,	V_188
mask	,	V_48
cs_mask_nr	,	V_205
"UMC%d x16 DIMMs present: %s\n"	,	L_43
swap_reg	,	V_241
csrow_nr	,	V_216
ddr3_cs_size	,	F_85
"csrow: %d, channel: %d, DBAM idx: %d\n"	,	L_118
"Forcing ECC on is not recommended on newer systems. Please enable ECC in BIOS."	,	L_143
"sys_addr 0x%lx doesn't match any node\n"	,	L_6
dhar_valid	,	F_35
base0	,	V_136
hole_offset	,	V_62
"Disabled"	,	L_113
toggle_ecc_err_reporting	,	F_148
func	,	V_5
sdp_ctrl	,	V_83
chan_addr	,	V_248
XEC	,	F_121
"  DIMM type: %s\n"	,	L_117
NBCAP_SECDED	,	V_116
"revF or later "	,	L_140
f1x_early_channel_count	,	F_82
base	,	V_47
debug_display_dimm_sizes_df	,	F_49
pci_write_config_dword	,	F_6
MEM_RDDR	,	V_143
WIDTH_128	,	V_156
x8_vectors	,	V_275
"2: node %d, NBCFG=0x%08x[DramEccEn: %d]\n"	,	L_132
f1x_translate_sysaddr_to_cs	,	F_114
stepping	,	V_245
"no"	,	L_23
dct_high_range_enabled	,	F_95
mtype	,	V_345
amd_report_gart_errors	,	F_177
k8_dbam_to_chip_select	,	F_81
" MATCH csrow=%d\n"	,	L_81
fam	,	V_15
for_each_online_cpu	,	F_140
num_vecs	,	V_267
dct_cont_limit_reg	,	V_256
"Huh? Address is in the MMIO hole: 0x%016llx\n"	,	L_83
xec	,	V_287
addr_shift	,	V_53
dct_sel_interleave_addr	,	F_99
k8_dhar_offset	,	F_38
pvt_info	,	V_33
input_addr_to_csrow	,	F_30
"UMC%d ECC ctrl: 0x%x\n"	,	L_36
"  TOP_MEM:  0x%016llx\n"	,	L_107
"DCT%d chip selects:\n"	,	L_86
val	,	V_4
"InputAddr 0x%lx matches csrow %d (node %d)\n"	,	L_7
dct_data_intlv_enabled	,	F_96
dcsb	,	V_264
K8_CPUS	,	V_394
"UMC%d All DIMMs support ECC: %s\n"	,	L_41
dct_width	,	V_202
base_limit_match	,	F_19
dclr1	,	V_119
dclr0	,	V_87
"UMC%d chip selects:\n"	,	L_31
get_umc_base	,	F_53
"yes"	,	L_22
edac_type	,	V_328
restore_ecc_error_reporting	,	F_151
cpumask_set_cpu	,	F_141
src_mci	,	V_193
base_addr	,	V_217
"F6 not found: device 0x%x (broken BIOS?)\n"	,	L_99
pvt	,	V_9
cc6_base	,	V_164
pci_get_related_function	,	F_67
get_sdram_scrub_rate	,	V_389
__func__	,	V_45
__dump_misc_regs_df	,	F_52
dcsm	,	V_92
v_end	,	V_272
EDAC_FLAG_NONE	,	V_77
amd64_mc_warn	,	F_79
err_sym	,	V_269
"%s: sys_addr 0x%llx falls outside base/limit address"	,	L_4
amd_northbridge	,	V_175
ENODEV	,	V_303
flag	,	V_155
UMCCH_UMC_CFG	,	V_307
kfree	,	F_162
"MCT channel count: %d\n"	,	L_68
"using DHAR to translate SysAddr 0x%lx to DramAddr 0x%lx\n"	,	L_13
flags	,	V_361
range	,	V_174
"WTF error"	,	L_97
ecc_settings	,	V_357
EDAC_AMD64_VERSION	,	V_427
EDAC_FLAG_SECDED	,	V_86
out	,	V_356
amd_smn_read	,	F_54
"failed to map error addr 0x%lx to a node\n"	,	L_64
setup_mci_misc_attrs	,	F_154
"  PAR/ERR parity: %s\n"	,	L_24
MEM_FLAG_DDR2	,	V_381
err_free	,	V_405
"AMD64 EDAC driver v%s\n"	,	L_149
msr_val	,	V_311
get_dram_base	,	F_20
"MC node: %d, csrow: %d\n"	,	L_121
MEM_DDR2	,	V_146
MEM_DDR3	,	V_150
read_mc_regs	,	F_135
"  DCSB0[%d]=0x%08x reg: F2x%x\n"	,	L_57
MEM_DDR4	,	V_149
"  NB two channel DRAM capable: %s\n"	,	L_47
mask_reg0	,	V_125
amd64_edac_exit	,	F_182
NBCFG_ECC_ENABLE	,	V_335
mod_name	,	V_383
EINVAL	,	V_16
for_each_chip_select_mask	,	F_60
amd64_info	,	F_51
PCI_SLOT	,	F_70
pci_dev_put	,	F_76
"input addr: 0x%llx, DCT: %d\n"	,	L_78
__dump_misc_regs	,	F_55
prep_chip_selects	,	F_58
mask_reg1	,	V_126
__init	,	T_6
__exit	,	T_7
amd64_edac_init	,	F_170
chan	,	V_89
"NB MCE bank disabled, set MSR 0x%08x[4] on node %d to enable.\n"	,	L_135
edac_cap	,	V_76
edac_dbg	,	F_27
err_type	,	V_279
F10_NBSL_EXT_ERR_ECC	,	V_290
UMCCH_ADDR_CFG	,	V_112
EDAC_MC_LAYER_CHANNEL	,	V_415
umc_en_mask	,	V_80
get_channel_from_ecc_syndrome	,	F_78
hweight8	,	F_103
"failed edac_mc_add_mc()\n"	,	L_142
csbases	,	V_57
umc_base	,	V_105
msr	,	V_352
get_scrub_rate	,	F_17
end_bit	,	V_163
csels	,	V_56
ERR_CSROW	,	V_196
v_dim	,	V_268
"64b"	,	L_29
dhar	,	V_113
DBAM0	,	V_305
BIT_64	,	F_105
edac_mc_free	,	F_161
error_address	,	V_71
hole_base	,	V_61
nbcap	,	V_114
ddr2_cs_size	,	F_80
offset	,	V_3
determine_edac_cap	,	F_47
ecc_en_mask	,	V_374
UMCCH_UMC_CAP	,	V_109
rgn_size	,	V_244
DHAR	,	V_321
"DRAM Base[IntlvEn] junk value: 0x%x, BIOS bug?\n"	,	L_3
dct_sel_lo	,	V_221
NBCTL	,	V_365
rdmsrl	,	F_136
edac_printk	,	F_50
vectors	,	V_266
MSR_MCGCTL_NBE	,	V_354
instance_id	,	V_293
F17H_SCR_BASE_ADDR	,	V_21
DBAM_DIMM	,	F_83
"interleave bits selector: 0x%x\n"	,	L_77
F16_CPUS	,	V_400
NBSL_PP_OBS	,	V_289
read_dram_base_limit_regs	,	F_71
"revE or earlier "	,	L_141
intlv_addr	,	V_227
MSR_IA32_MCG_CTL	,	V_350
f17h_determine_edac_ctl_cap	,	F_153
DCSB_CS_ENABLE	,	V_265
__amd64_write_pci_cfg_dword	,	F_5
dct_sel_base_addr	,	V_232
"%s %sdetected (node %d).\n"	,	L_139
top_mem2	,	V_316
"Node %d: DRAM ECC %s.\n"	,	L_136
MCI_STATUS_SYNDV	,	V_297
"using DRAM Base register to translate SysAddr 0x%lx to DramAddr 0x%lx\n"	,	L_14
edac_mc_alloc	,	F_159
amd_unregister_ecc_decoder	,	F_184
edac_pci_release_generic_ctl	,	F_183
dct	,	V_10
"%s: error allocating mask\n"	,	L_125
"BaseAddr: 0x%x, AddrMask: 0x%x\n"	,	L_69
UMCCH_ADDR_MASK	,	V_129
"F3: %s\n"	,	L_101
addr	,	V_38
EDAC_NONE	,	V_330
nb_mce_bank_enabled_on_node	,	F_142
value	,	V_363
nb_ecc_prev	,	V_368
debug_display_dimm_sizes	,	F_56
temp	,	V_230
csmasks	,	V_58
channel_count	,	V_344
DCSM1	,	V_133
ctl_page_to_phys	,	V_387
cs_mask	,	V_239
"    DCSM0[%d]=0x%08x reg: F2x%x\n"	,	L_61
WARN_ON	,	F_75
ERR_SYND	,	V_284
DCSM0	,	V_132
mce_nid	,	V_160
edac_mc_del_mc	,	F_166
edac_has_mcs	,	F_176
f10_dbam_to_chip_select	,	F_88
cs_base	,	V_238
dct_sel_base	,	V_249
KERN_ERR	,	V_153
top_mem	,	V_313
high_range	,	V_250
__log_ecc_error	,	F_118
F17H_SCR_LIMIT_ADDR	,	V_20
"unganged"	,	L_73
debug_dump_dramcfg_low	,	F_48
"  DCT 128bit mode width: %s\n"	,	L_27
KERN_DEBUG	,	V_99
"%s(): Unable to create PCI control\n"	,	L_146
dram_dst_node	,	F_74
