// Seed: 641362178
module module_0;
  wire id_2, id_3;
  wire id_4, id_5;
  wire id_6, id_7;
endmodule
module module_1;
  wire id_2, id_3;
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7
);
  supply1 id_9 = 1 + id_6;
  module_0();
endmodule : id_10
module module_3 (
    input tri1 id_0
);
  assign id_2 = 1;
  assign {id_0, 1} = 1;
  module_0();
  always begin
    begin
      id_2 = "" - id_0;
    end
  end
endmodule
