--Y1_p0_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[0] at LC_X33_Y8_N5
--operation mode is normal

Y1_p0_i[0]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L4153 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p0_i[0] = DFFEA(Y1_p0_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_82_i_i_a2, , );


--Y1_p0_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[1] at LC_X34_Y12_N8
--operation mode is normal

Y1_p0_i[1]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L7153 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p0_i[1] = DFFEA(Y1_p0_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_108_i_i_a2, , );


--Y1_p0_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[2] at LC_X28_Y14_N5
--operation mode is normal

Y1_p0_i[2]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p0_i[2] = DFFEA(Y1_p0_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_107_i, , );


--Y1_p0_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[3] at LC_X29_Y14_N7
--operation mode is normal

Y1_p0_i[3]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L3253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p0_i[3] = DFFEA(Y1_p0_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_79_i, , );


--Y1_p0_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[4] at LC_X34_Y14_N3
--operation mode is normal

Y1_p0_i[4]_lut_out = Y1_s_bdata_12_0 & X1_regs_wr_en_o_3_iv_0 & !Y1L6253 # !Y1_s_bdata_12_0 & (!Y1L6253 # !X1_regs_wr_en_o_3_iv_0);
Y1_p0_i[4] = DFFEA(Y1_p0_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_73_0_a3, , );


--Y1_p0_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[5] at LC_X28_Y11_N8
--operation mode is normal

Y1_p0_i[5]_lut_out = Y1L9253 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1L9253 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p0_i[5] = DFFEA(Y1_p0_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_47_0_o4_0, , );


--Y1_p0_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[6] at LC_X34_Y15_N5
--operation mode is normal

Y1_p0_i[6]_lut_out = Y1L2353 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1L2353 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p0_i[6] = DFFEA(Y1_p0_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_48_0_a3, , );


--Y1_p0_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[7] at LC_X29_Y14_N2
--operation mode is normal

Y1_p0_i[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0943 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p0_i[7] = DFFEA(Y1_p0_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_94_i, , );


--Y1_p1_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[0] at LC_X33_Y8_N6
--operation mode is normal

Y1_p1_i[0]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L4153 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p1_i[0] = DFFEA(Y1_p1_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_92_0_a2, , );


--Y1_p1_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[1] at LC_X28_Y8_N7
--operation mode is normal

Y1_p1_i[1]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L7153 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p1_i[1] = DFFEA(Y1_p1_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3157_i, , );


--Y1_p1_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[2] at LC_X24_Y11_N5
--operation mode is normal

Y1_p1_i[2]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p1_i[2] = DFFEA(Y1_p1_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3200_i, , );


--Y1_p1_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[3] at LC_X29_Y10_N0
--operation mode is normal

Y1_p1_i[3]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L3253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p1_i[3] = DFFEA(Y1_p1_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3159_i, , );


--Y1_p1_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[4] at LC_X25_Y10_N7
--operation mode is normal

Y1_p1_i[4]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L6253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p1_i[4] = DFFEA(Y1_p1_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3155_i, , );


--Y1_p1_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[5] at LC_X28_Y10_N7
--operation mode is normal

Y1_p1_i[5]_lut_out = Y1L9253 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1L9253 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p1_i[5] = DFFEA(Y1_p1_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3153_i, , );


--Y1_p1_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[6] at LC_X28_Y10_N6
--operation mode is normal

Y1_p1_i[6]_lut_out = Y1L2353 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1L2353 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p1_i[6] = DFFEA(Y1_p1_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3209_i, , );


--Y1_p1_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[7] at LC_X30_Y14_N9
--operation mode is normal

Y1_p1_i[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0943 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p1_i[7] = DFFEA(Y1_p1_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3152_i, , );


--Y1_p2_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[0] at LC_X34_Y12_N9
--operation mode is normal

Y1_p2_i[0]_lut_out = Y1L4153 & !Y1_s_bdata_12_0 & !X1_regs_wr_en_o_3_iv_0 # !Y1L4153 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p2_i[0] = DFFEA(Y1_p2_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_66_i_i_a2, , );


--Y1_p2_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[1] at LC_X28_Y8_N1
--operation mode is normal

Y1_p2_i[1]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L7153 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p2_i[1] = DFFEA(Y1_p2_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_44_i_i_a2, , );


--Y1_p2_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[2] at LC_X35_Y12_N2
--operation mode is normal

Y1_p2_i[2]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p2_i[2] = DFFEA(Y1_p2_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_83_i, , );


--Y1_p2_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[3] at LC_X28_Y14_N7
--operation mode is normal

Y1_p2_i[3]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L3253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p2_i[3] = DFFEA(Y1_p2_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_55_i, , );


--Y1_p2_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[4] at LC_X29_Y10_N6
--operation mode is normal

Y1_p2_i[4]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L6253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p2_i[4] = DFFEA(Y1_p2_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_61_0_a3_0_a2, , );


--Y1_p2_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[5] at LC_X33_Y14_N4
--operation mode is normal

Y1_p2_i[5]_lut_out = Y1L9253 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1L9253 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p2_i[5] = DFFEA(Y1_p2_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_62_0_a3_0_a2, , );


--Y1_p2_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[6] at LC_X33_Y4_N4
--operation mode is normal

Y1_p2_i[6]_lut_out = Y1L2353 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1L2353 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);
Y1_p2_i[6] = DFFEA(Y1_p2_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_64_0_a3_0_a2, , );


--Y1_p2_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[7] at LC_X28_Y7_N2
--operation mode is normal

Y1_p2_i[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0943 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p2_i[7] = DFFEA(Y1_p2_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_88_i, , );


--Y1_p3_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[0] at LC_X35_Y17_N1
--operation mode is normal

Y1_p3_i[0]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L4153 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[0] = DFFEA(Y1_p3_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_95_i, , );


--Y1_p3_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[1] at LC_X30_Y9_N9
--operation mode is normal

Y1_p3_i[1]_lut_out = Y1_s_bdata_12_0 & !Y1L7153 & X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0 & (!X1_regs_wr_en_o_3_iv_0 # !Y1L7153);
Y1_p3_i[1] = DFFEA(Y1_p3_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_104_i, , );


--Y1_p3_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[2] at LC_X32_Y14_N6
--operation mode is normal

Y1_p3_i[2]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[2] = DFFEA(Y1_p3_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_113_i, , );


--Y1_p3_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[3] at LC_X26_Y14_N7
--operation mode is normal

Y1_p3_i[3]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L3253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[3] = DFFEA(Y1_p3_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_54_i, , );


--Y1_p3_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[4] at LC_X33_Y12_N0
--operation mode is normal

Y1_p3_i[4]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L6253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[4] = DFFEA(Y1_p3_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_114_0_a3, , );


--Y1_p3_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[5] at LC_X31_Y11_N5
--operation mode is normal

Y1_p3_i[5]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L9253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[5] = DFFEA(Y1_p3_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_49_0_a3, , );


--Y1_p3_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[6] at LC_X35_Y14_N2
--operation mode is normal

Y1_p3_i[6]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L2353 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[6] = DFFEA(Y1_p3_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_63_0_a3, , );


--Y1_p3_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[7] at LC_X30_Y14_N0
--operation mode is normal

Y1_p3_i[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1L0943 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0;
Y1_p3_i[7] = DFFEA(Y1_p3_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_78_i, , );


--M1_rxd_o_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|rxd_o_i at LC_X45_Y11_N5
--operation mode is normal

M1_rxd_o_i_lut_out = M1_un1_un22_s_mode_27_i_x3 & !M1_s_tran_sh[1] # !M1_un1_un22_s_mode_27_i_x3 & !Y1_sbuf_0_0 # !I_440;
M1_rxd_o_i = DFFEA(M1_rxd_o_i_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_2271_i, , );


--M1_txd_o_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|txd_o_i at LC_X46_Y17_N3
--operation mode is normal

M1_txd_o_i_lut_out = M1_s_txdm0_42_iv_0_a2_1 # M1_s_txdm0_42_iv_0_a2 # M1_s_txdm0_42_iv_0_a2_0 # M1_s_txdm0_42_iv_0_a2_2;
M1_txd_o_i = DFFEA(M1_txd_o_i_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_2580_i, , );


--M1_rxdwr_o is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|rxdwr_o at LC_X44_Y11_N1
--operation mode is normal

M1_rxdwr_o_lut_out = !Y1_scon_0_7 & !Y1_scon_0_6 & (M1_un1_un22_s_mode_27_i_x3 # M1_s_trans);
M1_rxdwr_o = DFFEA(M1_rxdwr_o_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_3143_i, , );


--L1__clk0 is cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 at PLL_1
L1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--Y1_un1_gprbit_1527_82_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2 at LC_X33_Y8_N2
--operation mode is normal

Y1_un1_gprbit_1527_82_i_i_a2 = !Y1L4704 & Y1_s_adr_1_iv[4] & Y1L2704 & Y1L3704;


--Y1_un1_gprbit_1527_108_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_108_i_i_a2 at LC_X34_Y12_N2
--operation mode is normal

Y1_un1_gprbit_1527_108_i_i_a2 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_44_i_i_o4 & Y1_un1_gprbit_1527_108_i_i_a2_a;


--Y1_un1_gprbit_1527_107_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_107_i at LC_X28_Y14_N2
--operation mode is normal

Y1_un1_gprbit_1527_107_i = Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1L7053 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & !Y1_un1_gprbit_1527_107_i_a;


--Y1_un1_gprbit_1527_79_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_79_i at LC_X29_Y14_N6
--operation mode is normal

Y1_un1_gprbit_1527_79_i = !Y1L0152 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_un1_gprbit_1527_73_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_73_0_a3 at LC_X34_Y14_N8
--operation mode is normal

Y1_un1_gprbit_1527_73_0_a3 = !Y1L0152 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & !Y1_un1_gprbit_1527_73_0_a3_a;


--Y1_un1_gprbit_1527_47_0_o4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0 at LC_X32_Y11_N9
--operation mode is normal

Y1_un1_gprbit_1527_47_0_o4_0 = Y1L0293 & (Y1_un1_gprbit_1527_61_0_a2 # Y1_un1_gprbit_1527_47_0_a2_0 & Y1L1293);


--Y1_un1_gprbit_1527_48_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_a3 at LC_X34_Y15_N2
--operation mode is normal

Y1_un1_gprbit_1527_48_0_a3 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & (Y1_un1_gprbit_1527_61_0_a2 # Y1_un1_gprbit_1527_48_0_a2);


--Y1_un1_gprbit_1527_94_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_94_i at LC_X29_Y14_N9
--operation mode is normal

Y1_un1_gprbit_1527_94_i = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_2_0_a2_0_0 & Y1_un1_gprbit_1527_52_i_o3 & Y1_un1_gprbit_1527_94_i_a;


--Y1_un1_gprbit_1527_92_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2 at LC_X33_Y8_N4
--operation mode is normal

Y1_un1_gprbit_1527_92_0_a2 = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_92_0_a2_0_0_a & Y1_un92_s_adr_5_i_i_o3 & Y1_un1_gprbit_1527_92_0_a2_0_0;


--Y1_N_3157_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3157_i at LC_X28_Y8_N9
--operation mode is normal

Y1_N_3157_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_67_0_a3_2 & Y1_un1_gprbit_1527_67_0_a;


--Y1_N_3200_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3200_i at LC_X24_Y11_N4
--operation mode is normal

Y1_N_3200_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_74_0_0_a & Y1_un1_gprbit_1527_74_0_0_a2_0_1;


--Y1_N_3159_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3159_i at LC_X29_Y10_N1
--operation mode is normal

Y1_N_3159_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_43_a;


--Y1_N_3155_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3155_i at LC_X25_Y10_N4
--operation mode is normal

Y1_N_3155_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_77_0_0_a;


--Y1_N_3153_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3153_i at LC_X28_Y10_N4
--operation mode is normal

Y1_N_3153_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_46_a;


--Y1_N_3209_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3209_i at LC_X28_Y10_N9
--operation mode is normal

Y1_N_3209_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_65_a;


--Y1_N_3152_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3152_i at LC_X30_Y14_N8
--operation mode is normal

Y1_N_3152_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_42_3_i & Y1_un1_gprbit_1527_50_a;


--Y1_un1_gprbit_1527_66_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_66_i_i_a2 at LC_X34_Y12_N5
--operation mode is normal

Y1_un1_gprbit_1527_66_i_i_a2 = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_66_i_i_a2_a;


--Y1_un1_gprbit_1527_44_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_i_a2 at LC_X28_Y8_N6
--operation mode is normal

Y1_un1_gprbit_1527_44_i_i_a2 = Y1_un1_gprbit_1527_82_i_i_a4 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_44_i_i_o4;


--Y1_un1_gprbit_1527_83_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_83_i at LC_X35_Y12_N1
--operation mode is normal

Y1_un1_gprbit_1527_83_i = Y1_s_adr_1_iv_7[3] & Y1L0152 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1527_83_i_a;


--Y1_un1_gprbit_1527_55_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i at LC_X28_Y14_N8
--operation mode is normal

Y1_un1_gprbit_1527_55_i = Y1L2693 & !Y1L4052 & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_52_i_o3;


--Y1_un1_gprbit_1527_61_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2 at LC_X29_Y10_N3
--operation mode is normal

Y1_un1_gprbit_1527_61_0_a3_0_a2 = Y1L0893 & (Y1_un1_gprbit_1527_61_0_a2 # Y1_un1_gprbit_1527_47_0_a2_0 & Y1L1893);


--Y1_un1_gprbit_1527_62_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_62_0_a3_0_a2 at LC_X33_Y14_N8
--operation mode is normal

Y1_un1_gprbit_1527_62_0_a3_0_a2 = !Y1_un1_gprbit_1527_47_0_o4 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1L0152;


--Y1_un1_gprbit_1527_64_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_64_0_a3_0_a2 at LC_X34_Y11_N1
--operation mode is normal

Y1_un1_gprbit_1527_64_0_a3_0_a2 = Y1_un1_gprbit_1527_48_0_o4 & (Y1_un1_gprbit_1527_61_0_a2 # Y1_un1_gprbit_1527_47_0_a2_0 & Y1_un1_gprbit_1527_4_i_2);


--Y1_un1_gprbit_1527_88_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i at LC_X28_Y7_N6
--operation mode is normal

Y1_un1_gprbit_1527_88_i = Y1L5904 & Y1L6904 & Y1_un1_gprbit_1527_2_0_a2_0_0 & Y1_un1_gprbit_1527_44_i_i_o4;


--Y1_sbuf_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_0 at LC_X39_Y10_N1
--operation mode is normal

Y1_sbuf_0_0_lut_out = Y1_s_data_14_0_a[0] & Y1_s_data_9_0[0] & X1_data_mux_o_2_iv_2 # !Y1_s_data_14_0_a[0] & (Y1_s_data_3_0[0] # !X1_data_mux_o_2_iv_2);
Y1_sbuf_0_0 = DFFEA(Y1_sbuf_0_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--X1_regs_wr_en_o_3_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0 at LC_X30_Y11_N4
--operation mode is normal

X1_regs_wr_en_o_3_iv_0 = X1_regs_wr_en_o_3_iv_12[1] & X1_un1_s_intblock_111;


--Y1_s_bdata_12_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0 at LC_X31_Y12_N4
--operation mode is normal

Y1_s_bdata_12_0 = Y1_s_bdata_12_0_a & (X1_bdata_mux_o_2_iv_0_0_0_0 & Y1_s_bdata_7_0 # !X1_bdata_mux_o_2_iv_0_0_0_0 & Y1_s_bdata_11_0) # !Y1_s_bdata_12_0_a & Y1_s_bdata_11_0;


--Y1_un1_gprbit_1527_95_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i at LC_X35_Y17_N9
--operation mode is normal

Y1_un1_gprbit_1527_95_i = Y1_un1_gprbit_1527_95_i_1 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_55_i_o4_i_a2 & Y1_un1_s_adr_9_1;


--Y1_sbuf_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_1 at LC_X36_Y12_N6
--operation mode is normal

Y1_sbuf_0_1_lut_out = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[1] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[1]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[1];
Y1_sbuf_0_1 = DFFEA(Y1_sbuf_0_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--Y1_un1_gprbit_1527_104_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i at LC_X30_Y9_N2
--operation mode is normal

Y1_un1_gprbit_1527_104_i = Y1L0714 & !Y1_s_adr_1_iv[4] & Y1L9614 & Y1L1714;


--Y1_sbuf_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2 at LC_X36_Y12_N0
--operation mode is normal

Y1_sbuf_0_2_lut_out = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[2] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[2]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[2];
Y1_sbuf_0_2 = DFFEA(Y1_sbuf_0_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--Y1_un1_gprbit_1527_113_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_113_i at LC_X32_Y14_N1
--operation mode is normal

Y1_un1_gprbit_1527_113_i = !Y1L7053 & Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1527_55_i_o4_i_a2 & !Y1_un1_gprbit_1527_113_i_a;


--Y1_sbuf_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_3 at LC_X36_Y12_N3
--operation mode is normal

Y1_sbuf_0_3_lut_out = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[3] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[3]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[3];
Y1_sbuf_0_3 = DFFEA(Y1_sbuf_0_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--Y1_un1_gprbit_1527_54_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_54_i at LC_X26_Y14_N2
--operation mode is normal

Y1_un1_gprbit_1527_54_i = Y1_s_adr_1_iv_7[3] & Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1527_55_i_o4_i_a2 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_sbuf_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4 at LC_X26_Y12_N5
--operation mode is normal

Y1_sbuf_0_4_lut_out = Y1_s_data_15_0_c[4] & (X1_data_mux_o_2_iv_0 # Y1_s_data_10_0[4]) # !Y1_s_data_15_0_c[4] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[4];
Y1_sbuf_0_4 = DFFEA(Y1_sbuf_0_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--Y1_un1_gprbit_1527_114_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_114_0_a3 at LC_X33_Y12_N6
--operation mode is normal

Y1_un1_gprbit_1527_114_0_a3 = Y1_s_adr_1_iv_7[3] & Y1L0152 & !Y1_s_adr_1_iv[4] & !Y1_un1_gprbit_1527_114_0_a3_a;


--Y1_sbuf_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5 at LC_X31_Y10_N7
--operation mode is normal

Y1_sbuf_0_5_lut_out = Y1_s_data_15_0_c[5] & (Y1_s_data_10_0[5] # X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[5] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[5];
Y1_sbuf_0_5 = DFFEA(Y1_sbuf_0_5_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--Y1_un1_gprbit_1527_49_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_49_0_a3 at LC_X31_Y11_N6
--operation mode is normal

Y1_un1_gprbit_1527_49_0_a3 = !Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & Y1L0152 & !Y1_un1_gprbit_1527_47_0_o4;


--Y1_sbuf_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6 at LC_X31_Y10_N2
--operation mode is normal

Y1_sbuf_0_6_lut_out = Y1_s_data_15_0_c[6] & (Y1_s_data_10_0[6] # X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[6] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[6];
Y1_sbuf_0_6 = DFFEA(Y1_sbuf_0_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L641, , );


--Y1_un1_gprbit_1527_63_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_63_0_a3 at LC_X35_Y14_N1
--operation mode is normal

Y1_un1_gprbit_1527_63_0_a3 = Y1_un1_s_adr_9_1 & Y1_s_adr_1_iv_7[3] & (Y1_un1_gprbit_1527_61_0_a2 # Y1_un1_gprbit_1527_48_0_a2);


--Y1_s_smodreg_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0 at LC_X38_Y12_N0
--operation mode is normal

Y1_s_smodreg_0_lut_out = Y1_s_data_15_0_c[7] & (Y1_s_data_10_0[7] # X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[7] & Y1_s_data_13_0[7] & !X1_data_mux_o_2_iv_0;
Y1_s_smodreg_0 = DFFEA(Y1_s_smodreg_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_36_0_a3_0_a2, , );


--Y1_un1_gprbit_1527_78_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_78_i at LC_X30_Y14_N4
--operation mode is normal

Y1_un1_gprbit_1527_78_i = Y1_s_adr_1_iv_7[3] & !Y1_un1_gprbit_1527_78_i_a & Y1_un1_gprbit_1527_52_i_o3 & Y1_un1_s_adr_9_1;


--M1_s_tran_sh[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh[1] at LC_X45_Y11_N0
--operation mode is normal

M1_s_tran_sh[1]_lut_out = I_224 & Y1_scon_0_7 & !I_234_a # !I_224 & (!I_234_a # !Y1_scon_0_7);
M1_s_tran_sh[1] = DFFEA(M1_s_tran_sh[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--M1_un1_un22_s_mode_27_i_x3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_27_i_x3 at LC_X45_Y12_N4
--operation mode is normal

M1_un1_un22_s_mode_27_i_x3 = M1_s_tran_state_3 $ (M1_s_tran_state_1 # M1_s_tran_state_0 # M1_s_tran_state_2);


--I_440 is I_440 at LC_X29_Y14_N4
--operation mode is normal

I_440 = !Y1_scon_0_6 & !Y1_scon_0_7;


--M1_N_2271_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2271_i at LC_X46_Y11_N2
--operation mode is normal

M1_N_2271_i = M1_un1_un22_s_mode_4_i_o3 & (M1_un1_un22_s_mode_27_i_x3 # M1_s_trans) # !I_440;


--M1_s_txdm0_42_iv_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_2 at LC_X46_Y13_N7
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_2 = !M1_s_tran_state_0 & Y1_scon_0_7 & !M1_s_tran_sh[1] & M1_s_txdm0_42_iv_0_a2_2_a;


--M1_s_txdm0_42_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_0 at LC_X46_Y16_N3
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_0 = M1_s_trans & M1_un1_trans_i_1_i_a3_0_0 & !M1_s_txdm0_42_iv_0_o3 & Y1_scon_0_6;


--M1_s_txdm0_42_iv_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_1 at LC_X46_Y17_N2
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_1 = !Y1_scon_0_6 & (M1_s_txdm0_42_iv_0_a3_5 # !Y1_scon_0_7 & M1_s_txdm0_42_iv_0_a2_1_a);


--M1_s_txdm0_42_iv_0_a2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2 at LC_X46_Y17_N0
--operation mode is normal

M1_s_txdm0_42_iv_0_a2 = !M1_s_tran_sh[1] & (Y1_scon_0_6 & !M1_s_txdm0_42_iv_0_o3_1 # !Y1_scon_0_6 & !M1_s_txdm0_42_iv_0_o3_0);


--M1_N_2580_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2580_i at LC_X46_Y16_N0
--operation mode is normal

M1_N_2580_i = !M1_un1_un22_s_mode_35_0_o3_0 & I_440 # !M1_un1_un22_s_mode_35_0_o3_a # !M1_un1_un22_s_mode_35_0_o3_1;


--Y1_scon_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7 at LC_X31_Y10_N4
--operation mode is normal

Y1_scon_0_7_lut_out = Y1_un1_gprbit_1527_3 & Y1L0943 # !Y1_un1_gprbit_1527_3 & Y1L5553;
Y1_scon_0_7 = DFFEA(Y1_scon_0_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_scon_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_6 at LC_X30_Y10_N4
--operation mode is normal

Y1_scon_0_6_lut_out = Y1L2353 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[6]) # !Y1L2353 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[6];
Y1_scon_0_6 = DFFEA(Y1_scon_0_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_N_3143_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_3143_i at LC_X44_Y11_N6
--operation mode is normal

M1_N_3143_i = Y1_scon_0_6 # M1_un1_un22_s_mode_4_i_o3 # Y1_scon_0_7;


--Y1_s_adr_1_iv[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv[4] at LC_X31_Y11_N9
--operation mode is normal

Y1_s_adr_1_iv[4] = Y1_s_adr_1_iv_1[4] & Y1_s_adr_1_iv_3[4] & Y1_s_adr_1_iv_a[4] & Y1_s_adr_1_iv_2[4];


--Y1_un1_gprbit_1527_82_i_i_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a4 at LC_X29_Y12_N5
--operation mode is normal

Y1_un1_gprbit_1527_82_i_i_a4 = Y1L4152 & !Y1L4052 & Y1L1153;


--Y1_un1_gprbit_1527_108_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_108_i_i_a2_a at LC_X34_Y12_N0
--operation mode is normal

Y1_un1_gprbit_1527_108_i_i_a2_a = Y1_s_adr_1_iv_0_0 & !X1_regs_wr_en_o_3_iv_1 & !Y1L0152 & Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1527_44_i_i_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_i_o4 at LC_X29_Y14_N0
--operation mode is normal

Y1_un1_gprbit_1527_44_i_i_o4 = X1_regs_wr_en_o_3_iv_0 & !Y1L7053 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & Y1L7053;


--Y1_s_wt_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0 at LC_X33_Y10_N4
--operation mode is normal

Y1_s_wt_0_0_lut_out = Y1_rom_data_i_m[0] # !Y1_s_adr_2_iv_5_a[0] # !Y1_s_adr_2_iv_2_Z[0] # !Y1_s_adr_2_iv_5[0];
Y1_s_wt_0_0 = DFFEA(Y1_s_wt_0_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L251, , );


--Y1_un1_gprbit_1527_107_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_107_i_a at LC_X28_Y14_N1
--operation mode is normal

Y1_un1_gprbit_1527_107_i_a = Y1L1153 & (X1_regs_wr_en_o_3_iv_1 # !X1_regs_wr_en_o_3_iv_0) # !Y1L1153 & !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1_un1_gprbit_1527_55_i_o3_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o3_i_a2 at LC_X32_Y14_N4
--operation mode is normal

Y1_un1_gprbit_1527_55_i_o3_i_a2 = Y1_s_adr_1_iv[4] & Y1L4152 & Y1_s_adr_1_iv_0_0 & !Y1L4052;


--Y1_un1_gprbit_1527_82_i_o3_i_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_o3_i_a4 at LC_X32_Y11_N0
--operation mode is normal

Y1_un1_gprbit_1527_82_i_o3_i_a4 = !Y1L0152 & Y1_s_adr_1_iv_7[3];


--Y1_s_adr_1_iv_7[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7[3] at LC_X34_Y11_N9
--operation mode is normal

Y1_s_adr_1_iv_7[3] = Y1_s_adr_1_iv_7_1[3] & Y1_s_adr_1_iv_7_3[3] & Y1_s_adr_1_iv_7_2[3] & Y1_s_adr_1_iv_7_5[3];


--Y1L8842Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]~35 at LC_X37_Y12_N8
--operation mode is normal

Y1L8842Q_lut_out = Y1_s_r0_m[5] # !Y1_s_adr_0_iv_5_m8_0_a2_a # !Y1_s_adr_0_iv_5_m8_0_a2_0 # !Y1_s_adr_0_iv_5_m8_0_a2_1;
Y1L8842Q = DFFEA(Y1L8842Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un1_gprbit_1527_52_i_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i_o3 at LC_X29_Y14_N8
--operation mode is normal

Y1_un1_gprbit_1527_52_i_o3 = !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1527_44_i_i_o4 & (Y1L1153 $ Y1L7053);


--Y1_un1_gprbit_1527_73_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_73_0_a3_a at LC_X34_Y14_N6
--operation mode is normal

Y1_un1_gprbit_1527_73_0_a3_a = !Y1_un1_gprbit_1527_61_0_a2 & (Y1L7053 # !Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0);


--Y1_un1_gprbit_1527_48_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_a2 at LC_X34_Y14_N7
--operation mode is normal

Y1_un1_gprbit_1527_48_0_a2 = !Y1L1153 & Y1_un1_gprbit_1527_47_0_a2_0 & Y1L4052 & !Y1L7053;


--Y1_un1_gprbit_1527_61_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a2 at LC_X33_Y14_N5
--operation mode is normal

Y1_un1_gprbit_1527_61_0_a2 = !Y1L7053 & !Y1L4052 & Y1_s_adr_1_iv_0_0 & Y1L5693;


--Y1_un1_gprbit_1527_94_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_94_i_a at LC_X29_Y14_N1
--operation mode is normal

Y1_un1_gprbit_1527_94_i_a = Y1_s_adr_1_iv_7[3] & !Y1L0152 & (Y1L7053 $ !Y1L4052);


--Y1_un1_gprbit_1527_2_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2_0_0 at LC_X33_Y14_N9
--operation mode is normal

Y1_un1_gprbit_1527_2_0_a2_0_0 = Y1_s_adr_1_iv_0_0 & Y1L4152;


--Y1_un1_gprbit_1527_92_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2_0_0 at LC_X33_Y8_N0
--operation mode is normal

Y1_un1_gprbit_1527_92_0_a2_0_0 = Y1L4152 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv_7[3] & !Y1L0152;


--Y1_un92_s_adr_5_i_i_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un92_s_adr_5_i_i_o3 at LC_X32_Y10_N4
--operation mode is normal

Y1_un92_s_adr_5_i_i_o3 = !Y1L4052 & Y1L1153 & !Y1L7053;


--Y1_un1_gprbit_1527_67_0_a3_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_a3_2 at LC_X28_Y8_N4
--operation mode is normal

Y1_un1_gprbit_1527_67_0_a3_2 = !Y1_un1_gprbit_1527_67_0_o4 & Y1L7053 & Y1_un1_gprbit_1527_67_0_a3_2_a & Y1L1153;


--Y1_un1_gprbit_1527_67_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_a at LC_X28_Y8_N8
--operation mode is normal

Y1_un1_gprbit_1527_67_0_a = Y1L4152 & Y1_s_adr_1_iv_0_0 & !Y1L4052 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_gprbit_1527_74_0_0_a2_1_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_1_a2 at LC_X29_Y10_N9
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_1_a2 = !Y1_s_adr_1_iv[4] & !Y1L0152 & Y1_un92_s_adr_5_i_i_o3 & Y1_un1_gprbit_1527_74_0_0_a2_1_a2_a;


--Y1_un1_gprbit_1527_74_0_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_0_1 at LC_X29_Y11_N0
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_0_1 = Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_74_0_0_a2_0_1_a & !Y1L1153 & Y1L4152;


--Y1_un1_gprbit_1527_74_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a at LC_X24_Y11_N3
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a = !Y1L0152 & !Y1L4052 & Y1_s_adr_1_iv_7[3] & !Y1L7053;


--Y1_s_adr_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0 at LC_X33_Y11_N4
--operation mode is normal

Y1_s_adr_1_iv_0_0 = !Y1_s_adr_1_iv_0_a2[6] & !Y1_s_adr_1_iv_0_a[6] & Y1_s_adr_1_iv_0_1[6] & Y1_s_adr_1_iv_0_0_Z[6];


--Y1_un1_gprbit_1527_98_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0_1 at LC_X32_Y10_N0
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_0_1 = !Y1L4052 & Y1L7053;


--Y1_un1_gprbit_1527_43_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_43_a at LC_X29_Y10_N5
--operation mode is normal

Y1_un1_gprbit_1527_43_a = Y1_s_adr_1_iv_0_0 & Y1L4152 & Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_un1_gprbit_1527_77_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a2_0 at LC_X25_Y10_N2
--operation mode is normal

Y1_un1_gprbit_1527_77_0_0_a2_0 = Y1L1153 & !X1_regs_wr_en_o_3_iv_0 & Y1L4052 & Y1_un1_gprbit_1527_77_0_0_a2_0_a;


--Y1_un1_gprbit_1527_77_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a at LC_X25_Y10_N3
--operation mode is normal

Y1_un1_gprbit_1527_77_0_0_a = !Y1L7053 & Y1_s_adr_1_iv_0_0 & Y1L4152 & Y1_un1_gprbit_1527_77_0_0_a2_0;


--Y1_un1_s_adr_3_i_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_3_i_i_a3 at LC_X28_Y10_N2
--operation mode is normal

Y1_un1_s_adr_3_i_i_a3 = Y1L7053 & Y1L4052 & Y1L1153;


--Y1_un1_gprbit_1527_46_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_46_a at LC_X28_Y10_N3
--operation mode is normal

Y1_un1_gprbit_1527_46_a = Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_0_0 & Y1_un1_s_adr_3_i_i_a3;


--Y1_un1_gprbit_1527_4_i_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i_2 at LC_X32_Y10_N3
--operation mode is normal

Y1_un1_gprbit_1527_4_i_2 = !Y1L1153 & Y1L4052 & !Y1L7053;


--Y1_un1_gprbit_1527_65_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_65_a at LC_X28_Y10_N8
--operation mode is normal

Y1_un1_gprbit_1527_65_a = Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_4_i_2;


--Y1_un1_gprbit_1527_50_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_50_a at LC_X30_Y14_N7
--operation mode is normal

Y1_un1_gprbit_1527_50_a = !Y1L0152 & !Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1528_42_3_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_42_3_i at LC_X28_Y13_N8
--operation mode is normal

Y1_un1_gprbit_1528_42_3_i = Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & Y1L4152 & Y1L4052 & Y1L7053;


--Y1_un1_gprbit_1527_66_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_66_i_i_a2_a at LC_X34_Y12_N4
--operation mode is normal

Y1_un1_gprbit_1527_66_i_i_a2_a = !Y1L7053 & (X1_regs_wr_en_o_3_iv_0 # !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0);


--Y1_un1_gprbit_1527_53_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4 at LC_X33_Y11_N5
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a4 = !X1_regs_wr_en_o_3_iv_1 & Y1L0152 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_83_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_83_i_a at LC_X35_Y12_N0
--operation mode is normal

Y1_un1_gprbit_1527_83_i_a = !Y1L7053 & (Y1_un1_gprbit_1528_56_3_i_o3_i_a3 # Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1L1153);


--Y1_un1_gprbit_1527_47_0_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4 at LC_X33_Y14_N7
--operation mode is normal

Y1_un1_gprbit_1527_47_0_o4 = !Y1_un1_gprbit_1527_61_0_a2 & (!Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0 # !Y1L7053);


--Y1_un1_gprbit_1527_48_0_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_o4 at LC_X31_Y11_N7
--operation mode is normal

Y1_un1_gprbit_1527_48_0_o4 = Y1_s_adr_1_iv_7[3] & Y1L0152 & Y1_s_adr_1_iv[4];


--X1_data_mux_o_2_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2 at LC_X29_Y24_N5
--operation mode is normal

X1_data_mux_o_2_iv_2 = X1_data_mux_o_2_iv_3[2] & X1_data_mux_o_4_i[2] & X1_data_mux_o_2_iv_2_Z[2] & !X1_state_i_m_26[2];


--Y1_s_data_3_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[0] at LC_X41_Y10_N2
--operation mode is normal

Y1_s_data_3_0[0] = X1_data_mux_o_1_iv_0_0 & Y1_pc[0] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1L8422Q;


--Y1_s_data_14_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[0] at LC_X41_Y10_N9
--operation mode is normal

Y1_s_data_14_0_a[0] = X1_data_mux_o_2_iv_1 & !X1_data_mux_o_2_iv_2 & !Y1_s_data_5_0[0] # !X1_data_mux_o_2_iv_1 & (X1_data_mux_o_2_iv_2 # !Y1_s_data_12_0[0]);


--Y1_s_data_9_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[0] at LC_X41_Y10_N4
--operation mode is normal

Y1_s_data_9_0[0] = X1_data_mux_o_2_iv_0 & !Y1_s_data_9_0_a[0] # !X1_data_mux_o_2_iv_0 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_0;


--Y1_all_trans_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0 at LC_X31_Y10_N8
--operation mode is normal

Y1_all_trans_o_0_lut_out = Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_adr_1_iv[4] & Y1_all_trans_o_5_i_o5_0_i_a2 & sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a;
Y1_all_trans_o_0 = DFFEA(Y1_all_trans_o_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_regs_wr_en_o_3_iv_12[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_12[1] at LC_X25_Y20_N8
--operation mode is normal

X1_regs_wr_en_o_3_iv_12[1] = !X1_regs_wr_en_o_3_iv_12_a[1] & (!X1_un1_state_i_49 & X1_regs_wr_en_o_1[1] # !Y1L6663Q);


--X1_un1_s_intblock_111 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111 at LC_X30_Y11_N1
--operation mode is normal

X1_un1_s_intblock_111 = X1_un1_s_intblock_111_a & (X1_un131_state_0_a2_4_2 & X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_bdata_mux_o_2_iv_0_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_0_0 at LC_X30_Y24_N4
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_0_0 = !X1_bdata_mux_o_2_iv_0_0_a2_1_2[2] & X1_bdata_mux_o_2_iv_0_0_0_a[2] # !Y1L6663Q # !X1_un4_s_intblock_0_0;


--Y1_s_bdata_12_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0_a at LC_X26_Y18_N0
--operation mode is normal

Y1_s_bdata_12_0_a = !X1_un4_s_intblock_0_0 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2380_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--Y1_s_bdata_11_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_11_0 at LC_X31_Y12_N3
--operation mode is normal

Y1_s_bdata_11_0 = X1_bdata_mux_o_1_iv_0_3 & (Y1_s_bdata_11_0_a $ (X1_bdata_mux_o_1_iv_0_0_0 # !Y1_bit_data_o_u));


--Y1_s_bdata_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0 at LC_X31_Y12_N9
--operation mode is normal

Y1_s_bdata_7_0 = X1_bdata_mux_o_1_iv_0_0_a2_0_0 & Y1_s_bdata_6_0 # !X1_bdata_mux_o_1_iv_0_0_a2_0_0 & (Y1_s_bdata_7_0_a & Y1_s_bdata_3_0 # !Y1_s_bdata_7_0_a & Y1_s_bdata_6_0);


--X1_regs_wr_en_o_3_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1 at LC_X30_Y11_N2
--operation mode is normal

X1_regs_wr_en_o_3_iv_1 = X1_regs_wr_en_o_3_iv_12[2] & X1_regs_wr_en_o_3_iv_11[2] & X1_un1_s_intblock_111;


--Y1_un1_gprbit_1527_95_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i_a at LC_X31_Y14_N8
--operation mode is normal

Y1_un1_gprbit_1527_95_i_a = X1_regs_wr_en_o_3_iv_12[1] & !X1_un1_s_intblock_111 & (Y1_un1_gprbit_1527_67_0_o4 # !X1_regs_wr_en_o_2_iv_0) # !X1_regs_wr_en_o_3_iv_12[1] & (Y1_un1_gprbit_1527_67_0_o4 # !X1_regs_wr_en_o_2_iv_0);


--Y1_un1_gprbit_1527_95_i_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i_1 at LC_X33_Y14_N6
--operation mode is normal

Y1_un1_gprbit_1527_95_i_1 = !X1_regs_wr_en_o_3_iv_1 & !Y1_un1_gprbit_1527_95_i_a & Y1L1153 & !Y1L7053;


--X1_data_mux_o_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_0 at LC_X31_Y24_N6
--operation mode is normal

X1_data_mux_o_1_iv_0_0 = X1_data_mux_o_1_iv_0_4[3] & X1_data_mux_o_1_iv_0_3[3] & !X1_data_mux_o_1_iv_0_a2_1[3];


--X1_data_mux_o_2_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_1 at LC_X34_Y24_N8
--operation mode is normal

X1_data_mux_o_2_iv_1 = X1_data_mux_o_2_iv_a[1] & !X1_alu_cmd_o_2_iv_0_a2_0 & X1_un1_s_intblock_93_4 & X1_data_mux_o_2_iv_6[1];


--Y1_s_data_14_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[1] at LC_X37_Y25_N5
--operation mode is normal

Y1_s_data_14_0_a[1] = Y1_s_data_6_0[1] & !X1_data_mux_o_2_iv_1 & !Y1_s_data_12_0[1] # !Y1_s_data_6_0[1] & (X1_data_mux_o_2_iv_1 # !Y1_s_data_12_0[1]);


--Y1_s_data_9_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[1] at LC_X35_Y15_N0
--operation mode is normal

Y1_s_data_9_0[1] = Y1_s_data_9_0_c[1] & (X1_data_mux_o_2_iv_0 # !U1_result_a_o_iv_0_0_1_m5_0_a2) # !Y1_s_data_9_0_c[1] & !X1_data_mux_o_2_iv_0 & Y1_acc_5;


--Y1_un1_gprbit_1527_55_i_o4_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o4_i_a2 at LC_X33_Y14_N0
--operation mode is normal

Y1_un1_gprbit_1527_55_i_o4_i_a2 = Y1L4152 & Y1_s_adr_1_iv_0_0 & !Y1L4052;


--Y1_s_data_14_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[2] at LC_X39_Y24_N2
--operation mode is normal

Y1_s_data_14_0_a[2] = X1_data_mux_o_2_iv_1 & !Y1_s_data_6_0[2] # !X1_data_mux_o_2_iv_1 & !Y1_s_data_12_0[2];


--Y1_s_data_9_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[2] at LC_X38_Y23_N6
--operation mode is normal

Y1_s_data_9_0[2] = Y1_s_data_9_0_c[2] & (X1_data_mux_o_2_iv_0 # !U1_result_a_o_iv_0_0_2_m5_0_a2) # !Y1_s_data_9_0_c[2] & Y1_acc_6 & !X1_data_mux_o_2_iv_0;


--Y1_un1_gprbit_1527_113_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_113_i_a at LC_X32_Y14_N0
--operation mode is normal

Y1_un1_gprbit_1527_113_i_a = !Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & (!Y1_gprbit_1527_i_0_i_a3_0_a2 # !Y1L1153) # !Y1_s_adr_1_iv_7[3];


--Y1_un1_s_adr_9_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_9_1 at LC_X31_Y11_N4
--operation mode is normal

Y1_un1_s_adr_9_1 = !Y1_s_adr_1_iv[4] & Y1L0152;


--Y1_s_data_14_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[3] at LC_X41_Y21_N0
--operation mode is normal

Y1_s_data_14_0_a[3] = X1_data_mux_o_2_iv_1 & !Y1_s_data_6_0[3] # !X1_data_mux_o_2_iv_1 & !Y1_s_data_12_0[3];


--Y1_s_data_9_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[3] at LC_X41_Y12_N5
--operation mode is normal

Y1_s_data_9_0[3] = Y1_s_data_9_0_c[3] & (X1_data_mux_o_2_iv_0 # !U1_result_a_o_iv_0_0_3_m5_0_a2) # !Y1_s_data_9_0_c[3] & Y1_acc_7 & !X1_data_mux_o_2_iv_0;


--X1_data_mux_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0 at LC_X36_Y25_N9
--operation mode is normal

X1_data_mux_o_2_iv_0 = X1_data_mux_o_4_i[2] & !X1_alu_cmd_o_2_iv_0_a2_0 & X1_un1_s_intblock_93_4 & X1_data_mux_o_2_iv_5_0[0];


--Y1_s_data_3_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[4] at LC_X33_Y15_N0
--operation mode is normal

Y1_s_data_3_0[4] = X1_data_mux_o_2_iv_2 & Y1L1622Q & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[4];


--Y1_s_data_6_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[4] at LC_X36_Y23_N6
--operation mode is normal

Y1_s_data_6_0[4] = Y1_s_data_6_0_a[4] & Y1_acc_4 & (X1_data_mux_o_2_iv_2 $ X1_data_mux_o_1_iv_0_0) # !Y1_s_data_6_0_a[4] & (Y1_acc_4 # X1_data_mux_o_2_iv_2 $ !X1_data_mux_o_1_iv_0_0);


--Y1_s_data_15_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[4] at LC_X33_Y15_N8
--operation mode is normal

Y1_s_data_15_0_c[4] = X1_data_mux_o_2_iv_1 & (Y1_s_data_3_0[4] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_1 & Y1_s_data_6_0[4] & X1_data_mux_o_2_iv_0;


--Y1_un1_gprbit_1527_114_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_114_0_a3_a at LC_X33_Y12_N5
--operation mode is normal

Y1_un1_gprbit_1527_114_0_a3_a = !Y1_un1_gprbit_1527_61_0_a2 & (Y1L7053 # !Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0);


--Y1_s_data_3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[5] at LC_X35_Y15_N1
--operation mode is normal

Y1_s_data_3_0[5] = X1_data_mux_o_2_iv_2 & Y1L7622Q & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[5];


--Y1_s_data_6_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[5] at LC_X36_Y23_N7
--operation mode is normal

Y1_s_data_6_0[5] = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_2 & !Y1_s_data_6_0_a[5] # !X1_data_mux_o_2_iv_2 & Y1_acc_5) # !X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_2 & Y1_acc_5 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_6_0_a[5]);


--Y1_s_data_15_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[5] at LC_X35_Y22_N5
--operation mode is normal

Y1_s_data_15_0_c[5] = X1_data_mux_o_2_iv_1 & (Y1_s_data_3_0[5] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_1 & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[5];


--Y1_s_data_3_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[6] at LC_X41_Y21_N4
--operation mode is normal

Y1_s_data_3_0[6] = X1_data_mux_o_2_iv_2 & !X1_data_mux_o_1_iv_0_0 & Y1L2722Q # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[6];


--Y1_s_data_6_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[6] at LC_X38_Y23_N7
--operation mode is normal

Y1_s_data_6_0[6] = Y1_acc_6 & (X1_data_mux_o_2_iv_2 $ X1_data_mux_o_1_iv_0_0 # !Y1_s_data_6_0_a[6]) # !Y1_acc_6 & !Y1_s_data_6_0_a[6] & (X1_data_mux_o_2_iv_2 $ !X1_data_mux_o_1_iv_0_0);


--Y1_s_data_15_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[6] at LC_X39_Y10_N2
--operation mode is normal

Y1_s_data_15_0_c[6] = X1_data_mux_o_2_iv_1 & (Y1_s_data_3_0[6] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_1 & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[6];


--Y1_s_data_3_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[7] at LC_X38_Y12_N3
--operation mode is normal

Y1_s_data_3_0[7] = X1_data_mux_o_2_iv_2 & Y1L6722Q & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[7];


--Y1_s_data_6_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[7] at LC_X38_Y12_N9
--operation mode is normal

Y1_s_data_6_0[7] = Y1_acc_7 & (X1_data_mux_o_2_iv_2 $ X1_data_mux_o_1_iv_0_0 # !Y1_s_data_6_0_a[7]) # !Y1_acc_7 & !Y1_s_data_6_0_a[7] & (X1_data_mux_o_2_iv_2 $ !X1_data_mux_o_1_iv_0_0);


--Y1_s_data_15_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[7] at LC_X38_Y12_N7
--operation mode is normal

Y1_s_data_15_0_c[7] = X1_data_mux_o_2_iv_1 & (Y1_s_data_3_0[7] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_1 & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[7];


--Y1_un1_gprbit_1527_36_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2 at LC_X35_Y12_N6
--operation mode is normal

Y1_un1_gprbit_1527_36_0_a3_0_a2 = Y1_un1_gprbit_1527_81_0_a4_0 & !Y1_un1_gprbit_1527_36_0_a3_0_a2_a & !Y1L0152 & Y1_un1_gprbit_1527_36_0_a3_0_a2_2;


--Y1_un1_gprbit_1527_78_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_78_i_a at LC_X30_Y14_N5
--operation mode is normal

Y1_un1_gprbit_1527_78_i_a = Y1L4052 $ Y1L7053 # !Y1L4152 # !Y1_s_adr_1_iv_0_0;


--I_234_a is I_234_a at LC_X44_Y11_N7
--operation mode is normal

I_234_a = M1_s_tran_sh_1 & !Y1_sbuf_0_0 & !I_413 # !M1_s_tran_sh_1 & (I_413 # !Y1_sbuf_0_0);


--I_224 is I_224 at LC_X45_Y10_N3
--operation mode is normal

I_224 = Y1_scon_0_6 & (I_405 & I_224_a # !I_405 & !Y1_sbuf_0_0) # !Y1_scon_0_6 & I_224_a;


--M1_un1_un22_s_mode_42_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0 at LC_X46_Y13_N4
--operation mode is normal

M1_un1_un22_s_mode_42_0 = M1_un1_un22_s_mode_42_0_o2 & (M1_s_trans # !M1_un1_un22_s_mode_42_0_a3_0 & M1_s_txdm0_42_iv_0_o3);


--M1_s_tran_state_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_2 at LC_X47_Y13_N6
--operation mode is normal

M1_s_tran_state_2_lut_out = M1_s_tran_state_2 $ (M1_s_tran_state_0 & M1_s_tran_state_1 & M1_v_txstep_45_iv_i[0]);
M1_s_tran_state_2 = DFFEA(M1_s_tran_state_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_tran_state_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_0 at LC_X47_Y13_N8
--operation mode is normal

M1_s_tran_state_0_lut_out = !M1_un1_un22_s_mode_28_0_a2 & (M1_v_txstep_45_iv_i[0] $ M1_s_tran_state_0);
M1_s_tran_state_0 = DFFEA(M1_s_tran_state_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_tran_state_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_3 at LC_X47_Y13_N2
--operation mode is normal

M1_s_tran_state_3_lut_out = !M1_un1_un22_s_mode_28_0_a2 & (M1_s_tran_state_3 $ (!M1_s_tran_state_4_i_a[3] & M1_v_txstep_45_iv_i[0]));
M1_s_tran_state_3 = DFFEA(M1_s_tran_state_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_tran_state_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_1 at LC_X47_Y13_N4
--operation mode is normal

M1_s_tran_state_1_lut_out = !M1_un1_un22_s_mode_28_0_a2 & (M1_s_tran_state_1 $ (M1_s_tran_state_0 & M1_v_txstep_45_iv_i[0]));
M1_s_tran_state_1 = DFFEA(M1_s_tran_state_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_un1_un22_s_mode_4_i_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_4_i_o3 at LC_X47_Y15_N8
--operation mode is normal

M1_un1_un22_s_mode_4_i_o3 = M1_s_txpre_count[0] & M1_s_txpre_count[3] & M1_s_txpre_count[1] & M1_s_txpre_count[2];


--M1_s_txdm0_42_iv_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_2_a at LC_X46_Y13_N5
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_2_a = M1_s_tran_state_3 & !M1_s_tran_state_2;


--M1_un1_trans_i_1_i_a3_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_trans_i_1_i_a3_0_0 at LC_X47_Y16_N9
--operation mode is normal

M1_s_txm13_ff1_qfbk = M1_s_txm13_ff1;
M1_un1_trans_i_1_i_a3_0_0 = M1_s_txm13_ff0 & !M1_s_txm13_ff1_qfbk;

--M1_s_txm13_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff1 at LC_X47_Y16_N9
--operation mode is normal

M1_s_txm13_ff1_sload_eqn = M1_s_txm13_ff0;
M1_s_txm13_ff1 = DFFEA(M1_s_txm13_ff1_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_txdm0_42_iv_0_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3 at LC_X46_Y13_N2
--operation mode is normal

M1_s_txdm0_42_iv_0_o3 = M1_s_tran_state_1 & (Y1_scon_0_7 & M1_s_txdm0_42_iv_0_o3_a # !M1_s_tran_state_3) # !M1_s_tran_state_1 & (M1_s_tran_state_3 $ !M1_s_txdm0_42_iv_0_o3_a);


--M1_s_txdm0_42_iv_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_1_a at LC_X46_Y17_N1
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_1_a = !M1_txd_o_i & (M1_un1_un22_s_mode_27_i_x3 # !M1_s_txdm0_42_iv_0_o3_3);


--M1_s_txdm0_42_iv_0_a3_5 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a3_5 at LC_X46_Y16_N2
--operation mode is normal

M1_s_txdm0_42_iv_0_a3_5 = M1_s_trans & M1_s_txdm0_42_iv_0_a3_6 & (M1_v_txstep_45_iv_i_o3[0] # M1_s_tran_sh_53_0_iv_0_a3[9]);


--M1_s_txdm0_42_iv_0_o3_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_1 at LC_X46_Y17_N6
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_1 = M1_s_tran_state_3 & (M1_s_tran_state_1 # M1_s_tran_state_2) # !M1_s_tran_state_3 & !M1_s_tran_state_1 & !M1_s_tran_state_2 & !M1_s_tran_state_0;


--M1_s_txdm0_42_iv_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0 at LC_X46_Y17_N4
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0 = M1_s_txdm0_42_iv_0_o3_0_0 & M1_s_txdm0_42_iv_0_o3_0_a & (M1_txd_o_i # !M1_un1_un22_s_mode_27_i_x3);


--M1_un1_un22_s_mode_35_0_o3_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_a at LC_X46_Y16_N1
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_a = M1_v_txstep_45_iv_i_o3[0] & !Y1_scon_0_7 & !Y1_scon_0_6 # !M1_v_txstep_45_iv_i_o3[0] & (!Y1_scon_0_7 # !M1_s_tran_sh_53_0_iv_0_a3[9]);


--M1_un1_un22_s_mode_35_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_0 at LC_X46_Y15_N4
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_0 = M1_s_txpre_count[0] & (M1_un1_un22_s_mode_27_i_x3 # !M1_s_txdm0_42_iv_0_o3_3) # !M1_s_txpre_count[0] & M1_un1_un22_s_mode_35_0_o3_0_a & (M1_un1_un22_s_mode_27_i_x3 # !M1_s_txdm0_42_iv_0_o3_3);


--M1_un1_un22_s_mode_35_0_o3_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_1 at LC_X46_Y16_N4
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_1 = !M1_un1_un22_s_mode_35_0_a3_3 & !M1_un1_un22_s_mode_35_0_o3_1_a & (!Y1_scon_0_6 # !M1_un1_trans_i_1_i_a3_0_0);


--M1_N_3222_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_3222_i at LC_X46_Y18_N6
--operation mode is normal

M1_N_3222_i = Y1_all_trans_o_0 # M1_un1_un22_s_mode_42_0_o2;


--Y1_un1_gprbit_1527_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3 at LC_X30_Y10_N2
--operation mode is normal

Y1_un1_gprbit_1527_3 = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1L1153 & Y1_un1_gprbit_1527_1_1_2;


--Y1_scon_0_10_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[6] at LC_X28_Y10_N1
--operation mode is normal

Y1_scon_0_10_a[6] = Y1_un1_gprbit_1527_4_i_2 & (Y1_G_369_0 & !Y1_s_bdata_12_0 # !Y1_G_369_0 & !Y1_scon_0_6) # !Y1_un1_gprbit_1527_4_i_2 & !Y1_scon_0_6;


--Y1_s_adr_1_iv_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_1[4] at LC_X31_Y11_N2
--operation mode is normal

Y1_s_adr_1_iv_1[4] = X1_adr_mux_o_2_iv_2 & !Y1_s_reg_data_u_4 & X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 # !Y1_s_adr_1_iv_1_a[4];


--Y1_s_adr_1_iv_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_a[4] at LC_X32_Y13_N2
--operation mode is normal

Y1_s_adr_1_iv_a[4] = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_4 # !X1_adr_mux_o_2_iv_1 & !Y1L1622Q # !Y1_un1_adr_mux_i_9_0_a2_0;


--Y1_s_adr_1_iv_2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2[4] at LC_X31_Y11_N1
--operation mode is normal

Y1_s_adr_1_iv_2[4] = X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & !Y1_s_adr_1_iv_2_a[4] & (!Y1_un1_adr_mux_i_6_0_a5_0_a2 # !Y1_sp[4]) # !X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (!Y1_un1_adr_mux_i_6_0_a5_0_a2 # !Y1_sp[4]);


--Y1_s_adr_1_iv_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_3[4] at LC_X31_Y11_N8
--operation mode is normal

Y1_s_adr_1_iv_3[4] = Y1_un43_s_adr_combout[4] & !Y1_un1_adr_mux_i_0_a5_i & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[4]) # !Y1_un43_s_adr_combout[4] & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[4]);


--Y1_un1_gprbit_1527_67_0_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o4 at LC_X27_Y17_N5
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o4 = Y1_un1_gprbit_1527_67_0_x2 & Y1_un1_gprbit_1527_67_0_o4_2 & !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 & !Y1_un1_gprbit_1527_67_0_o2_2;


--X1_regs_wr_en_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_0 at LC_X25_Y19_N2
--operation mode is normal

X1_regs_wr_en_o_2_iv_0 = X1_regs_wr_en_o_2_iv_3[0] & X1_regs_wr_en_o_2_iv_a[0] & (!X1_un1_state_i_53 # !Y1L1763Q);


--Y1L8942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~50 at LC_X30_Y7_N5
--operation mode is normal

Y1L8942Q_lut_out = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7];
Y1L8942Q = DFFEA(Y1L8942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_wt_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1 at LC_X29_Y9_N8
--operation mode is normal

Y1_s_wt_0_1_lut_out = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] & (Y1_s_adr_2_iv_i_m3[1] # !Y1_s_adr_2_iv_i_o3_1[1] # !Y1_s_adr_2_iv_i_o3_2[1]);
Y1_s_wt_0_1 = DFFEA(Y1_s_wt_0_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1L251, , );


--Y1L9742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~45 at LC_X36_Y7_N8
--operation mode is normal

Y1L9742Q_lut_out = Y1_rom_data_i_m[2] # !Y1_s_adr_2_iv_5[2] # !Y1_s_adr_2_iv_5_a[2] # !Y1_s_adr_2_iv_2_Z[2];
Y1L9742Q = DFFEA(Y1L9742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_adr_2_iv_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_1[0] at LC_X34_Y13_N5
--operation mode is normal

Y1_s_adr_2_iv_1[0] = X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_2 $ (!X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0)) # !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_1 # X1_adr_mux_o_2_iv_2 $ !X1_adr_mux_o_2_iv_0);


--Y1_rom_data_i_m[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m[0] at LC_X33_Y10_N2
--operation mode is normal

Y1_rom_data_i_m[0] = !Y1_rom_data_i_m_a[0] & (X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_1 & !X1_adr_mux_o_2_iv_3 # !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 & X1_adr_mux_o_2_iv_3);


--Y1_s_adr_2_iv_2_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_2_Z[0] at LC_X34_Y13_N2
--operation mode is normal

Y1_s_adr_2_iv_2_Z[0] = Y1_sp_i_0[0] & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_0) # !Y1_sp_i_0[0] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_0);


--Y1_s_adr_2_iv_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5[0] at LC_X33_Y10_N5
--operation mode is normal

Y1_s_adr_2_iv_5[0] = Y1_s_adr_2_iv_1[0] & (X1_adr_mux_o_2_iv_3 # !X1_adr_mux_o_2_iv_0 # !Y1L3111);


--Y1_all_wt_en_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0 at LC_X34_Y10_N4
--operation mode is normal

Y1_all_wt_en_o_0_lut_out = Y1_all_trans_o_5_i_o5_0_i_a2 & Y1_sp23_i_0_o5_1_i_a2 & (Y1L4052 $ !Y1L1153);
Y1_all_wt_en_o_0 = DFFEA(Y1_all_wt_en_o_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un1_gprbit_1528_56_3_i_o3_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_56_3_i_o3_i_a3 at LC_X28_Y13_N2
--operation mode is normal

Y1_un1_gprbit_1528_56_3_i_o3_i_a3 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L1153;


--Y1_s_adr_1_iv_7_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_2[3] at LC_X34_Y11_N2
--operation mode is normal

Y1_s_adr_1_iv_7_2[3] = X1_adr_mux_o_2_iv_1 # X1_adr_mux_o_2_iv_2 # Y1_s_adr_1_iv_7_2_a[3];


--Y1_s_adr_1_iv_7_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_5[3] at LC_X34_Y11_N5
--operation mode is normal

Y1_s_adr_1_iv_7_5[3] = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_3 # !X1_adr_mux_o_2_iv_1 & !Y1_s_help_3 # !Y1_un1_adr_mux_i_9_0_a2_0;


--Y1_s_adr_1_iv_7_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_1[3] at LC_X34_Y11_N0
--operation mode is normal

Y1_s_adr_1_iv_7_1[3] = Y1_sp[3] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_s_adr_1_iv_7_1_a[3] # !Y1_s_reg_data_u_3) # !Y1_sp[3] & (!Y1_s_adr_1_iv_7_1_a[3] # !Y1_s_reg_data_u_3);


--Y1_s_adr_1_iv_7_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_3[3] at LC_X34_Y11_N8
--operation mode is normal

Y1_s_adr_1_iv_7_3[3] = Y1_ramout_7[3] & !Y1_un1_adr_mux_i_8_0_a5_i & (!Y1_s_adr_1_iv_7_3_a[3] # !X1_adr_mux_o_2_iv_3) # !Y1_ramout_7[3] & (!Y1_s_adr_1_iv_7_3_a[3] # !X1_adr_mux_o_2_iv_3);


--Y1_s_adr_0_iv_5_m8_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_a at LC_X32_Y11_N2
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2_a = X1_adr_mux_o_2_iv_3 # !Y1L4111 # !X1_adr_mux_o_2_iv_0 # !X1_adr_mux_o_2_iv_2;


--Y1_s_adr_0_iv_5_m8_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_0 at LC_X32_Y11_N6
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2_0 = !Y1_s_adr_1_iv_0_a2_0[6] & (!Y1_s_reg_data_u_5 # !Y1_un1_adr_mux_i_10_0_a5_0_a2);


--Y1_s_adr_0_iv_5_m8_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_1 at LC_X32_Y11_N4
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2_1 = Y1_un43_s_adr_combout[5] & !Y1_un1_adr_mux_i_0_a5_i & (!Y1_un1_adr_mux_i_6_0_a5_0_a2 # !Y1_sp[5]) # !Y1_un43_s_adr_combout[5] & (!Y1_un1_adr_mux_i_6_0_a5_0_a2 # !Y1_sp[5]);


--Y1_s_r0_m[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_m[5] at LC_X32_Y13_N3
--operation mode is normal

Y1_s_r0_m[5] = Y1L1111 & !X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1 & X1_adr_mux_o_2_iv_3;


--Y1_un1_gprbit_1527_47_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_a2_0 at LC_X34_Y14_N4
--operation mode is normal

Y1_un1_gprbit_1527_47_0_a2_0 = !Y1_un1_gprbit_1527_67_0_o4 & Y1_un1_gprbit_1527_47_0_a2_0_a & Y1L4152 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_53_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1 at LC_X32_Y10_N9
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a2_0_1 = Y1L4052 & Y1L1153;


--Y1_gprbit_1527_i_0_i_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1527_i_0_i_a3_0_a2 at LC_X30_Y11_N9
--operation mode is normal

Y1_gprbit_1527_i_0_i_a3_0_a2 = X1_regs_wr_en_o_3_iv_12[1] & !X1_regs_wr_en_o_3_iv_1 & X1_un1_s_intblock_111;


--Y1_un1_gprbit_1527_92_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2_0_0_a at LC_X29_Y7_N5
--operation mode is normal

Y1_un1_gprbit_1527_92_0_a2_0_0_a = !X1_regs_wr_en_o_3_iv_1 & (X1_regs_wr_en_o_3_iv_0 # !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0);


--Y1_un1_gprbit_1527_67_0_a3_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_a3_2_a at LC_X29_Y11_N2
--operation mode is normal

Y1_un1_gprbit_1527_67_0_a3_2_a = X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_74_0_0_a2_1_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_1_a2_a at LC_X29_Y10_N8
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_1_a2_a = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1L4152 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_74_0_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_0_1_a at LC_X29_Y11_N5
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_0_1_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & !X1_regs_wr_en_o_3_iv_0;


--Y1_ramout_7[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[6] at LC_X31_Y4_N8
--operation mode is normal

Y1_ramout_7[6] = Y1_psw_o[4] & Y1_ramout_6[6] # !Y1_psw_o[4] & Y1_ramout_3[6];


--Y1_un1_adr_mux_i_8_0_a5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_8_0_a5_i at LC_X33_Y13_N0
--operation mode is normal

Y1_un1_adr_mux_i_8_0_a5_i = !X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 & X1_adr_mux_o_2_iv_3;


--Y1_s_adr_1_iv_0_a2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a2[6] at LC_X33_Y11_N6
--operation mode is normal

Y1_s_adr_1_iv_0_a2[6] = X1_adr_mux_o_2_iv_2 & Y1_un1_adr_mux_i_0_a5_i_o2 & (Y1L2722Q # !X1_adr_mux_o_2_iv_0);


--Y1_s_adr_1_iv_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a[6] at LC_X33_Y11_N3
--operation mode is normal

Y1_s_adr_1_iv_0_a[6] = Y1_sp[6] & (Y1_un1_adr_mux_i_6_0_a5_0_a2 # Y1_ramout_7[6] & Y1_un1_adr_mux_i_8_0_a5_i) # !Y1_sp[6] & Y1_ramout_7[6] & Y1_un1_adr_mux_i_8_0_a5_i;


--Y1_un1_gprbit_1527_77_0_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a2_0_a at LC_X25_Y10_N1
--operation mode is normal

Y1_un1_gprbit_1527_77_0_0_a2_0_a = X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & !X1_regs_wr_en_o_3_iv_1;


--Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_o3_0_i_a3 at LC_X29_Y11_N7
--operation mode is normal

Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--X1_data_mux_o_4_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_4_i[2] at LC_X25_Y24_N1
--operation mode is normal

X1_data_mux_o_4_i[2] = !X1_un1_s_intblock_77 & (!X1_un8929_s_instr_category_0_a3_1 # !X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_un4_s_intblock_0_0);


--X1_data_mux_o_2_iv_2_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_Z[2] at LC_X26_Y24_N4
--operation mode is normal

X1_data_mux_o_2_iv_2_Z[2] = X1_data_mux_o_2_iv_1_Z[2] & (X1_data_mux_o_2_iv_2_a[2] # !X1_un4_s_intblock_0_0 # !Y1L6663Q);


--X1_state_i_m_26[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_26[2] at LC_X28_Y24_N9
--operation mode is normal

X1_state_i_m_26[2] = Y1L1763Q & (!X1_un1_state_i_34_0 # !X1_data_mux_o_1[1]);


--X1_data_mux_o_2_iv_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_3[2] at LC_X28_Y24_N6
--operation mode is normal

X1_data_mux_o_2_iv_3[2] = X1_un1_s_intblock_88 & (X1_un4_s_intblock_0 # X1_data_mux_o_1_iv_0_o2[3] # !Y1L6732);


--Y1L7422 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_0__Z~0 at LC_X38_Y24_N0
--operation mode is normal

Y1L7422 = Y1_s_help_11_a[0] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[0] # !Y1_s_help_11_a[0] & (Y1_s_help_11_3[0] # !Y1_s_help_11_sn_m7_i);

--Y1L8422Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_0~0 at LC_X38_Y24_N0
--operation mode is normal

Y1L8422Q = DFFEA(Y1L7422, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_pc[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0] at LC_X37_Y22_N6
--operation mode is normal

Y1_pc[0]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[0] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[0];
Y1_pc[0] = DFFEA(Y1_pc[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_data_12_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[0] at LC_X41_Y10_N8
--operation mode is normal

Y1_s_data_12_0[0] = Y1_s_data_12_0_a[0] & X1_data_mux_o_1_iv_0_0 & Y1_acc_4 # !Y1_s_data_12_0_a[0] & (Y1_acc_0 # !X1_data_mux_o_1_iv_0_0);


--Y1_s_data_5_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[0] at LC_X41_Y13_N9
--operation mode is normal

Y1_s_data_5_0[0] = Y1_s_data_5_0_c[0] & (Y1_s_reg_data_u_0 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[0] & Y1_s_help16[0] & X1_data_mux_o_2_iv_0;


--Y1_s_data_9_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_a[0] at LC_X42_Y18_N7
--operation mode is normal

Y1_s_data_9_0_a[0] = Y1_s_reg_data_u_0 & X1_data_mux_o_1_iv_0_0 & !Y1_pc[8] # !Y1_s_reg_data_u_0 & (!Y1_pc[8] # !X1_data_mux_o_1_iv_0_0);


--U1_result_a_o_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0 at LC_X38_Y15_N5
--operation mode is normal

U1_result_a_o_iv_0_0_0 = !U1_result_a_o_iv_0_0_a2_0[0] & !U1_result_a_o_iv_0_0_a[0] & (!U1_cy_o_0_iv_0_a2_4_0 # !Y1_acc_0);


--Y1_all_trans_o_5_i_o5_0_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_5_i_o5_0_i_a2 at LC_X34_Y10_N5
--operation mode is normal

Y1_all_trans_o_5_i_o5_0_i_a2 = X1_regs_wr_en_o_3_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !Y1_s_adr_1_iv_7[3];


--sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a is sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a at LC_X32_Y9_N2
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a = Y1L1153 & Y1L4152 & !Y1L0152 & Y1_s_adr_1_iv_0_0;


--Y1L6663Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1~0 at LC_X32_Y24_N4
--operation mode is normal

Y1L6663Q_lut_out = Y1L1763Q & (X1_un1_state_i_219 # !X1_un1_s_intblock_85_0);
Y1L6663Q = DFFEA(Y1L6663Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_state_i_49 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_49 at LC_X25_Y23_N2
--operation mode is normal

X1_un1_state_i_49 = X1_un4_s_intblock_0_0 & !X1_un1_un15_s_instr_category;


--X1_regs_wr_en_o_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_1[1] at LC_X25_Y20_N4
--operation mode is normal

X1_regs_wr_en_o_1[1] = X1_un1_state_i_52_0 & X1_regs_wr_en_o_1_0[1] & (X1_un1_un190_s_instr_category_1 # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_3_iv_12_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_12_a[1] at LC_X25_Y20_N7
--operation mode is normal

X1_regs_wr_en_o_3_iv_12_a[1] = Y1L1763Q & !X1_regs_wr_en_o_0[1] # !X1_regs_wr_en_o_3_iv_7[1] # !X1_regs_wr_en_o_3_iv_8[1];


--X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_1_0 at LC_X32_Y18_N5
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 = !X1_un4_s_intblock_0 & Y1L6663Q & X1_N_2413_i_i_o2 & X1_N_2438_i_i_o2;


--X1_un1_s_intblock_111_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_a at LC_X30_Y11_N7
--operation mode is normal

X1_un1_s_intblock_111_a = X1_un1_s_intblock_111_6 & X1_un1_s_intblock_111_5_0 & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_un131_state_0_a2_4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2 at LC_X38_Y13_N3
--operation mode is normal

X1_un131_state_0_a2_4_2 = !U1_result_a_o_iv_0_0_a2_1_4 & U1_result_a_o_iv_0_0_1_0 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 & !X1_un131_state_0_a2_4_2_a;


--X1_un131_state_0_a2_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_5 at LC_X38_Y14_N0
--operation mode is normal

X1_un131_state_0_a2_5 = U1_result_a_o_iv_0_0_0 & U1_result_a_o_iv_0_0_2_m5_0_a2 & U1_result_a_o_iv_0_0_1_m5_0_a2 & !U1L483;


--X1_bdata_mux_o_2_iv_0_0_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_0_a[2] at LC_X30_Y24_N3
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_0_a[2] = !Y1L6932 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !Y1L8632 # !X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_bdata_mux_o_2_iv_0_0_a2_1_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_a2_1_2[2] at LC_X35_Y24_N8
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_a2_1_2[2] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2 & !X1_un145_state_0_a2 & X1_bdata_mux_o_2_iv_0_0_a2_1_2_a[2];


--X1_un4_s_intblock_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0 at LC_X33_Y18_N7
--operation mode is normal

X1_un4_s_intblock_0_0 = Y1_state_o_i_0 & (!Y1L759 & !Y1_intpre_o_1_0_a2 # !X1_un6_s_intblock_0);


--X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_2_1 at LC_X32_Y19_N2
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 = Y1L6763Q & !Y1L0832 & !E1_prog_data_o_6 & E1_prog_data_o_5 # !Y1L6763Q & Y1L0832;


--X1_N_2380_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2 at LC_X33_Y20_N3
--operation mode is normal

X1_N_2380_i_i_o2 = Y1L1732 & !Y1L6763Q # !Y1L1732 & Y1L6763Q & E1_prog_data_o_7 & E1_prog_data_o_4;


--X1_un2429_s_instr_category_0_i2_0_a2_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un2429_s_instr_category_0_i2_0_a2_i_o2 at LC_X32_Y22_N7
--operation mode is normal

X1_un2429_s_instr_category_0_i2_0_a2_i_o2 = Y1L7532 & !Y1L3632 & Y1_command_o_0 & !Y1L7632;


--X1_bdata_mux_o_1_iv_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_3 at LC_X27_Y19_N8
--operation mode is normal

X1_bdata_mux_o_1_iv_0_3 = !X1_bdata_mux_o_1_iv_0_a2[3] & !X1_bdata_mux_o_1_iv_0_a2_0[3] & (!X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] # !X1_bdata_mux_o_1_iv_0_a2_1_0_0[3]);


--Y1_bit_data_o_u is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_u at LC_X36_Y12_N7
--operation mode is normal

Y1_bit_data_o_u = Y1L8942Q & (Y1_bit_data_o_u_a & Y1_bit_data_o_11 # !Y1_bit_data_o_u_a & Y1_bit_data_o_10) # !Y1L8942Q & Y1_bit_data_o_10;


--X1_bdata_mux_o_1_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_0 at LC_X30_Y17_N1
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_0 = X1_bdata_mux_o_1_iv_0_0_a[1] & (X1_un131_state_0_a2_4_2 & X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_s_bdata_11_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_11_0_a at LC_X31_Y12_N2
--operation mode is normal

Y1_s_bdata_11_0_a = X1_bdata_mux_o_1_iv_0_0_d0 & !Y1_s_helpb & X1_bdata_mux_o_1_iv_0_0_0 # !X1_bdata_mux_o_1_iv_0_0_d0 & (Y1_psw_o_7 # !X1_bdata_mux_o_1_iv_0_0_0);


--X1_bdata_mux_o_1_iv_0_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_0_0 at LC_X30_Y17_N7
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_0_0 = X1_un4_s_intblock_0_0 & Y1L6663Q & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_bdata_mux_o_1_iv_0_0_a2_0_a[1];


--Y1_s_bdata_7_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a at LC_X34_Y17_N6
--operation mode is normal

Y1_s_bdata_7_0_a = Y1L6781 & Y1L7781 & Y1L8781 # !Y1L6781 & Y1L5781;


--Y1_s_bdata_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_6_0 at LC_X31_Y12_N8
--operation mode is normal

Y1_s_bdata_6_0 = X1_bdata_mux_o_1_iv_0_0_d0 & (Y1_s_bdata_6_0_a $ !X1_bdata_mux_o_1_iv_0_3) # !X1_bdata_mux_o_1_iv_0_0_d0 & (Y1L1332 # !X1_bdata_mux_o_1_iv_0_3);


--Y1_s_bdata_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_3_0 at LC_X31_Y12_N0
--operation mode is normal

Y1_s_bdata_3_0 = X1_bdata_mux_o_1_iv_0_3 & Y1_bit_data_o_u & Y1_psw_o_7 & !X1_bdata_mux_o_1_iv_0_0_d0 # !X1_bdata_mux_o_1_iv_0_3 & (Y1_psw_o_7 # Y1_bit_data_o_u & !X1_bdata_mux_o_1_iv_0_0_d0);


--X1_regs_wr_en_o_3_iv_12[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_12[2] at LC_X26_Y17_N2
--operation mode is normal

X1_regs_wr_en_o_3_iv_12[2] = X1_regs_wr_en_o_3_iv_10[2] & X1_un1_s_intblock_81 & (!X1_un4_s_intblock_0 # !Y1_state_o_0);


--X1_regs_wr_en_o_3_iv_11[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_11[2] at LC_X25_Y21_N6
--operation mode is normal

X1_regs_wr_en_o_3_iv_11[2] = X1_regs_wr_en_o_3_iv_8[2] & (!X1_un1_state_i_54 & X1_regs_wr_en_o_2_0[2] # !Y1L1763Q);


--X1_data_mux_o_1_iv_0_a2_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_1[3] at LC_X33_Y26_N2
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_1[3] = !X1_un4_s_intblock_0 & Y1L6732 & !X1_data_mux_o_1_iv_0_o2[3];


--X1_data_mux_o_1_iv_0_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_4[3] at LC_X27_Y22_N1
--operation mode is normal

X1_data_mux_o_1_iv_0_4[3] = X1_data_mux_o_1_iv_0_2[3] & (X1_un4_s_intblock_0 # !I_203_0 # !Y1L1763Q);


--X1_data_mux_o_1_iv_0_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_3[3] at LC_X26_Y24_N5
--operation mode is normal

X1_data_mux_o_1_iv_0_3[3] = X1_data_mux_o_1_iv_0_1[3] & (X1_un4_s_intblock_0 # X1_s_adr_mux_91_i_a2[3] # !X1_un12926_s_instr_category_0_a3_0_a2);


--X1_data_mux_o_2_iv_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_a[1] at LC_X34_Y24_N7
--operation mode is normal

X1_data_mux_o_2_iv_a[1] = !X1_un4_s_intblock_0 # !Y1_state_o_0;


--X1_un1_s_intblock_93_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_93_4 at LC_X31_Y23_N1
--operation mode is normal

X1_un1_s_intblock_93_4 = !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & X1_regs_wr_en_o_3_iv_0_Z[1] & !X1_alu_cmd_o_2_iv_0_a4_0[5] & X1_un1_s_intblock_93_4_a;


--X1_alu_cmd_o_2_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_0 at LC_X33_Y18_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_0 = !X1_un4_s_intblock_0 & !X1_alu_cmd_o_2_iv_0_o2_0[4] & (Y1_state_o_i_0 # !X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--X1_data_mux_o_2_iv_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_6[1] at LC_X28_Y24_N4
--operation mode is normal

X1_data_mux_o_2_iv_6[1] = X1_data_mux_o_2_iv_0_Z[0] & X1_data_mux_o_2_iv_4[1] & X1_un1_s_intblock_88 & X1_data_mux_o_2_iv_0_Z[1];


--Y1_s_data_12_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[1] at LC_X37_Y25_N0
--operation mode is normal

Y1_s_data_12_0[1] = X1_data_mux_o_2_iv_0 & (X1_data_mux_o_2_iv_2 & !Y1_s_data_12_0_a[1] # !X1_data_mux_o_2_iv_2 & !Y1_pc[1]) # !X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[1] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_6_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[1] at LC_X37_Y25_N4
--operation mode is normal

Y1_s_data_6_0[1] = X1_data_mux_o_2_iv_2 & Y1_s_data_6_0_a[1] # !X1_data_mux_o_2_iv_2 & Y1_s_data_5_0[1];


--Y1_pc[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9] at LC_X37_Y16_N8
--operation mode is normal

Y1_pc[9]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[9] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[9];
Y1_pc[9] = DFFEA(Y1_pc[9]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_acc_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_1 at LC_X27_Y13_N7
--operation mode is normal

Y1_acc_1_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L7153 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L7153;
Y1_acc_1 = DFFEA(Y1_acc_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3268_i, , );


--Y1_s_data_9_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[1] at LC_X36_Y16_N4
--operation mode is normal

Y1_s_data_9_0_c[1] = X1_data_mux_o_2_iv_2 & (Y1_pc[9] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_2 & Y1_acc_1 & X1_data_mux_o_2_iv_0;


--Y1_s_data_12_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[2] at LC_X39_Y24_N1
--operation mode is normal

Y1_s_data_12_0[2] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[2] # !X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 & Y1_un4_pc_plus2_combout[2] # !X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[2]);


--Y1_s_data_6_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[2] at LC_X38_Y24_N8
--operation mode is normal

Y1_s_data_6_0[2] = Y1_s_data_5_0[2] & (Y1_s_data_6_0_a[2] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_5_0[2] & X1_data_mux_o_2_iv_2 & Y1_s_data_6_0_a[2];


--Y1_pc[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10] at LC_X38_Y19_N9
--operation mode is normal

Y1_pc[10]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[10] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[10];
Y1_pc[10] = DFFEA(Y1_pc[10]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_acc_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_2 at LC_X26_Y15_N6
--operation mode is normal

Y1_acc_2_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L0253 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L0253;
Y1_acc_2 = DFFEA(Y1_acc_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2970_i, , );


--Y1_s_data_9_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[2] at LC_X38_Y23_N4
--operation mode is normal

Y1_s_data_9_0_c[2] = X1_data_mux_o_2_iv_2 & (Y1_pc[10] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_2 & Y1_acc_2 & X1_data_mux_o_2_iv_0;


--Y1_s_data_12_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[3] at LC_X41_Y21_N1
--operation mode is normal

Y1_s_data_12_0[3] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[3] # !X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 & Y1_un4_pc_plus2_combout[3] # !X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[3]);


--Y1_s_data_6_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[3] at LC_X41_Y21_N8
--operation mode is normal

Y1_s_data_6_0[3] = X1_data_mux_o_2_iv_2 & Y1_s_data_6_0_a[3] # !X1_data_mux_o_2_iv_2 & Y1_s_data_5_0[3];


--Y1_pc[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11] at LC_X42_Y19_N8
--operation mode is normal

Y1_pc[11]_lut_out = Y1_pc_comb_6[11] & (X1_pc_inc_en_o_1_iv_i_i_1 # !Y1_pc_comb_11_a[11]) # !Y1_pc_comb_6[11] & !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[11];
Y1_pc[11] = DFFEA(Y1_pc[11]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_acc_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_3 at LC_X26_Y15_N3
--operation mode is normal

Y1_acc_3_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L3253 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L3253;
Y1_acc_3 = DFFEA(Y1_acc_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3158_i, , );


--Y1_s_data_9_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[3] at LC_X41_Y12_N0
--operation mode is normal

Y1_s_data_9_0_c[3] = X1_data_mux_o_2_iv_2 & (Y1_pc[11] # !X1_data_mux_o_2_iv_0) # !X1_data_mux_o_2_iv_2 & Y1_acc_3 & X1_data_mux_o_2_iv_0;


--X1_data_mux_o_2_iv_5_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_5_0[0] at LC_X28_Y24_N1
--operation mode is normal

X1_data_mux_o_2_iv_5_0[0] = X1_data_mux_o_2_iv_2_Z[0] & X1_data_mux_o_2_iv_5_0_a[0] & (X1_data_mux_o_1[0] # !Y1L1763Q);


--Y1L0622 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_4__Z~0 at LC_X36_Y24_N4
--operation mode is normal

Y1L0622 = Y1_s_help_11_a[4] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[4] # !Y1_s_help_11_a[4] & (Y1_s_help_11_3[4] # !Y1_s_help_11_sn_m7_i);

--Y1L1622Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_4~0 at LC_X36_Y24_N4
--operation mode is normal

Y1L1622Q = DFFEA(Y1L0622, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[4] at LC_X33_Y16_N9
--operation mode is normal

Y1_s_data_3_0_a[4] = Y1_s_help16[4] & X1_data_mux_o_1_iv_0_0 & !Y1_s_reg_data_u_4 # !Y1_s_help16[4] & (!Y1_s_reg_data_u_4 # !X1_data_mux_o_1_iv_0_0);


--Y1_acc_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_4 at LC_X27_Y13_N3
--operation mode is normal

Y1_acc_4_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L6253 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L6253;
Y1_acc_4 = DFFEA(Y1_acc_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2969_i, , );


--Y1_s_data_6_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[4] at LC_X39_Y23_N7
--operation mode is normal

Y1_s_data_6_0_a[4] = Y1_pc[12] & !Y1_un4_pc_plus2_combout[4] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[12] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[4]);


--Y1_s_data_10_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[4] at LC_X39_Y22_N0
--operation mode is normal

Y1_s_data_10_0[4] = Y1_s_data_10_0_c[4] & (Y1_pc[4] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[4] & Y1_s_reg_data_u_4 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[4] at LC_X35_Y15_N3
--operation mode is normal

Y1_s_data_13_0[4] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_1_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[4];


--Y1L7622Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_5~0 at LC_X38_Y24_N4
--operation mode is normal

Y1L7622Q_lut_out = Y1_s_help_11_a[5] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[5] # !Y1_s_help_11_a[5] & (Y1_s_help_11_3[5] # !Y1_s_help_11_sn_m7_i);
Y1L7622Q = DFFEA(Y1L7622Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[5] at LC_X42_Y16_N0
--operation mode is normal

Y1_s_data_3_0_a[5] = Y1_s_reg_data_u_5 & !Y1_s_help16[5] & !X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_5 & (X1_data_mux_o_1_iv_0_0 # !Y1_s_help16[5]);


--Y1_acc_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_5 at LC_X31_Y16_N8
--operation mode is normal

Y1_acc_5_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L9253 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L9253;
Y1_acc_5 = DFFEA(Y1_acc_5_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_3189_i, , );


--Y1_s_data_6_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[5] at LC_X39_Y23_N0
--operation mode is normal

Y1_s_data_6_0_a[5] = Y1_pc[13] & !Y1_un4_pc_plus2_combout[5] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[13] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[5]);


--Y1_s_data_10_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[5] at LC_X43_Y18_N4
--operation mode is normal

Y1_s_data_10_0[5] = Y1_s_data_10_0_c[5] & (Y1_pc[5] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[5] & Y1_s_reg_data_u_5 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[5] at LC_X43_Y10_N1
--operation mode is normal

Y1_s_data_13_0[5] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_5 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[5];


--Y1L2722Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_6~0 at LC_X36_Y24_N9
--operation mode is normal

Y1L2722Q_lut_out = Y1_s_help_11_a[6] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[6] # !Y1_s_help_11_a[6] & (Y1_s_help_11_3[6] # !Y1_s_help_11_sn_m7_i);
Y1L2722Q = DFFEA(Y1L2722Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[6] at LC_X41_Y21_N3
--operation mode is normal

Y1_s_data_3_0_a[6] = Y1_s_reg_data_u_6 & !Y1_s_help16[6] & !X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_6 & (X1_data_mux_o_1_iv_0_0 # !Y1_s_help16[6]);


--Y1_acc_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_6 at LC_X40_Y12_N9
--operation mode is normal

Y1_acc_6_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L2353 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L2353;
Y1_acc_6 = DFFEA(Y1_acc_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2968_i, , );


--Y1_s_data_6_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[6] at LC_X38_Y23_N3
--operation mode is normal

Y1_s_data_6_0_a[6] = Y1_pc[14] & !Y1_un4_pc_plus2_combout[6] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[14] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[6]);


--Y1_s_data_10_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[6] at LC_X35_Y20_N4
--operation mode is normal

Y1_s_data_10_0[6] = Y1_s_data_10_0_c[6] & (Y1_pc[6] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[6] & Y1_s_reg_data_u_6 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[6] at LC_X31_Y17_N3
--operation mode is normal

Y1_s_data_13_0[6] = Y1L8312 & (U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 # !Y1L7312 & U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4) # !Y1L8312 & Y1L7312;


--Y1L5722 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_7__Z~0 at LC_X36_Y24_N5
--operation mode is normal

Y1L5722 = Y1_s_help_11_a[7] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[7] # !Y1_s_help_11_a[7] & (Y1_s_help_11_3[7] # !Y1_s_help_11_sn_m7_i);

--Y1L6722Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_7~0 at LC_X36_Y24_N5
--operation mode is normal

Y1L6722Q = DFFEA(Y1L5722, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[7] at LC_X41_Y12_N2
--operation mode is normal

Y1_s_data_3_0_a[7] = Y1_s_help16[7] & X1_data_mux_o_1_iv_0_0 & !Y1_s_reg_data_u_7 # !Y1_s_help16[7] & (!Y1_s_reg_data_u_7 # !X1_data_mux_o_1_iv_0_0);


--Y1_acc_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_7 at LC_X31_Y13_N9
--operation mode is normal

Y1_acc_7_lut_out = Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L0943 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & (Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_bdata_12_0 # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L0943);
Y1_acc_7 = DFFEA(Y1_acc_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2967_i, , );


--Y1_s_data_6_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[7] at LC_X38_Y23_N9
--operation mode is normal

Y1_s_data_6_0_a[7] = Y1_un4_pc_plus2_combout[7] & X1_data_mux_o_1_iv_0_0 & !Y1_pc[15] # !Y1_un4_pc_plus2_combout[7] & (!Y1_pc[15] # !X1_data_mux_o_1_iv_0_0);


--Y1_s_data_10_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[7] at LC_X41_Y13_N2
--operation mode is normal

Y1_s_data_10_0[7] = Y1_s_data_10_0_c[7] & (Y1_pc[7] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[7] & Y1_s_reg_data_u_7 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[7] at LC_X38_Y12_N4
--operation mode is normal

Y1_s_data_13_0[7] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_7 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[7];


--Y1_un1_gprbit_1527_36_0_a3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2_a at LC_X35_Y12_N5
--operation mode is normal

Y1_un1_gprbit_1527_36_0_a3_0_a2_a = !X1_regs_wr_en_o_3_iv_0 # !Y1_s_adr_1_iv_7[3] # !Y1L4152;


--Y1_un1_gprbit_1527_81_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a4_0 at LC_X35_Y12_N9
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a4_0 = Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & !X1_regs_wr_en_o_3_iv_1;


--Y1_un1_gprbit_1527_36_0_a3_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2_2 at LC_X33_Y9_N6
--operation mode is normal

Y1_un1_gprbit_1527_36_0_a3_0_a2_2 = Y1L7053 & Y1L4052 & !Y1L1153;


--M1_s_tran_sh_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_1 at LC_X44_Y11_N3
--operation mode is normal

M1_s_tran_sh_1_lut_out = Y1_scon_0_7 & !I_266_a # !Y1_scon_0_7 & !I_256;
M1_s_tran_sh_1 = DFFEA(M1_s_tran_sh_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_413 is I_413 at LC_X45_Y11_N6
--operation mode is normal

I_413 = M1_s_tran_state_3 & !M1_s_tran_state_2 & (!M1_s_tran_state_1 # !M1_s_tran_state_0) # !M1_s_tran_state_3 & (M1_s_tran_state_0 # M1_s_tran_state_1 # M1_s_tran_state_2);


--I_405 is I_405 at LC_X45_Y11_N7
--operation mode is normal

I_405 = M1_s_tran_state_3 & !M1_s_tran_state_1 & !M1_s_tran_state_2 # !M1_s_tran_state_3 & (M1_s_tran_state_0 # M1_s_tran_state_1 # M1_s_tran_state_2);


--I_224_a is I_224_a at LC_X44_Y10_N7
--operation mode is normal

I_224_a = Y1_scon_0_6 & !M1_s_tran_sh_1 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_1 # !I_211 & !M1_s_tran_sh_1);


--M1_un1_un22_s_mode_42_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0_a3_0 at LC_X46_Y13_N6
--operation mode is normal

M1_un1_un22_s_mode_42_0_a3_0 = M1_s_tran_state_0 & M1_s_tran_state_3 & !Y1_scon_0_7 & !Y1_scon_0_6;


--M1_un1_un22_s_mode_42_0_o2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0_o2 at LC_X46_Y16_N6
--operation mode is normal

M1_un1_un22_s_mode_42_0_o2 = M1_un1_un22_s_mode_42_0_o2_a & (M1_s_txpre_count[4] & !M1_v_txstep_45_iv_i_o3_0[0] # !M1_un1_un22_s_mode_51_i_a3_2);


--M1_v_txstep_45_iv_i[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i[0] at LC_X47_Y14_N2
--operation mode is normal

M1_v_txstep_45_iv_i[0] = M1_v_txstep_45_iv_i_2[0] & M1_v_txstep_45_iv_i_1[0] & M1_v_txstep_45_iv_i_4[0];


--M1_un1_un22_s_mode_28_0_a2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a2 at LC_X47_Y16_N6
--operation mode is normal

M1_un1_un22_s_mode_28_0_a2 = M1_s_tran_state_3 & !M1_s_tran_state_2 & (M1_un1_un22_s_mode_28_0_a3_0 # M1_un1_un22_s_mode_28_0_a3);

--M1_s_tran_done is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_done at LC_X47_Y16_N6
--operation mode is normal

M1_s_tran_done = DFFEA(M1_un1_un22_s_mode_28_0_a2, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_48_0, , );


--M1_s_tran_state_4_i_a[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_4_i_a[3] at LC_X47_Y13_N5
--operation mode is normal

M1_s_tran_state_4_i_a[3] = !M1_s_tran_state_2 # !M1_s_tran_state_1 # !M1_s_tran_state_0;


--M1_s_txpre_count[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[0] at LC_X47_Y15_N1
--operation mode is arithmetic

M1_s_txpre_count[0]_lut_out = M1_s_txpre_count[0] $ M1_un1_scon_i_7_i_0;
M1_s_txpre_count[0]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[0]_lut_out);
M1_s_txpre_count[0] = DFFEA(M1_s_txpre_count[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L642 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[0]~COUT0 at LC_X47_Y15_N1
--operation mode is arithmetic

M1L642_cout_0 = M1_s_txpre_count[0] & M1_un1_scon_i_7_i_0;
M1L642 = CARRY(M1L642_cout_0);

--M1L742 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[0]~COUT1 at LC_X47_Y15_N1
--operation mode is arithmetic

M1L742_cout_1 = M1_s_txpre_count[0] & M1_un1_scon_i_7_i_0;
M1L742 = CARRY(M1L742_cout_1);


--M1_s_txpre_count[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[3] at LC_X47_Y15_N4
--operation mode is arithmetic

M1_s_txpre_count[3]_lut_out = M1_s_txpre_count[3] $ M1L252;
M1_s_txpre_count[3]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[3]_lut_out);
M1_s_txpre_count[3] = DFFEA(M1_s_txpre_count[3]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1_s_txpre_count_cout[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_cout[3] at LC_X47_Y15_N4
--operation mode is arithmetic

M1_s_txpre_count_cout[3] = M1L552;


--M1_s_txpre_count[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[1] at LC_X47_Y15_N2
--operation mode is arithmetic

M1_s_txpre_count[1]_lut_out = M1_s_txpre_count[1] $ M1L642;
M1_s_txpre_count[1]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[1]_lut_out);
M1_s_txpre_count[1] = DFFEA(M1_s_txpre_count[1]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L942 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[1]~COUT0 at LC_X47_Y15_N2
--operation mode is arithmetic

M1L942_cout_0 = !M1L642 # !M1_s_txpre_count[1];
M1L942 = CARRY(M1L942_cout_0);

--M1L052 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[1]~COUT1 at LC_X47_Y15_N2
--operation mode is arithmetic

M1L052_cout_1 = !M1L742 # !M1_s_txpre_count[1];
M1L052 = CARRY(M1L052_cout_1);


--M1_s_txpre_count[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[2] at LC_X47_Y15_N3
--operation mode is arithmetic

M1_s_txpre_count[2]_lut_out = M1_s_txpre_count[2] $ !M1L942;
M1_s_txpre_count[2]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[2]_lut_out);
M1_s_txpre_count[2] = DFFEA(M1_s_txpre_count[2]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L252 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[2]~COUT0 at LC_X47_Y15_N3
--operation mode is arithmetic

M1L252_cout_0 = M1_s_txpre_count[2] & !M1L942;
M1L252 = CARRY(M1L252_cout_0);

--M1L352 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[2]~COUT1 at LC_X47_Y15_N3
--operation mode is arithmetic

M1L352_cout_1 = M1_s_txpre_count[2] & !M1L052;
M1L352 = CARRY(M1L352_cout_1);


--M1_s_txm13_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff0 at LC_X47_Y16_N8
--operation mode is normal

M1_s_txm13_ff0_lut_out = M1_un1_un22_s_mode_4_i_o3 & (Y1_s_smodreg_0 # M1_s_txpre_count[4]);
M1_s_txm13_ff0 = DFFEA(M1_s_txm13_ff0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_txdm0_42_iv_0_o3_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_a at LC_X46_Y13_N3
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_a = !M1_s_tran_state_2 & (M1_s_tran_state_0 & M1_s_tran_state_3 & !M1_s_tran_state_1 # !M1_s_tran_state_0 & (M1_s_tran_state_3 # !M1_s_tran_state_1));


--M1_s_txdm0_42_iv_0_o3_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_3 at LC_X46_Y16_N8
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_3 = !M1_s_recv_state[2] & (M1_s_recv_state[3] $ (!M1_s_recv_state[0] & !M1_s_recv_state[1]));


--M1_s_tran_sh_53_0_iv_0_a3[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a3[9] at LC_X46_Y15_N2
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a3[9] = M1_s_tran_state_0 & M1_s_tran_state_3 & M1_s_tran_state_1;


--M1_v_txstep_45_iv_i_o3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_o3[0] at LC_X47_Y15_N9
--operation mode is normal

M1_v_txstep_45_iv_i_o3[0] = M1_s_tran_state_3 & M1_s_tran_state_2 # !M1_s_tran_state_3 & !M1_s_tran_state_0 & !M1_s_tran_state_1 & !M1_s_tran_state_2;


--M1_s_txdm0_42_iv_0_a3_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a3_6 at LC_X46_Y16_N5
--operation mode is normal

M1_s_txdm0_42_iv_0_a3_6 = M1_un1_un22_s_mode_4_i_o3 & !M1_v_txstep_45_iv_i_o3_0[0] & Y1_scon_0_7 & M1_s_txpre_count[4];


--M1_s_txdm0_42_iv_0_o3_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0_0 at LC_X46_Y17_N5
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0_0 = Y1_scon_0_7 & !M1_s_txdm0_42_iv_0_o3_0_0_a # !Y1_scon_0_7 & (M1_s_txdm0_42_iv_0_o3_3 # M1_txd_o_i);


--M1_s_txdm0_42_iv_0_o3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0_a at LC_X46_Y17_N8
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0_a = M1_s_txdm0_42_iv_0_a3_6 & !M1_s_trans & (M1_s_txdm0_42_iv_0_o3_1 # !Y1_scon_0_7) # !M1_s_txdm0_42_iv_0_a3_6 & (M1_s_txdm0_42_iv_0_o3_1 # !Y1_scon_0_7);


--M1_un1_un22_s_mode_35_0_o3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_0_a at LC_X47_Y15_N7
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_0_a = !M1_s_txpre_count[2] # !M1_s_txpre_count[1];


--M1_un1_un22_s_mode_35_0_a3_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_a3_3 at LC_X46_Y16_N9
--operation mode is normal

M1_un1_un22_s_mode_35_0_a3_3 = M1_s_tran_state_1 & !Y1_scon_0_7 & M1_s_tran_state_3 & Y1_scon_0_6;


--M1_un1_un22_s_mode_35_0_o3_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_1_a at LC_X46_Y16_N7
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_1_a = M1_un1_un22_s_mode_4_i_o3 & !M1_v_txstep_45_iv_i_o3_0[0] & M1_un1_un22_s_mode_51_i_a3_2 & M1_s_txpre_count[4];


--Y1_G_369_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_369_0 at LC_X28_Y10_N0
--operation mode is normal

Y1_G_369_0 = !Y1L0152 & !Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_7[3] & Y1_G_369_0_a;


--Y1_un1_gprbit_1527_1_1_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_1_1_2 at LC_X30_Y10_N1
--operation mode is normal

Y1_un1_gprbit_1527_1_1_2 = !Y1L4052 & Y1_gprbit_1527_i_0_i_a3_0_a2 & !Y1L7053 & Y1L4152;


--Y1_un1_gprbit_1527_3_4_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3_4_i_i_a2_0 at LC_X32_Y11_N5
--operation mode is normal

Y1_un1_gprbit_1527_3_4_i_i_a2_0 = !Y1_s_adr_1_iv_7[3] & !Y1L0152 & Y1_s_adr_1_iv_0_0;


--Y1_s_reg_data_u_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_4 at LC_X40_Y10_N5
--operation mode is normal

Y1_s_reg_data_u_4 = Y1_s_reg_data_sn_m37_1 & !Y1_s_reg_data_u_a[4] # !Y1_s_reg_data_sn_m37_1 & Y1_s_reg_data_30[4];


--X1_adr_mux_o_2_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_2 at LC_X26_Y19_N4
--operation mode is normal

X1_adr_mux_o_2_iv_2 = X1_adr_mux_o_3_i[2] & X1_un1_s_intblock_92 & X1_adr_mux_o_2_iv_1_Z[2] & X1_adr_mux_o_2_iv_a[2];


--X1_adr_mux_o_2_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1 at LC_X33_Y13_N2
--operation mode is normal

X1_adr_mux_o_2_iv_1 = X1_adr_mux_o_2_iv_9[1] & X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_s_adr_1_iv_1_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_1_a[4] at LC_X31_Y11_N0
--operation mode is normal

Y1_s_adr_1_iv_1_a[4] = !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_2 $ X1_adr_mux_o_2_iv_0);


--E1_prog_data_o_4 is mc8051_datamux:i_mc8051_datamux|prog_data_o_4 at LC_X33_Y21_N5
--operation mode is normal

E1_prog_data_o_4_lut_out = CB3L5 & (CB1L5 # C1_rom_en_o_0_a2) # !CB3L5 & CB1L5 & !C1_rom_en_o_0_a2;
E1_prog_data_o_4 = DFFEA(E1_prog_data_o_4_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--Y1_un1_adr_mux_i_9_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_9_0_a2_0 at LC_X33_Y13_N7
--operation mode is normal

Y1_un1_adr_mux_i_9_0_a2_0 = X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_3;


--Y1_sp[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[4] at LC_X36_Y13_N6
--operation mode is normal

Y1_sp[4]_lut_out = Y1L6253 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[4]) # !Y1L6253 & !Y1_sp_11_a[4] & Y1_un1_regs_wr_en_i_4;
Y1_sp[4] = DFFEA(Y1_sp[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_psw_o[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[4] at LC_X27_Y10_N7
--operation mode is normal

Y1_psw_o[4]_lut_out = Y1L9951 & (Y1_psw_o[4] # !Y1L0061 & Y1L8951);
Y1_psw_o[4] = DFFEA(Y1_psw_o[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_adr_1_iv_2_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2_a[4] at LC_X30_Y14_N6
--operation mode is normal

Y1_s_adr_1_iv_2_a[4] = Y1L1971 & Y1_psw_o[4] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_un1_adr_mux_i_6_0_a5_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_6_0_a5_0_a2 at LC_X33_Y13_N8
--operation mode is normal

Y1_un1_adr_mux_i_6_0_a5_0_a2 = !X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_1 & X1_adr_mux_o_2_iv_3;


--Y1_un43_s_adr_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[4] at LC_X42_Y12_N7
--operation mode is arithmetic

Y1_un43_s_adr_combout[4] = Y1_sp[4] $ !Y1L1674;

--Y1L7674 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[4]~COUT0 at LC_X42_Y12_N7
--operation mode is arithmetic

Y1L7674_cout_0 = Y1_sp[4] & Y1_sp[5] & !Y1L1674;
Y1L7674 = CARRY(Y1L7674_cout_0);

--Y1L8674 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[4]~COUT1 at LC_X42_Y12_N7
--operation mode is arithmetic

Y1L8674_cout_1 = Y1_sp[4] & Y1_sp[5] & !Y1L2674;
Y1L8674 = CARRY(Y1L8674_cout_1);


--Y1_ramout_7[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[4] at LC_X28_Y6_N1
--operation mode is normal

Y1_ramout_7[4] = Y1_psw_o[4] & Y1_ramout_6[4] # !Y1_psw_o[4] & Y1_ramout_3[4];


--Y1_un1_adr_mux_i_0_a5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_0_a5_i at LC_X33_Y13_N6
--operation mode is normal

Y1_un1_adr_mux_i_0_a5_i = !X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 & !X1_adr_mux_o_2_iv_3;


--Y1_un1_gprbit_1527_67_0_x2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_x2 at LC_X28_Y18_N1
--operation mode is normal

Y1_un1_gprbit_1527_67_0_x2 = Y1L2932 $ (Y1L6763Q & E1_prog_data_o_7 # !Y1L6763Q & Y1_s_ir_7);


--X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 at LC_X35_Y21_N6
--operation mode is normal

X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 = !Y1L5732 & (!E1_prog_data_o_4 & !E1_prog_data_o_7 # !Y1L6763Q);


--Y1_un1_gprbit_1527_67_0_o2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o2_2 at LC_X27_Y17_N4
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o2_2 = !X1_N_2433_i_i & (!Y1L6932 & !Y1L6832 # !Y1L7532);


--Y1_un1_gprbit_1527_67_0_o4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o4_2 at LC_X27_Y17_N8
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o4_2 = X1_N_2453_i_i_o2 & !Y1_command_o_0 & (Y1_un1_gprbit_1527_67_0_o4_2_a # !Y1L6732);


--Y1L1763Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2~0 at LC_X33_Y17_N7
--operation mode is normal

Y1L1763Q_lut_out = Y1L6763Q & X1_un1_state_i_227_0_0_8;
Y1L1763Q = DFFEA(Y1L1763Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_regs_wr_en_o_2_iv_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_3[0] at LC_X25_Y22_N4
--operation mode is normal

X1_regs_wr_en_o_2_iv_3[0] = X1_regs_wr_en_o_2_iv_3_a[0] & !X1_un1_state_i_17 & !X1_un1_un8929_s_instr_category_1 & !X1_help16_en_o_1_iv_0_a2[0];


--X1_un1_state_i_53 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_53 at LC_X25_Y20_N5
--operation mode is normal

X1_un1_state_i_53 = X1_un4_s_intblock_0_0 & (X1_un11741_s_instr_category_0_a3 # !X1_un1_state_i_53_a # !X1_un1_s_instr_category_5_4);


--X1_regs_wr_en_o_2_iv_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_a[0] at LC_X25_Y19_N1
--operation mode is normal

X1_regs_wr_en_o_2_iv_a[0] = X1_un1_s_intblock_81 & (!X1_un1_state_i_45 & !X1_un1_state_i_49 # !Y1L6663Q);


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] at LC_X33_Y12_N4
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] = X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_3 $ !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7]) # !X1_adr_mux_o_2_iv_2 & (!sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] # !X1_adr_mux_o_2_iv_3) # !X1_adr_mux_o_2_iv_0;


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] at LC_X33_Y12_N2
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] = X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_2 & (Y1_un43_s_adr_combout_6 # X1_adr_mux_o_2_iv_1) # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7];


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] at LC_X33_Y12_N8
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] = X1_adr_mux_o_2_iv_2 # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] # !X1_adr_mux_o_2_iv_3;


--Y1_s_adr_2_iv_i_o3_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_o3_2[1] at LC_X34_Y13_N9
--operation mode is normal

Y1_s_adr_2_iv_i_o3_2[1] = X1_adr_mux_o_2_iv_2 & (!X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_3) # !X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0);


--Y1_s_adr_2_iv_i_o3_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_o3_1[1] at LC_X32_Y13_N8
--operation mode is normal

Y1_s_adr_2_iv_i_o3_1[1] = X1_adr_mux_o_2_iv_1 & (Y1_s_reg_data_u_1 # !X1_adr_mux_o_2_iv_2) # !X1_adr_mux_o_2_iv_1 & Y1_s_adr_2_iv_i_o3_1_a[1];


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] at LC_X32_Y13_N4
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] = X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_2 # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] # !E1_prog_data_o_1) # !X1_adr_mux_o_2_iv_3 & (sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] $ (!X1_adr_mux_o_2_iv_2 # !E1_prog_data_o_1));


--Y1_s_adr_2_iv_i_m3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_m3[1] at LC_X32_Y13_N5
--operation mode is normal

Y1_s_adr_2_iv_i_m3[1] = X1_adr_mux_o_2_iv_3 & Y1_sp_i_0[1] & X1_adr_mux_o_2_iv_1 & Y1_s_adr_2_iv_i_m3_a[1] # !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_1 $ Y1_s_adr_2_iv_i_m3_a[1]);


--Y1_s_adr_2_iv_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_1[2] at LC_X32_Y13_N6
--operation mode is normal

Y1_s_adr_2_iv_1[2] = X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_1 # X1_adr_mux_o_2_iv_0 $ X1_adr_mux_o_2_iv_3) # !X1_adr_mux_o_2_iv_2 & (!X1_adr_mux_o_2_iv_3 # !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0);


--Y1_rom_data_i_m[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m[2] at LC_X33_Y10_N7
--operation mode is normal

Y1_rom_data_i_m[2] = !Y1_rom_data_i_m_a[2] & (X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_1 & !X1_adr_mux_o_2_iv_3 # !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 & X1_adr_mux_o_2_iv_3);


--Y1_s_adr_2_iv_2_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_2_Z[2] at LC_X32_Y10_N8
--operation mode is normal

Y1_s_adr_2_iv_2_Z[2] = Y1_s_reg_data_u_2 & !Y1_un1_adr_mux_i_10_0_a5_0_a2 & (Y1_sp_i[2] # !Y1_un1_adr_mux_i_6_0_a5_0_a2) # !Y1_s_reg_data_u_2 & (Y1_sp_i[2] # !Y1_un1_adr_mux_i_6_0_a5_0_a2);


--Y1_s_adr_2_iv_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5[2] at LC_X32_Y10_N5
--operation mode is normal

Y1_s_adr_2_iv_5[2] = Y1_s_adr_2_iv_1[2] & (X1_adr_mux_o_2_iv_1 # !Y1_un1_adr_mux_i_9_0_a2_0 # !Y1_s_help_2);


--X1_adr_mux_o_2_iv_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3 at LC_X33_Y13_N3
--operation mode is normal

X1_adr_mux_o_2_iv_3 = X1_adr_mux_o_2_iv_6[3] & X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_adr_mux_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0 at LC_X33_Y13_N9
--operation mode is normal

X1_adr_mux_o_2_iv_0 = X1_adr_mux_o_2_iv_5[0] & X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_rom_data_i_m_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m_a[0] at LC_X33_Y10_N3
--operation mode is normal

Y1_rom_data_i_m_a[0] = X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & !X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] # !X1L841;


--Y1_sp_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_0[0] at LC_X35_Y13_N2
--operation mode is normal

Y1_sp_i_0[0]_lut_out = Y1_sp_i_0[0] & !Y1L4153 & !Y1_un1_regs_wr_en_i_4 # !Y1_sp_i_0[0] & (Y1_un1_regs_wr_en_i_4 # !Y1L4153);
Y1_sp_i_0[0] = DFFEA(Y1_sp_i_0[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_reg_data_u_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_0 at LC_X34_Y18_N2
--operation mode is normal

Y1_s_reg_data_u_0 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_0 & Y1_s_reg_data_u_a[0] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[0];


--Y1_un1_adr_mux_i_10_0_a5_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_10_0_a5_0_a2 at LC_X33_Y13_N4
--operation mode is normal

Y1_un1_adr_mux_i_10_0_a5_0_a2 = !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_1 & !X1_adr_mux_o_2_iv_3;


--Y1_s_adr_2_iv_5_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5_a[0] at LC_X33_Y10_N0
--operation mode is normal

Y1_s_adr_2_iv_5_a[0] = Y1_ramout_7[0] & !Y1_un1_adr_mux_i_8_0_a5_i & (!Y1_un1_adr_mux_i_0_a5_i # !Y1_sp_i_0[0]) # !Y1_ramout_7[0] & (!Y1_un1_adr_mux_i_0_a5_i # !Y1_sp_i_0[0]);


--Y1_sp23_i_0_o5_1_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp23_i_0_o5_1_i_a2 at LC_X34_Y10_N3
--operation mode is normal

Y1_sp23_i_0_o5_1_i_a2 = Y1L4152 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & !Y1L0152;


--Y1_s_adr_1_iv_7_2_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_2_a[3] at LC_X34_Y11_N6
--operation mode is normal

Y1_s_adr_1_iv_7_2_a[3] = X1_adr_mux_o_2_iv_0 & (!X1_adr_mux_o_2_iv_3 # !Y1_psw_o[3]) # !X1_adr_mux_o_2_iv_0 & (X1_adr_mux_o_2_iv_3 # !Y1_un43_s_adr_combout[3]);


--Y1_s_help_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_3 at LC_X37_Y24_N0
--operation mode is normal

Y1_s_help_3_lut_out = Y1_s_help_11_a[3] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[3] # !Y1_s_help_11_a[3] & (Y1_s_help_11_3[3] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_3 = DFFEA(Y1_s_help_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--E1_prog_data_o_3 is mc8051_datamux:i_mc8051_datamux|prog_data_o_3 at LC_X32_Y23_N0
--operation mode is normal

E1_prog_data_o_3_lut_out = CB1L4 & (CB3L4 # !C1_rom_en_o_0_a2) # !CB1L4 & CB3L4 & C1_rom_en_o_0_a2;
E1_prog_data_o_3 = DFFEA(E1_prog_data_o_3_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--Y1_sp[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[3] at LC_X37_Y13_N9
--operation mode is normal

Y1_sp[3]_lut_out = Y1L3253 & (!Y1_sp_11_a[3] # !Y1_un1_regs_wr_en_i_4) # !Y1L3253 & Y1_un1_regs_wr_en_i_4 & !Y1_sp_11_a[3];
Y1_sp[3] = DFFEA(Y1_sp[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_reg_data_u_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_3 at LC_X37_Y15_N3
--operation mode is normal

Y1_s_reg_data_u_3 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_3 & Y1_s_reg_data_u_a[3] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[3];


--Y1_s_adr_1_iv_7_1_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_1_a[3] at LC_X34_Y11_N3
--operation mode is normal

Y1_s_adr_1_iv_7_1_a[3] = X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1;


--Y1_ramout_7[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[3] at LC_X25_Y9_N9
--operation mode is normal

Y1_ramout_7[3] = Y1_psw_o[4] & Y1_ramout_6[3] # !Y1_psw_o[4] & Y1_ramout_3[3];


--Y1_s_adr_1_iv_7_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_3_a[3] at LC_X34_Y11_N7
--operation mode is normal

Y1_s_adr_1_iv_7_3_a[3] = X1_adr_mux_o_2_iv_2 $ (X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1);


--E1_prog_data_o_5 is mc8051_datamux:i_mc8051_datamux|prog_data_o_5 at LC_X33_Y21_N0
--operation mode is normal

E1_prog_data_o_5_lut_out = CB3L6 & (CB1L6 # C1_rom_en_o_0_a2) # !CB3L6 & CB1L6 & !C1_rom_en_o_0_a2;
E1_prog_data_o_5 = DFFEA(E1_prog_data_o_5_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--Y1_s_reg_data_u_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_5 at LC_X41_Y11_N5
--operation mode is normal

Y1_s_reg_data_u_5 = Y1_s_reg_data_sn_m37_1 & !Y1_s_reg_data_u_a[5] # !Y1_s_reg_data_sn_m37_1 & Y1_s_reg_data_30[5];


--Y1_s_adr_1_iv_0_a2_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a2_0[6] at LC_X33_Y11_N8
--operation mode is normal

Y1_s_adr_1_iv_0_a2_0[6] = !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_1 & !X1_adr_mux_o_2_iv_3 & X1_adr_mux_o_2_iv_0;


--Y1_sp[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[5] at LC_X35_Y13_N6
--operation mode is normal

Y1_sp[5]_lut_out = Y1_sp_11_a[5] & Y1L9253 & !Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[5] & (Y1L9253 # Y1_un1_regs_wr_en_i_4);
Y1_sp[5] = DFFEA(Y1_sp[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_un43_s_adr_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[5] at LC_X37_Y13_N3
--operation mode is arithmetic

Y1_un43_s_adr_combout[5] = Y1_sp[5] $ (Y1_sp[4] & !Y1L4674);

--Y1L0774 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[5]~COUT0 at LC_X37_Y13_N3
--operation mode is arithmetic

Y1L0774_cout_0 = Y1_sp[4] & Y1_sp[5] & !Y1L4674;
Y1L0774 = CARRY(Y1L0774_cout_0);

--Y1L1774 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[5]~COUT1 at LC_X37_Y13_N3
--operation mode is arithmetic

Y1L1774_cout_1 = Y1_sp[4] & Y1_sp[5] & !Y1L5674;
Y1L1774 = CARRY(Y1L1774_cout_1);


--Y1_ramout_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[5] at LC_X26_Y9_N0
--operation mode is normal

Y1_ramout_3[5] = Y1_ramout_3_c[5] & (Y1L7562Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[5] & Y1L2552Q & Y1_psw_o[3];


--Y1_ramout_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[5] at LC_X37_Y5_N5
--operation mode is normal

Y1_ramout_6[5] = Y1_ramout_6_c[5] & (Y1L7072Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[5] & Y1L2062Q & Y1_psw_o[3];


--Y1_un1_gprbit_1527_47_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_a2_0_a at LC_X31_Y14_N9
--operation mode is normal

Y1_un1_gprbit_1527_47_0_a2_0_a = X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0 & !X1_regs_wr_en_o_3_iv_1;


--Y1_ramout_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[6] at LC_X31_Y4_N7
--operation mode is normal

Y1_ramout_6[6] = Y1_ramout_6_c[6] & (Y1L9072Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[6] & Y1L4062Q & Y1_psw_o[3];


--Y1_ramout_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[6] at LC_X30_Y4_N2
--operation mode is normal

Y1_ramout_3[6] = Y1_ramout_3_c[6] & (Y1L9562Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[6] & Y1_psw_o[3] & Y1L4552Q;


--Y1_un1_adr_mux_i_0_a5_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_0_a5_i_o2 at LC_X33_Y11_N9
--operation mode is normal

Y1_un1_adr_mux_i_0_a5_i_o2 = X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & (!X1_un131_state_0_a2_4_2 # !X1_un131_state_0_a2_5) # !X1L007;


--Y1_sp[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[6] at LC_X36_Y13_N7
--operation mode is normal

Y1_sp[6]_lut_out = Y1L2353 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[6]) # !Y1L2353 & !Y1_sp_11_a[6] & Y1_un1_regs_wr_en_i_4;
Y1_sp[6] = DFFEA(Y1_sp[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_adr_1_iv_0_0_Z[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0_Z[6] at LC_X33_Y11_N1
--operation mode is normal

Y1_s_adr_1_iv_0_0_Z[6] = X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0 & !Y1_s_reg_data_u_6 # !Y1_s_adr_1_iv_0_0_a[6];


--Y1_s_adr_1_iv_0_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_1[6] at LC_X33_Y11_N7
--operation mode is normal

Y1_s_adr_1_iv_0_1[6] = !Y1_s_adr_1_iv_0_a2_0[6] & (X1_adr_mux_o_2_iv_0 # !Y1_un1_adr_mux_i_0_a5_i_o2 # !Y1_un43_s_adr_combout[6]);


--X1_un1_un781_s_instr_category_1_0_a6_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_0_4 at LC_X33_Y19_N3
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_0_4 = !Y1_command_o_3 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & Y1L3632;


--X1_un8929_s_instr_category_0_a3_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un8929_s_instr_category_0_a3_1 at LC_X31_Y24_N0
--operation mode is normal

X1_un8929_s_instr_category_0_a3_1 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (Y1L6763Q & !E1_prog_data_o_4 & !X1_un8929_s_instr_category_0_a3_1_a # !Y1L6763Q & X1_un8929_s_instr_category_0_a3_1_a);


--X1_un1_s_intblock_77 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_77 at LC_X26_Y22_N2
--operation mode is normal

X1_un1_s_intblock_77 = !X1_un4_s_intblock_0 & (X1_un1_un6645_s_instr_category_2_0_a2 # X1_un1_un6645_s_instr_category_1_0_a2 # !X1_un1_s_intblock_77_a);


--X1_data_mux_o_2_iv_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_a[2] at LC_X27_Y24_N8
--operation mode is normal

X1_data_mux_o_2_iv_2_a[2] = X1_un1_un3334_s_instr_category_0 & !X1_un4394_s_instr_category_0_a3_0_a2 & !X1_un8929_s_instr_category_0_a3 & !X1_un3334_s_instr_category_0_a3;


--X1_data_mux_o_2_iv_1_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_1_Z[2] at LC_X26_Y23_N5
--operation mode is normal

X1_data_mux_o_2_iv_1_Z[2] = !X1_data_mux_o_2_iv_1_a[2] & (X1_un1_un4253_s_instr_category # !Y1L1763Q # !X1_un4_s_intblock_0_0);


--X1_data_mux_o_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1[1] at LC_X28_Y24_N2
--operation mode is normal

X1_data_mux_o_1[1] = !X1_data_mux_o_1_a[1] & (!X1_N_832_i_i_0 # !X1_un1_un781_s_instr_category_1_0_a2_2_0) # !X1_un4_s_intblock_0_0;


--X1_un1_state_i_34_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0 at LC_X27_Y25_N2
--operation mode is normal

X1_un1_state_i_34_0 = X1_un1_state_i_34_0_0 & (!X1_un1_state_i_34_0_a2_2_0 & !X1_un1_state_i_34_0_a2_0_0_0 # !X1_un4_s_intblock_0_0);


--Y1_s_ir_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4 at LC_X32_Y23_N3
--operation mode is normal

Y1_s_ir_4_sload_eqn = E1_prog_data_o_4;
Y1_s_ir_4 = DFFEA(Y1_s_ir_4_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--X1_data_mux_o_1_iv_0_o2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_o2[3] at LC_X34_Y25_N6
--operation mode is normal

X1_data_mux_o_1_iv_0_o2[3] = X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & !X1_data_mux_o_1_iv_0_o2_a[3] & (!Y1L1763Q # !X1_data_mux_o_1_iv_0_a2_10[3]) # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & (!Y1L1763Q # !X1_data_mux_o_1_iv_0_a2_10[3]);


--X1_un4_s_intblock_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0 at LC_X33_Y18_N1
--operation mode is normal

X1_un4_s_intblock_0 = !Y1_intblock_o & (Y1L489Q # Y1L6763Q & !Y1_intpre_o_1_0);


--X1_un1_s_intblock_88 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_88 at LC_X25_Y23_N0
--operation mode is normal

X1_un1_s_intblock_88 = X1_un1_s_intblock_88_0 & (X1_un4_s_intblock_0 # !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1L6663Q);


--Y1_s_help_11_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[0] at LC_X39_Y24_N6
--operation mode is normal

Y1_s_help_11_a[0] = Y1_s_reg_data_u_0 & !X1_help_en_o_1_iv_2 & !Y1_acc_0 # !Y1_s_reg_data_u_0 & (X1_help_en_o_1_iv_2 # !Y1_acc_0);


--Y1_s_help_11_sn_m7_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_sn_m7_i at LC_X36_Y23_N5
--operation mode is normal

Y1_s_help_11_sn_m7_i = !X1_un1_s_intblock_12 & (X1_help_en_o_1_iv_0_0 # X1_help_en_o_1_iv_0 # !X1_help_en_o_1_iv_1);


--Y1_s_help_11_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[0] at LC_X38_Y24_N1
--operation mode is normal

Y1_s_help_11_3[0] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_0 # !Y1_s_help_11_sn_m4_0_a3 & (!U1_result_a_o_iv_0_0_0 # !Y1_s_help32_2);


--Y1_s_help32_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help32_i at LC_X36_Y23_N4
--operation mode is normal

Y1_s_help32_i = !X1_help_en_o_1_iv_0 # !Y1_s_help32_2 # !X1_help_en_o_1_iv_0_0;


--X1_pc_inc_en_o_1_iv_i_i_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1 at LC_X35_Y23_N2
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_1 = X1_pc_inc_en_o_1_iv_i_i_a[2] & (X1_data_mux_o_1_iv_0_o2[3] # !X1_un4_s_intblock_0_0) # !X1_pc_inc_en_o_1_iv_i_i_a[2] & X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_o2[3] # !X1_un4_s_intblock_0_0);


--Y1_pc_comb_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[0] at LC_X37_Y22_N4
--operation mode is normal

Y1_pc_comb_6[0] = Y1_pc_comb_6_a[0] & Y1_pc_comb_3[0] & X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[0] & (Y1_pc_comb_3[0] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[0] at LC_X37_Y22_N5
--operation mode is normal

Y1_pc_comb_11_a[0] = X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[0] # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[0];


--Y1_acc_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_0 at LC_X31_Y13_N3
--operation mode is normal

Y1_acc_0_lut_out = Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1L4153 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & (Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_bdata_12_0 # !Y1_un1_regs_wr_en_i_5_0_1 & Y1L4153);
Y1_acc_0 = DFFEA(Y1_acc_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2971_i, , );


--Y1_s_data_12_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[0] at LC_X41_Y10_N0
--operation mode is normal

Y1_s_data_12_0_a[0] = X1_data_mux_o_2_iv_0 & !Y1_pc[0] & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_0 & (X1_data_mux_o_1_iv_0_0 # !CB2L1);


--Y1_s_help16[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[0] at LC_X38_Y20_N3
--operation mode is normal

Y1_s_help16[0]_lut_out = Y1_pc[0] $ (X1_un1_state_i_34_0_a2_2_0 # !X1_un4_s_intblock_0 & I_203_0);
Y1_s_help16[0] = DFFEA(Y1_s_help16[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[0] at LC_X41_Y21_N2
--operation mode is normal

Y1_s_data_5_0_c[0] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_0 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[8] & !X1_data_mux_o_2_iv_0;


--Y1_pc[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8] at LC_X37_Y20_N9
--operation mode is normal

Y1_pc[8]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[8] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[8];
Y1_pc[8] = DFFEA(Y1_pc[8]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--U1_cy_o_0_iv_0_a2_4_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_4_0 at LC_X42_Y18_N6
--operation mode is normal

U1_cy_o_0_iv_0_a2_4_0 = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_3_iv_0 & U1_cy_o_0_iv_0_a2_4_a[0];


--U1_result_a_o_iv_0_0_a2_0[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_0[0] at LC_X42_Y17_N9
--operation mode is normal

U1_result_a_o_iv_0_0_a2_0[0] = !U1_ov_o_iv_0_o2 & V1_un3_v_result_add1;


--U1_result_a_o_iv_0_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a[0] at LC_X38_Y15_N4
--operation mode is normal

U1_result_a_o_iv_0_0_a[0] = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_0 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--X1_un1_s_intblock_85_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0 at LC_X34_Y24_N5
--operation mode is normal

X1_un1_s_intblock_85_0 = X1_un1_s_intblock_85_0_a & (!X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !X1_un1_s_intblock_85_0_a2_0_2) # !X1_un1_s_intblock_85_0_a & !Y1_state_o_i_0 & (!X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !X1_un1_s_intblock_85_0_a2_0_2);


--X1_un1_state_i_219 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_219 at LC_X31_Y25_N2
--operation mode is normal

X1_un1_state_i_219 = X1_un4_s_intblock_0_0 & (Y1_command_o_3 & X1_un8929_s_instr_category_0_a3_1 # !X1_un1_un9339_s_instr_category_2_0_o2_8);


--X1_un1_un15_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category at LC_X27_Y23_N7
--operation mode is normal

X1_un1_un15_s_instr_category = X1_un1_un15_s_instr_category_a & (Y1L2932 # !X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3]) # !X1_N_2438_i_i_o2;


--X1_un1_un190_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un190_s_instr_category_1 at LC_X28_Y22_N7
--operation mode is normal

X1_un1_un190_s_instr_category_1 = !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & X1_un1_un190_s_instr_category_1_a & !X1_N_2446_i_i_o2 # !X1_N_2438_i_i_o2;


--X1_regs_wr_en_o_1_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_1_0[1] at LC_X25_Y20_N3
--operation mode is normal

X1_regs_wr_en_o_1_0[1] = !X1_un1_state_i_45 & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_un8929_s_instr_category_0_a3_1 # !X1_un4_s_intblock_0_0);


--X1_un1_state_i_52_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0 at LC_X25_Y20_N9
--operation mode is normal

X1_un1_state_i_52_0 = X1_un1_state_i_52_0_1 & (!X1_un1_state_i_52_0_a2_1_0_0_0 # !X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_3_iv_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7[1] at LC_X27_Y22_N5
--operation mode is normal

X1_regs_wr_en_o_3_iv_7[1] = X1_regs_wr_en_o_3_iv_1_Z[1] & !X1_un1_state_i_9_m_3_0_a2 & (X1_regs_wr_en_o_3_iv_7_a[1] # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_3_iv_8[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_8[1] at LC_X25_Y19_N9
--operation mode is normal

X1_regs_wr_en_o_3_iv_8[1] = !X1_un1_state_i_209_0_a2 & X1_regs_wr_en_o_3_iv_6[1] & (!X1_un1_state_i_115_0_a2_0 # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_0[1] at LC_X25_Y20_N6
--operation mode is normal

X1_regs_wr_en_o_0[1] = X1_un1_state_i_51_0 & !X1_un1_state_i_53 & (X1_un1_un161_s_instr_category_1_0 # !X1_un4_s_intblock_0_0);


--X1_N_2438_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2438_i_i_o2 at LC_X33_Y22_N3
--operation mode is normal

X1_N_2438_i_i_o2 = Y1_command_o_0 & Y1L3632 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_N_2413_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2413_i_i_o2 at LC_X32_Y18_N9
--operation mode is normal

X1_N_2413_i_i_o2 = X1L7 & (E1_prog_data_o_4 & X1L02 # !Y1L6763Q);


--X1_un1_s_intblock_111_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_6 at LC_X26_Y16_N8
--operation mode is normal

X1_un1_s_intblock_111_6 = !X1_un1_state_i_220_0_a3 & X1_un1_s_intblock_111_6_a & !X1_un1_state_i_5_0_a2 # !X1_un4_s_intblock_0;


--X1_un1_s_intblock_111_5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_0 at LC_X28_Y17_N8
--operation mode is normal

X1_un1_s_intblock_111_5_0 = X1_un1_s_intblock_111_5_i & (X1_un1_s_intblock_111_5_0_a & !X1_un1_state_i_224_0_a3 # !X1_un4_s_intblock_0);


--U1_result_a_o_iv_0_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5 at LC_X39_Y16_N7
--operation mode is normal

U1_result_a_o_iv_0_0_5 = !U1L173 & (U1L373 # !T1_result_o_sn_m5 & !U1L273);


--U1_result_a_o_iv_0_0_a2_1_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1_4 at LC_X43_Y16_N0
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1_4 = U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_sum2 $ (!R1_un17_v_tmpda_sum1 & !R1_un33_v_cy));


--U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 at LC_X38_Y13_N2
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 = !U1_ov_o_iv_0_o2 & (U1_opb_o_0_iv_0_0_5 $ U1_opa_o_1_0_2 $ !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a);


--U1_result_a_o_iv_0_0_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_0 at LC_X39_Y13_N4
--operation mode is normal

U1_result_a_o_iv_0_0_1_0 = U1_result_a_o_iv_0_0_0_Z[4] & (U1_result_a_o_iv_0_0_4_m2_0_a2_0 & !T1_result_o_sn_m5 # !U1_result_a_o_iv_0_0_4_m2_0_a2_0 & !d_m6_0_a3);


--X1_un131_state_0_a2_4_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2_a at LC_X39_Y15_N9
--operation mode is normal

X1_un131_state_0_a2_4_2_a = X1L399 # X1L299 # !U1_ov_o_iv_0_o2 & U1_result_a_o_iv_0_0tt_3_m3_0_m2;


--U1_result_a_o_iv_0_0_1_m5_0_a2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2 at LC_X36_Y14_N3
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2 = U1_result_a_o_iv_0_0_1_m5_0_a2_0 & (!T1_result_o_sn_m13 & !T1_result_o_sn_m5 # !U1_result_a_o_iv_0_0_1_m5_0_a2_a);


--U1_result_a_o_iv_0_0_2_m5_0_a2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_2_m5_0_a2 at LC_X39_Y15_N3
--operation mode is normal

U1_result_a_o_iv_0_0_2_m5_0_a2 = !U1_result_a_o_iv_0_0_a2_1[2] & !U1_result_a_o_iv_0_0_2_m5_0_a2_a & (U1_ov_o_iv_0_o2 # !U1_result_a_o_iv_0_0tt_2_m3_0_m2);


--U1_result_a_o_iv_0_0_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7 at LC_X38_Y14_N8
--operation mode is normal

U1_result_a_o_iv_0_0_7 = !U1_result_a_o_iv_0_0_a2_1[7] & !U1_result_a_o_iv_0_0_a[7] & (U1_ov_o_iv_0_o2 # !W1_v_lresult_1_0);


--Y1_s_ir_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7 at LC_X33_Y20_N8
--operation mode is normal

Y1_s_ir_7_lut_out = E1_prog_data_o_7;
Y1_s_ir_7 = DFFEA(Y1_s_ir_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--Y1_s_ir_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3 at LC_X30_Y23_N5
--operation mode is normal

Y1_s_ir_3_sload_eqn = E1_prog_data_o_3;
Y1_s_ir_3 = DFFEA(Y1_s_ir_3_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--X1_un1_un15_s_instr_category_2_0_a4_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_3_0 at LC_X30_Y19_N5
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_3_0 = !Y1L2632 & (!E1_prog_data_o_2 & !E1_prog_data_o_0 # !Y1L6763Q);


--X1_un145_state_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un145_state_0_a2 at LC_X36_Y24_N2
--operation mode is normal

X1_un145_state_0_a2 = !Y1_s_help_2 & !Y1L2622Q & !Y1_s_help_3 & !Y1L3522Q;


--X1_bdata_mux_o_2_iv_0_0_a2_1_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_a2_1_2_a[2] at LC_X35_Y24_N7
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_a2_1_2_a[2] = Y1L3632 & !Y1_command_o_0 # !X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_state_o_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_i_0 at LC_X30_Y22_N7
--operation mode is normal

Y1_state_o_i_0_lut_out = VCC;
Y1_state_o_i_0 = DFFEA(Y1_state_o_i_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un6_s_intblock_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un6_s_intblock_0 at LC_X32_Y17_N8
--operation mode is normal

X1_un6_s_intblock_0 = !Y1_intblock_o & (Y1L489Q # Y1L6763Q);


--Y1_intpre_o_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0 at LC_X33_Y18_N0
--operation mode is normal

Y1_intpre_o_1_0 = !Y1_intpre_o_1_0_a2 & (!Y1L959Q # !Y1_intpre_o_1_0_a2_0_0 # !Y1_tcon_0_3);


--E1_prog_data_o_6 is mc8051_datamux:i_mc8051_datamux|prog_data_o_6 at LC_X32_Y21_N3
--operation mode is normal

E1_prog_data_o_6_lut_out = CB1L7 & (CB3L7 # !C1_rom_en_o_0_a2) # !CB1L7 & CB3L7 & C1_rom_en_o_0_a2;
E1_prog_data_o_6 = DFFEA(E1_prog_data_o_6_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--Y1L6763Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3~0 at LC_X33_Y23_N4
--operation mode is normal

Y1L6763Q_lut_out = X1_s_nextstate_iv_0_0 & (X1_un1_state_i_219 # !X1_un1_state_i_227_0_0_8 # !X1_state_i_m_0_0);
Y1L6763Q = DFFEA(Y1L6763Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_ir_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5 at LC_X33_Y24_N2
--operation mode is normal

Y1_s_ir_5_sload_eqn = E1_prog_data_o_5;
Y1_s_ir_5 = DFFEA(Y1_s_ir_5_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--E1_prog_data_o_7 is mc8051_datamux:i_mc8051_datamux|prog_data_o_7 at LC_X33_Y20_N0
--operation mode is normal

E1_prog_data_o_7_lut_out = CB1L8 & (CB3L8 # !C1_rom_en_o_0_a2) # !CB1L8 & CB3L8 & C1_rom_en_o_0_a2;
E1_prog_data_o_7 = DFFEA(E1_prog_data_o_7_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--Y1_s_ir_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2 at LC_X31_Y23_N7
--operation mode is normal

Y1_s_ir_2_lut_out = E1_prog_data_o_2;
Y1_s_ir_2 = DFFEA(Y1_s_ir_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--Y1_command_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_0 at LC_X33_Y22_N2
--operation mode is normal

Y1_command_o_0 = Y1_s_ir_0 & (E1_prog_data_o_0 # !Y1L6763Q) # !Y1_s_ir_0 & Y1L6763Q & E1_prog_data_o_0;


--X1_bdata_mux_o_1_iv_0_a2_1_0_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_1_0_0[3] at LC_X27_Y20_N3
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_1_0_0[3] = !X1_bdata_mux_o_1_iv_0_a2_1_0_0_a[3] & X1_N_2399_i_i_o2 & X1_un4_s_intblock_0_0 & !Y1_command_o_0;


--X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] at LC_X30_Y21_N8
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] = X1_un1_s_instr_category_7_i_a6_0_1 & !Y1L3632 & !Y1L2932;


--X1_bdata_mux_o_1_iv_0_a2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2[3] at LC_X27_Y20_N8
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2[3] = X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_un4_s_intblock_0_0 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & !X1_bdata_mux_o_1_iv_0_a2_a[3];


--X1_bdata_mux_o_1_iv_0_a2_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0[3] at LC_X29_Y17_N1
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0[3] = X1_un4_s_intblock_0_0 & !Y1L6932 & X1_adrx_mux_o_0_a2_0_a3_1_i[1] & X1_bdata_mux_o_1_iv_0_a2_0_a[3];


--Y1_bit_data_o_u_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_u_a at LC_X41_Y11_N6
--operation mode is normal

Y1_bit_data_o_u_a = !Y1_un52_s_preadr & (Y1L1842Q # !Y1L3842Q & !Y1L8842Q);


--Y1_bit_data_o_11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_11 at LC_X27_Y13_N8
--operation mode is normal

Y1_bit_data_o_11 = !Y1L2942Q & (Y1L8842Q & Y1_bit_data_o_5 # !Y1L8842Q & !Y1_bit_data_o_11_a);


--Y1_bit_data_o_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_10 at LC_X41_Y11_N4
--operation mode is normal

Y1_bit_data_o_10 = Y1_bit_data_o_10_a & (Y1L8942Q & Y1_bit_data_o_7 # !Y1L8942Q & Y1_bit_data_o_8) # !Y1_bit_data_o_10_a & Y1_bit_data_o_8;


--X1_bdata_mux_o_1_iv_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a[1] at LC_X30_Y17_N5
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a[1] = !X1_bdata_mux_o_1_iv_0_0_a2_0 & !X1_bdata_mux_o_1_iv_0_0_a2_0_0 & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_s_helpb is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb at LC_X43_Y14_N2
--operation mode is normal

Y1_s_helpb_lut_out = U1_cy_o_iv_0_a_0 # U1_cy_o_iv_0_a2_0 # !U1_opa_o_1_0_o2_s_0_0 & W1_v_lresult_1_1;
Y1_s_helpb = DFFEA(Y1_s_helpb_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , X1_state_i_m_4_0, , );


--Y1_psw_o_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_7 at LC_X27_Y11_N4
--operation mode is normal

Y1_psw_o_7_lut_out = !Y1_un1_psw_o_m_c[7] & !Y1_un1_psw_o_m_d_0_2_a[7] & !Y1_un1_psw_o_m_d_d[7] & Y1_un1_psw_o_m_d_0_2[7];
Y1_psw_o_7 = DFFEA(Y1_psw_o_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_bdata_mux_o_1_iv_0_0_d0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_d0 at LC_X30_Y16_N6
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_d0 = X1_bdata_mux_o_1_iv_0_a[0] & (X1_un131_state_0_a2_5 & X1_un131_state_0_a2_4_2 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_bdata_mux_o_1_iv_0_0_a2_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_0_a[1] at LC_X29_Y17_N4
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_0_a[1] = Y1L6932 & X1_N_2453_i_i_o2 & !Y1_command_o_0;


--X1_bdata_mux_o_1_iv_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_0 at LC_X30_Y17_N4
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_0 = X1_un4_s_intblock_0_0 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_data_mux_o_1_iv_0_a2_8[3] & !X1_bdata_mux_o_1_iv_0_0_a2_a[1];


--X1_un131_state_0_a2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4 at LC_X38_Y16_N7
--operation mode is normal

X1_un131_state_0_a2_4 = !X1_un131_state_0_a2_4_2_a & U1_result_a_o_iv_0_0_5 & X1L499 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0;


--Y1_s_bdata_6_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_6_0_a at LC_X31_Y12_N1
--operation mode is normal

Y1_s_bdata_6_0_a = Y1_bit_data_o_u & !X1_bdata_mux_o_1_iv_0_3 & !Y1_psw_o_7 # !Y1_bit_data_o_u & X1_bdata_mux_o_1_iv_0_3 & Y1_psw_o_7;


--Y1_state_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0 at LC_X35_Y24_N0
--operation mode is normal

Y1_state_o_0_lut_out = Y1L6663Q & !X1_un1_s_intblock_85_0;
Y1_state_o_0 = DFFEA(Y1_state_o_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_s_intblock_81 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_81 at LC_X27_Y18_N9
--operation mode is normal

X1_un1_s_intblock_81 = X1_un4_s_intblock_0 & !Y1L6663Q # !X1_un4_s_intblock_0 & X1_un1_s_intblock_81_a & !X1_data_mux_o_1_iv_0_a2_2_1[3];


--X1_regs_wr_en_o_3_iv_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_10[2] at LC_X25_Y19_N5
--operation mode is normal

X1_regs_wr_en_o_3_iv_10[2] = X1_regs_wr_en_o_3_iv_7[2] & (!X1_un1_state_i_45 & X1_un1_state_i_52_0 # !Y1L6663Q);


--X1_un1_state_i_54 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_54 at LC_X26_Y25_N7
--operation mode is normal

X1_un1_state_i_54 = X1_un4_s_intblock_0_0 & (X1_un1_state_i_24_i_a2_i_a2_0 # !X1_un1_un1178_s_instr_category_2_0_0 # !X1_un1_state_i_54_a);


--X1_regs_wr_en_o_2_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_0[2] at LC_X25_Y21_N5
--operation mode is normal

X1_regs_wr_en_o_2_0[2] = X1_un1_state_i_51_0 & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_un8929_s_instr_category_0_a3_1 # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_3_iv_8[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_8[2] at LC_X25_Y21_N3
--operation mode is normal

X1_regs_wr_en_o_3_iv_8[2] = X1_regs_wr_en_o_3_iv_3[2] & X1_regs_wr_en_o_3_iv_4[2] & (X1_un4_s_intblock_0 # !X1_un1_un6645_s_instr_category_1_0_a2);


--I_203_0 is I_203_0 at LC_X30_Y21_N5
--operation mode is normal

I_203_0 = !Y1L2932 & Y1L8632 & X1_N_2386_i_i_o2 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_data_mux_o_1_iv_0_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_2[3] at LC_X27_Y22_N4
--operation mode is normal

X1_data_mux_o_1_iv_0_2[3] = X1_un4_s_intblock_0 # !X1_data_mux_o_1_iv_0_a2_2_1[3] & (!X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_0);


--X1_s_adr_mux_91_i_a2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_adr_mux_91_i_a2[3] at LC_X26_Y24_N0
--operation mode is normal

X1_s_adr_mux_91_i_a2[3] = !Y1L1763Q & !Y1L6663Q;


--X1_un12926_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12926_s_instr_category_0_a3_0_a2 at LC_X25_Y23_N4
--operation mode is normal

X1_un12926_s_instr_category_0_a3_0_a2 = X1_N_2380_i_i_o2 & X1_N_2435_i_i_o2 & X1_data_mux_o_1_iv_0_a2_8[3];


--X1_data_mux_o_1_iv_0_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_1[3] at LC_X27_Y22_N9
--operation mode is normal

X1_data_mux_o_1_iv_0_1[3] = !X1_data_mux_o_1_iv_0_a2_0[3] & (X1_data_mux_o_1_iv_0_1_a[3] # !X1_un4_s_intblock_0_0 # !Y1L6663Q);


--X1_regs_wr_en_o_3_iv_0_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0_Z[1] at LC_X34_Y22_N7
--operation mode is normal

X1_regs_wr_en_o_3_iv_0_Z[1] = !X1_un7186_s_instr_category_i_i_a3_1 & !X1_N_2386_i_i_o2 # !X1L7061 # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_2_iv_0_a4_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0[5] at LC_X30_Y22_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_0[5] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2399_i_i_o2 & X1_alu_cmd_o_2_iv_0_a4_0_a[5] & !X1_un4_s_intblock_0;


--X1_alu_cmd_o_2_iv_i_i_a2_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_3[2] at LC_X31_Y20_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_3[2] = X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & !Y1L2932 & X1_un4_s_intblock_0_0 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--X1_un1_s_intblock_93_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_93_4_a at LC_X28_Y19_N8
--operation mode is normal

X1_un1_s_intblock_93_4_a = !X1_un1_s_intblock_10 & (!Y1_un1_command_o_4 & !X1_un1_state_i_115_0_a2_0 # !X1_un4_s_intblock_0_0);


--X1_alu_cmd_o_2_iv_0_o2_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_0[4] at LC_X32_Y20_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_0[4] = Y1L2932 # Y1L3632 # !X1_alu_cmd_o_2_iv_0_o2_0_a[4] # !Y1L8632;


--X1_alu_cmd_o_2_iv_0_o2_2_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0[4] at LC_X33_Y20_N4
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0[4] = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] & X1_alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 & (X1_alu_cmd_o_2_iv_0_o2_2_0_a[4] # !X1_N_2380_i_i_o2);


--X1_data_mux_o_2_iv_0_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_Z[0] at LC_X28_Y25_N4
--operation mode is normal

X1_data_mux_o_2_iv_0_Z[0] = X1_data_mux_o_2_iv_0_a[0] & (!X1_state_i_m_23_i_5[2] # !Y1L1763Q) # !X1_un4_s_intblock_0_0;


--X1_data_mux_o_2_iv_0_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_Z[1] at LC_X29_Y22_N7
--operation mode is normal

X1_data_mux_o_2_iv_0_Z[1] = X1_un4_s_intblock_0 & (!X1_data_mux_o_2_iv_0_a[1] # !X1_un4_s_intblock_0_0) # !X1_un4_s_intblock_0 & !X1_data_mux_o_1_iv_0_a2_2_1[3] & (!X1_data_mux_o_2_iv_0_a[1] # !X1_un4_s_intblock_0_0);


--X1_data_mux_o_2_iv_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_4[1] at LC_X28_Y24_N3
--operation mode is normal

X1_data_mux_o_2_iv_4[1] = X1_data_mux_o_2_iv_2_Z[1] & (X1_data_mux_o_1[1] # !Y1L1763Q);


--Y1_pc[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1] at LC_X36_Y17_N9
--operation mode is normal

Y1_pc[1]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[1] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[1];
Y1_pc[1] = DFFEA(Y1_pc[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_data_12_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[1] at LC_X37_Y25_N9
--operation mode is normal

Y1_s_data_12_0_a[1] = Y1_s_reg_data_u_1 & !CB2L2 & !X1_data_mux_o_2_iv_2 # !Y1_s_reg_data_u_1 & (X1_data_mux_o_2_iv_2 # !CB2L2);


--Y1_s_data_6_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[1] at LC_X37_Y25_N7
--operation mode is normal

Y1_s_data_6_0_a[1] = X1_data_mux_o_1_iv_0_0 & Y1_pc[1] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1L2522Q;


--Y1_s_data_5_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[1] at LC_X37_Y25_N3
--operation mode is normal

Y1_s_data_5_0[1] = Y1_s_data_5_0_c[1] & (Y1_s_reg_data_u_1 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[1] & Y1_s_help16[1] & X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[9] at LC_X37_Y16_N9
--operation mode is normal

Y1_pc_comb_6[9] = Y1_pc_comb_3[9] & (X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[9]) # !Y1_pc_comb_3[9] & !Y1_pc_comb_6_a[9] & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[9] at LC_X37_Y16_N5
--operation mode is normal

Y1_pc_comb_11_a[9] = X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[9] # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[9];


--Y1_un1_regs_wr_en_i_5_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_1 at LC_X27_Y13_N9
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_1 = X1_regs_wr_en_o_3_iv_0 # !X1_regs_wr_en_o_3_iv_1 & (X1_regs_wr_en_o_2_iv_0 # Y1_un1_regs_wr_en_i_5_0_1_a);


--Y1_un1_regs_wr_en_i_5_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_a2_2 at LC_X31_Y13_N8
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_a2_2 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_un92_s_adr_5_i_i_o3 & Y1_un1_regs_wr_en_i_5_0_a2_2_1;


--Y1_N_3268_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3268_i at LC_X27_Y13_N1
--operation mode is normal

Y1_N_3268_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_38_3_i_i_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_un4_pc_plus2_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[2] at LC_X42_Y22_N1
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[2] = Y1_pc[2] $ Y1_pc[1];

--Y1L5744 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[2]~COUT0 at LC_X42_Y22_N1
--operation mode is arithmetic

Y1L5744_cout_0 = Y1_pc[2] & Y1_pc[1];
Y1L5744 = CARRY(Y1L5744_cout_0);

--Y1L6744 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[2]~COUT1 at LC_X42_Y22_N1
--operation mode is arithmetic

Y1L6744_cout_1 = Y1_pc[2] & Y1_pc[1];
Y1L6744 = CARRY(Y1L6744_cout_1);


--Y1_s_data_12_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[2] at LC_X39_Y24_N0
--operation mode is normal

Y1_s_data_12_0_a[2] = Y1_s_reg_data_u_2 & !CB2L3 & !X1_data_mux_o_2_iv_2 # !Y1_s_reg_data_u_2 & (X1_data_mux_o_2_iv_2 # !CB2L3);


--Y1_s_data_6_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[2] at LC_X39_Y24_N3
--operation mode is normal

Y1_s_data_6_0_a[2] = X1_data_mux_o_1_iv_0_0 & Y1_pc[2] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1_s_help_2;


--Y1_s_data_5_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[2] at LC_X38_Y24_N5
--operation mode is normal

Y1_s_data_5_0[2] = Y1_s_data_5_0_c[2] & (Y1_s_reg_data_u_2 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[2] & Y1_s_help16[2] & X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[10] at LC_X38_Y19_N2
--operation mode is normal

Y1_pc_comb_6[10] = Y1_pc_comb_3[10] & (X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[10]) # !Y1_pc_comb_3[10] & !Y1_pc_comb_6_a[10] & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[10] at LC_X38_Y19_N8
--operation mode is normal

Y1_pc_comb_11_a[10] = X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[10] # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[10];


--Y1_N_2970_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2970_i at LC_X26_Y15_N7
--operation mode is normal

Y1_N_2970_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_N_3447_i_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_un4_pc_plus2_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[3] at LC_X41_Y23_N1
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[3] = Y1_pc[3] $ Y1L4154;

--Y1L8744 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[3]~COUT0 at LC_X41_Y23_N1
--operation mode is arithmetic

Y1L8744_cout_0 = !Y1L4154 # !Y1_pc[4] # !Y1_pc[3];
Y1L8744 = CARRY(Y1L8744_cout_0);

--Y1L9744 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[3]~COUT1 at LC_X41_Y23_N1
--operation mode is arithmetic

Y1L9744_cout_1 = !Y1L5154 # !Y1_pc[4] # !Y1_pc[3];
Y1L9744 = CARRY(Y1L9744_cout_1);


--Y1_s_data_12_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[3] at LC_X41_Y21_N6
--operation mode is normal

Y1_s_data_12_0_a[3] = CB2L4 & X1_data_mux_o_2_iv_2 & !Y1_s_reg_data_u_3 # !CB2L4 & (!Y1_s_reg_data_u_3 # !X1_data_mux_o_2_iv_2);


--Y1_s_data_6_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[3] at LC_X41_Y21_N7
--operation mode is normal

Y1_s_data_6_0_a[3] = X1_data_mux_o_1_iv_0_0 & Y1_pc[3] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1_s_help_3;


--Y1_s_data_5_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[3] at LC_X41_Y21_N9
--operation mode is normal

Y1_s_data_5_0[3] = Y1_s_data_5_0_c[3] & (Y1_s_reg_data_u_3 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[3] & X1_data_mux_o_2_iv_0 & Y1_s_help16[3];


--Y1_pc_comb_6[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[11] at LC_X41_Y19_N8
--operation mode is normal

Y1_pc_comb_6[11] = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (X1L5401 & Y1_pc_comb_3[11] # !X1L5401 & !Y1_pc_comb_6_a[11]) # !X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & !Y1_pc_comb_6_a[11];


--Y1_pc_comb_11_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[11] at LC_X41_Y19_N5
--operation mode is normal

Y1_pc_comb_11_a[11] = Y1_pc[11] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[11] # !Y1_pc[11] & (!Y1_pc_comb_9[11] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_N_3158_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3158_i at LC_X26_Y15_N9
--operation mode is normal

Y1_N_3158_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_N_3445_i_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--U1_result_a_o_iv_0_0_3_m5_0_a2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_a2 at LC_X43_Y15_N0
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_a2 = U1_result_a_o_iv_0_0_3_m5_0_a2_0 & (U1_cy_o_0_iv_0_o2_0_0 # !U1_result_a_o_iv_0_0_3_m5_0_m3);


--X1_data_mux_o_2_iv_5_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_5_0_a[0] at LC_X28_Y24_N0
--operation mode is normal

X1_data_mux_o_2_iv_5_0_a[0] = X1_un4_s_intblock_0 & !Y1L6663Q # !X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_o2[3] # !Y1L6732);


--X1_data_mux_o_2_iv_2_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_Z[0] at LC_X26_Y24_N7
--operation mode is normal

X1_data_mux_o_2_iv_2_Z[0] = !X1_data_mux_o_2_iv_2_a[0] & (X1_s_adr_mux_91_i_a2[3] # !Y1_b42 # !X1_un4_s_intblock_0_0);


--X1_data_mux_o_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1[0] at LC_X28_Y24_N8
--operation mode is normal

X1_data_mux_o_1[0] = X1_un1_state_i_34_0 & (!X1_N_832_i_i_0 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un4_s_intblock_0_0);


--Y1_s_help_11_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[4] at LC_X36_Y23_N8
--operation mode is normal

Y1_s_help_11_a[4] = Y1_acc_4 & !Y1_s_reg_data_u_4 & X1_help_en_o_1_iv_2 # !Y1_acc_4 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_4);


--Y1_s_help_11_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[4] at LC_X36_Y23_N2
--operation mode is normal

Y1_s_help_11_3[4] = Y1_s_help_11_sn_m4_0_a3 & !Y1_s_help_11_3_a[4] # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_2[4];


--Y1_s_help16[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[4] at LC_X41_Y22_N9
--operation mode is normal

Y1_s_help16[4]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[4] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[4]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[4];
Y1_s_help16[4] = DFFEA(Y1_s_help16[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_N_2969_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2969_i at LC_X27_Y13_N6
--operation mode is normal

Y1_N_2969_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_N_3453_i_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12] at LC_X37_Y23_N5
--operation mode is normal

Y1_pc[12]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[12] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[12];
Y1_pc[12] = DFFEA(Y1_pc[12]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un4_pc_plus2_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[4] at LC_X42_Y22_N2
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[4] = Y1_pc[4] $ (Y1_pc[3] & Y1L5744);

--Y1L1844 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[4]~COUT0 at LC_X42_Y22_N2
--operation mode is arithmetic

Y1L1844_cout_0 = !Y1L5744 # !Y1_pc[3] # !Y1_pc[4];
Y1L1844 = CARRY(Y1L1844_cout_0);

--Y1L2844 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[4]~COUT1 at LC_X42_Y22_N2
--operation mode is arithmetic

Y1L2844_cout_1 = !Y1L6744 # !Y1_pc[3] # !Y1_pc[4];
Y1L2844 = CARRY(Y1L2844_cout_1);


--Y1_pc[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4] at LC_X41_Y20_N9
--operation mode is normal

Y1_pc[4]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[4] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[4];
Y1_pc[4] = DFFEA(Y1_pc[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_data_10_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[4] at LC_X39_Y23_N5
--operation mode is normal

Y1_s_data_10_0_c[4] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_4 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[12] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[4] at LC_X35_Y15_N2
--operation mode is normal

Y1_s_data_13_0_a[4] = CB2L5 & X1_data_mux_o_1_iv_0_0 & !Y1_acc_0 # !CB2L5 & (!Y1_acc_0 # !X1_data_mux_o_1_iv_0_0);


--Y1_s_help_11_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[5] at LC_X39_Y24_N4
--operation mode is normal

Y1_s_help_11_a[5] = X1_help_en_o_1_iv_2 & !Y1_s_reg_data_u_5 # !X1_help_en_o_1_iv_2 & !Y1_acc_5;


--Y1_s_help_11_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[5] at LC_X38_Y24_N3
--operation mode is normal

Y1_s_help_11_3[5] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_5 & !X1_help_en_o_1_iv_0_0 # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_3_a[5];


--Y1_s_help16[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[5] at LC_X40_Y21_N9
--operation mode is normal

Y1_s_help16[5]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[5] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[5]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[5];
Y1_s_help16[5] = DFFEA(Y1_s_help16[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_N_3189_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3189_i at LC_X31_Y16_N1
--operation mode is normal

Y1_N_3189_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_70_3_0_a3_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13] at LC_X36_Y19_N7
--operation mode is normal

Y1_pc[13]_lut_out = Y1_pc_comb_11_a[13] & Y1_pc_comb_6[13] & X1_pc_inc_en_o_1_iv_i_i_1 # !Y1_pc_comb_11_a[13] & (Y1_pc_comb_6[13] # !X1_pc_inc_en_o_1_iv_i_i_1);
Y1_pc[13] = DFFEA(Y1_pc[13]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un4_pc_plus2_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[5] at LC_X41_Y23_N2
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[5] = Y1_pc[5] $ !Y1L8744;

--Y1L4844 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[5]~COUT0 at LC_X41_Y23_N2
--operation mode is arithmetic

Y1L4844_cout_0 = Y1_pc[5] & Y1_pc[6] & !Y1L8744;
Y1L4844 = CARRY(Y1L4844_cout_0);

--Y1L5844 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[5]~COUT1 at LC_X41_Y23_N2
--operation mode is arithmetic

Y1L5844_cout_1 = Y1_pc[5] & Y1_pc[6] & !Y1L9744;
Y1L5844 = CARRY(Y1L5844_cout_1);


--Y1_pc[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5] at LC_X37_Y17_N3
--operation mode is normal

Y1_pc[5]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[5] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[5];
Y1_pc[5] = DFFEA(Y1_pc[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_data_10_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[5] at LC_X42_Y18_N9
--operation mode is normal

Y1_s_data_10_0_c[5] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_5 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[13] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[5] at LC_X43_Y23_N6
--operation mode is normal

Y1_s_data_13_0_a[5] = CB2L6 & !Y1_acc_1 & X1_data_mux_o_1_iv_0_0 # !CB2L6 & (!X1_data_mux_o_1_iv_0_0 # !Y1_acc_1);


--Y1_s_help_11_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[6] at LC_X37_Y21_N2
--operation mode is normal

Y1_s_help_11_a[6] = Y1_acc_6 & !Y1_s_reg_data_u_6 & X1_help_en_o_1_iv_2 # !Y1_acc_6 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_6);


--Y1_s_help_11_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[6] at LC_X36_Y24_N6
--operation mode is normal

Y1_s_help_11_3[6] = Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_3_a[6] # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help32_2 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i;


--Y1_s_help16[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[6] at LC_X41_Y22_N7
--operation mode is normal

Y1_s_help16[6]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[6] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[6]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[6];
Y1_s_help16[6] = DFFEA(Y1_s_help16[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_s_reg_data_u_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_6 at LC_X40_Y12_N4
--operation mode is normal

Y1_s_reg_data_u_6 = Y1_s_reg_data_30[6] & (!Y1_s_reg_data_sn_m37_1 # !Y1_s_reg_data_u_a[6]) # !Y1_s_reg_data_30[6] & !Y1_s_reg_data_u_a[6] & Y1_s_reg_data_sn_m37_1;


--Y1_N_2968_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2968_i at LC_X40_Y12_N6
--operation mode is normal

Y1_N_2968_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_58_3_0_a3_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[14] at LC_X43_Y19_N2
--operation mode is normal

Y1_pc[14]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[14] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[14];
Y1_pc[14] = DFFEA(Y1_pc[14]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un4_pc_plus2_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[6] at LC_X42_Y22_N3
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[6] = Y1_pc[6] $ (Y1_pc[5] & !Y1L1844);

--Y1L7844 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[6]~COUT0 at LC_X42_Y22_N3
--operation mode is arithmetic

Y1L7844_cout_0 = Y1_pc[5] & Y1_pc[6] & !Y1L1844;
Y1L7844 = CARRY(Y1L7844_cout_0);

--Y1L8844 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[6]~COUT1 at LC_X42_Y22_N3
--operation mode is arithmetic

Y1L8844_cout_1 = Y1_pc[5] & Y1_pc[6] & !Y1L2844;
Y1L8844 = CARRY(Y1L8844_cout_1);


--Y1_pc[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6] at LC_X41_Y17_N5
--operation mode is normal

Y1_pc[6]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[6] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[6];
Y1_pc[6] = DFFEA(Y1_pc[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_data_10_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[6] at LC_X35_Y20_N6
--operation mode is normal

Y1_s_data_10_0_c[6] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_6 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & !X1_data_mux_o_2_iv_2 & Y1_s_help16[14];


--U1_result_a_o_iv_0_0_6_m6_i_m6_i is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i at LC_X31_Y17_N8
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i = !U1_result_a_o_iv_0_0_a2_1_4 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 & (U1_cy_o_0_iv_0_o2_0_0 # !U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4);


--Y1_s_help_11_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[7] at LC_X35_Y16_N4
--operation mode is normal

Y1_s_help_11_a[7] = Y1_s_reg_data_u_7 & !Y1_acc_7 & !X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_7 & (X1_help_en_o_1_iv_2 # !Y1_acc_7);


--Y1_s_help_11_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[7] at LC_X37_Y24_N1
--operation mode is normal

Y1_s_help_11_3[7] = Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_3_a[7] # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help32_2 & !U1_result_a_o_iv_0_0_7;


--Y1_s_help16[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[7] at LC_X41_Y22_N3
--operation mode is normal

Y1_s_help16[7]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[7] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[7]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[7];
Y1_s_help16[7] = DFFEA(Y1_s_help16[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_s_reg_data_u_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_7 at LC_X40_Y16_N4
--operation mode is normal

Y1_s_reg_data_u_7 = Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_u_a[7] & Y1_acc_7 # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[7];


--Y1_N_2967_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2967_i at LC_X31_Y13_N4
--operation mode is normal

Y1_N_2967_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_42_3_i # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15] at LC_X37_Y19_N1
--operation mode is normal

Y1_pc[15]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[15] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[15];
Y1_pc[15] = DFFEA(Y1_pc[15]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un4_pc_plus2_combout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[7] at LC_X41_Y23_N3
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[7] = Y1_pc[7] $ Y1L4844;

--Y1L0944 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[7]~COUT0 at LC_X41_Y23_N3
--operation mode is arithmetic

Y1L0944_cout_0 = !Y1L4844 # !Y1_pc[8] # !Y1_pc[7];
Y1L0944 = CARRY(Y1L0944_cout_0);

--Y1L1944 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[7]~COUT1 at LC_X41_Y23_N3
--operation mode is arithmetic

Y1L1944_cout_1 = !Y1L5844 # !Y1_pc[8] # !Y1_pc[7];
Y1L1944 = CARRY(Y1L1944_cout_1);


--Y1_pc[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7] at LC_X35_Y16_N5
--operation mode is normal

Y1_pc[7]_lut_out = Y1_pc_comb_11_a[7] & !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[7] # !Y1_pc_comb_11_a[7] & (X1_pc_inc_en_o_1_iv_i_i_1 # Y1_pc_comb_10[7]);
Y1_pc[7] = DFFEA(Y1_pc[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_data_10_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[7] at LC_X42_Y18_N4
--operation mode is normal

Y1_s_data_10_0_c[7] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_7 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[15] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[7] at LC_X43_Y12_N4
--operation mode is normal

Y1_s_data_13_0_a[7] = Y1_acc_3 & !CB2L8 & !X1_data_mux_o_1_iv_0_0 # !Y1_acc_3 & (X1_data_mux_o_1_iv_0_0 # !CB2L8);


--I_266_a is I_266_a at LC_X44_Y11_N2
--operation mode is normal

I_266_a = Y1_sbuf_0_1 & !M1_s_tran_sh_2 & I_413 # !Y1_sbuf_0_1 & (!I_413 # !M1_s_tran_sh_2);


--I_256 is I_256 at LC_X44_Y11_N9
--operation mode is normal

I_256 = I_405 & I_256_a # !I_405 & (Y1_scon_0_6 & !Y1_sbuf_0_1 # !Y1_scon_0_6 & I_256_a);


--I_211 is I_211 at LC_X45_Y11_N1
--operation mode is normal

I_211 = M1_s_tran_state_3 $ (!M1_s_tran_state_0 & !M1_s_tran_state_1 & !M1_s_tran_state_2);


--M1_s_txpre_count[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[4] at LC_X47_Y15_N5
--operation mode is arithmetic

M1_s_txpre_count[4]_carry_eqn = (!M1_s_txpre_count_cout[3] & GND) # (M1_s_txpre_count_cout[3] & VCC);
M1_s_txpre_count[4]_lut_out = M1_s_txpre_count[4] $ !M1_s_txpre_count[4]_carry_eqn;
M1_s_txpre_count[4]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[4]_lut_out);
M1_s_txpre_count[4] = DFFEA(M1_s_txpre_count[4]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L852 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[4]~COUT0 at LC_X47_Y15_N5
--operation mode is arithmetic

M1L852_cout_0 = M1_s_txpre_count[4] & !M1_s_txpre_count_cout[3];
M1L852 = CARRY(M1L852_cout_0);

--M1L952 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[4]~COUT1 at LC_X47_Y15_N5
--operation mode is arithmetic

M1L952_cout_1 = M1_s_txpre_count[4] & !M1_s_txpre_count_cout[3];
M1L952 = CARRY(M1L952_cout_1);


--M1_v_txstep_45_iv_i_o3_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_o3_0[0] at LC_X46_Y15_N5
--operation mode is normal

M1_v_txstep_45_iv_i_o3_0[0] = !Y1_s_smodreg_0 & !M1_s_txpre_count[5];


--M1_un1_un22_s_mode_51_i_a3_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a3_2 at LC_X46_Y14_N4
--operation mode is normal

M1_un1_un22_s_mode_51_i_a3_2 = !Y1_scon_0_6 & Y1_scon_0_7;


--M1_un1_un22_s_mode_42_0_o2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0_o2_a at LC_X47_Y16_N4
--operation mode is normal

M1_un1_un22_s_mode_42_0_o2_a = Y1_scon_0_6 & M1_s_txm13_ff0 & !M1_s_txm13_ff1 # !Y1_scon_0_6 & M1_un1_un22_s_mode_4_i_o3;


--M1_v_txstep_45_iv_i_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_2[0] at LC_X46_Y18_N1
--operation mode is normal

M1_v_txstep_45_iv_i_2[0] = !M1_v_txstep_45_iv_i_a2_1[0] & (M1_s_tran_state_2 # !M1_v_txstep_45_iv_i_2_a[0] # !M1_s_tran_state_3);


--M1_v_txstep_45_iv_i_1[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_1[0] at LC_X46_Y14_N3
--operation mode is normal

M1_v_txstep_45_iv_i_1[0] = !Y1_scon_0_7 & (M1_s_trans # !M1_s_tran_state_3) # !M1_v_txstep_45_iv_i_1_a[0];


--M1_v_txstep_45_iv_i_4[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_4[0] at LC_X47_Y16_N5
--operation mode is normal

M1_v_txstep_45_iv_i_4[0] = Y1_scon_0_6 & M1_s_txm13_ff0 & M1_v_txstep_45_iv_i_4_a[0] # !Y1_scon_0_6 & M1_un1_un22_s_mode_4_i_o3 & !M1_v_txstep_45_iv_i_4_a[0];


--M1_un1_un22_s_mode_28_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3_0 at LC_X47_Y16_N0
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3_0 = Y1_scon_0_6 & M1_un1_un22_s_mode_28_0_a3_0_a & (Y1_scon_0_7 $ !M1_s_tran_state_1);


--M1_un1_un22_s_mode_28_0_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3 at LC_X47_Y16_N3
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3 = !M1_s_tran_state_0 & M1_un1_un22_s_mode_4_i_o3 & !Y1_scon_0_6 & M1_un1_un22_s_mode_28_0_a3_a;


--M1_un1_un22_s_mode_48_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0 at LC_X46_Y18_N0
--operation mode is normal

M1_un1_un22_s_mode_48_0 = M1_un1_un22_s_mode_48_0_2 & M1_un1_un22_s_mode_48_0_1 & !M1_un1_un22_s_mode_48_0_a2_1 & M1_un1_un22_s_mode_42_0_o2;


--M1_un1_scon_i_7_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_scon_i_7_i_0 at LC_X29_Y15_N4
--operation mode is normal

M1_s_ff0_qfbk = M1_s_ff0;
M1_un1_scon_i_7_i_0 = M1_s_ff0_qfbk & !Y1_s_tf1_h2_0 # !Y1_scon_0_6;

--M1_s_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_ff0 at LC_X29_Y15_N4
--operation mode is normal

M1_s_ff0_sload_eqn = N1_tf1_o;
M1_s_ff0 = DFFEA(M1_s_ff0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_state[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[2] at LC_X45_Y15_N6
--operation mode is normal

M1_s_recv_state[2]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[2] $ (M1_s_recv_state[1] & !M1_s_recv_state_2_0_a2_a[2]));
M1_s_recv_state[2] = DFFEA(M1_s_recv_state[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_state[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[0] at LC_X45_Y14_N8
--operation mode is normal

M1_s_recv_state[0]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[0] $ (M1_v_rxstep_62_0_iv_0_m2[0] # M1_v_rxstep_62_0_iv_0_a2[0]));
M1_s_recv_state[0] = DFFEA(M1_s_recv_state[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_state[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[3] at LC_X45_Y14_N7
--operation mode is normal

M1_s_recv_state[3]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[3] $ (M1_s_recv_state[2] & !M1_s_recv_state_2_0_a2_a[3]));
M1_s_recv_state[3] = DFFEA(M1_s_recv_state[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_state[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[1] at LC_X45_Y15_N7
--operation mode is normal

M1_s_recv_state[1]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[1] $ (M1_v_rxstep_62_0_iv_0_m2[0] & M1_s_recv_state[0]));
M1_s_recv_state[1] = DFFEA(M1_s_recv_state[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_txdm0_42_iv_0_o3_0_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0_0_a at LC_X46_Y17_N7
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0_0_a = M1_s_tran_state_3 & !M1_s_tran_state_2 & !M1_s_tran_state_0;


--Y1_G_369_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_369_0_a at LC_X28_Y10_N5
--operation mode is normal

Y1_G_369_0_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_0_0 & Y1L4152;


--Y1_s_reg_data_sn_m37_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m37_1 at LC_X40_Y11_N5
--operation mode is normal

Y1_s_reg_data_sn_m37_1 = Y1L8942Q & (Y1L1842Q & Y1_s_reg_data_sn_m37_1_a # !Y1L1842Q & Y1L6842Q) # !Y1L8942Q & !Y1_s_reg_data_sn_m37_1_a;


--Y1_s_reg_data_30[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[4] at LC_X40_Y10_N7
--operation mode is normal

Y1_s_reg_data_30[4] = Y1_s_reg_data_sn_m29 & Y1_s_reg_data_28[4] # !Y1_s_reg_data_sn_m29 & Y1_s_reg_data_sn_m23_1 & !Y1_s_reg_data_30_a[4];


--Y1_s_reg_data_u_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[4] at LC_X40_Y10_N3
--operation mode is normal

Y1_s_reg_data_u_a[4] = Y1L8942Q & !Y1_s_reg_data_21[4] & Y1L8942Q # !Y1L8942Q & !Y1L8942Q & !Y1_s_reg_data_4[4];


--X1_adr_mux_o_3_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_3_i[2] at LC_X26_Y19_N6
--operation mode is normal

X1_adr_mux_o_3_i[2] = X1_adr_mux_o_2_iv_3_a[0] & X1_adr_mux_o_2_iv_3_1[0] & (!Y1_state_o_0 # !X1_un4_s_intblock_0);


--X1_un1_s_intblock_92 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92 at LC_X25_Y24_N8
--operation mode is normal

X1_un1_s_intblock_92 = X1_un1_s_intblock_92_4 & X1_un1_s_intblock_92_1 & (X1_un4_s_intblock_0 # X1_un1_s_intblock_92_a);


--X1_adr_mux_o_2_iv_1_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[2] at LC_X26_Y20_N9
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[2] = !X1_un10_s_intblock_m_2 & !X1_state_i_m_4[3] & (!X1_un1_state_i_45 # !Y1L7663Q);


--X1_adr_mux_o_2_iv_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_a[2] at LC_X26_Y19_N3
--operation mode is normal

X1_adr_mux_o_2_iv_a[2] = !X1_state_i_m_3[3] & !X1_un1_s_intblock_107 & X1_un1_s_intblock_87 & X1_adr_mux_o_2_iv_5[2];


--X1_adr_mux_o_2_iv_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_9[1] at LC_X27_Y19_N7
--operation mode is normal

X1_adr_mux_o_2_iv_9[1] = X1_adr_mux_o_2_iv_5[1] & X1_adr_mux_o_2_iv_7[1] & X1_adr_mux_o_2_iv_6[1];


--X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0[1] at LC_X33_Y13_N1
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] = X1_un1_s_intblock_111_5_i & (U1_result_a_o_iv_0_0_5 & X1_un131_state_0_a2_4_2 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--FB1_ram_block1a12 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a12 at M4K_X49_Y18
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a12_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a12_PORT_A_address_reg = DFFE(FB1_ram_block1a12_PORT_A_address, FB1_ram_block1a12_clock_0, , , FB1_ram_block1a12_clock_enable_0);
FB1_ram_block1a12_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a12_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a12_PORT_A_data_out = MEMORY(, , FB1_ram_block1a12_PORT_A_address_reg, , , , , , FB1_ram_block1a12_clock_0, , FB1_ram_block1a12_clock_enable_0, , , );
FB1_ram_block1a12 = FB1_ram_block1a12_PORT_A_data_out[0];


--FB1_ram_block1a4 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a4 at M4K_X49_Y14
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a4_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a4_PORT_A_address_reg = DFFE(FB1_ram_block1a4_PORT_A_address, FB1_ram_block1a4_clock_0, , , FB1_ram_block1a4_clock_enable_0);
FB1_ram_block1a4_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a4_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a4_PORT_A_data_out = MEMORY(, , FB1_ram_block1a4_PORT_A_address_reg, , , , , , FB1_ram_block1a4_clock_0, , FB1_ram_block1a4_clock_enable_0, , , );
FB1_ram_block1a4 = FB1_ram_block1a4_PORT_A_data_out[0];


--CB3L5 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result210w~10 at LC_X48_Y19_N2
--operation mode is normal

CB3L5 = FB1L3Q & FB1_ram_block1a12 # !FB1L3Q & FB1_ram_block1a4;


--AB1_ram_block1a12 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a12 at M4K_X19_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a12_PORT_A_data_in = Y1_acc_4;
AB1_ram_block1a12_PORT_A_data_in_reg = DFFE(AB1_ram_block1a12_PORT_A_data_in, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a12_PORT_A_address_reg = DFFE(AB1_ram_block1a12_PORT_A_address, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a12_PORT_B_address_reg = DFFE(AB1_ram_block1a12_PORT_B_address, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a12_PORT_A_write_enable, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_B_read_enable = VCC;
AB1_ram_block1a12_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a12_PORT_B_read_enable, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a12_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a12_PORT_B_data_out = MEMORY(AB1_ram_block1a12_PORT_A_data_in_reg, , AB1_ram_block1a12_PORT_A_address_reg, AB1_ram_block1a12_PORT_B_address_reg, AB1_ram_block1a12_PORT_A_write_enable_reg, AB1_ram_block1a12_PORT_B_read_enable_reg, , , AB1_ram_block1a12_clock_0, , AB1_ram_block1a12_clock_enable_0, , , );
AB1_ram_block1a12 = AB1_ram_block1a12_PORT_B_data_out[0];


--AB1_ram_block1a4 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a4 at M4K_X19_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a4_PORT_A_data_in = Y1_acc_4;
AB1_ram_block1a4_PORT_A_data_in_reg = DFFE(AB1_ram_block1a4_PORT_A_data_in, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a4_PORT_A_address_reg = DFFE(AB1_ram_block1a4_PORT_A_address, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a4_PORT_B_address_reg = DFFE(AB1_ram_block1a4_PORT_B_address, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a4_PORT_A_write_enable, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_B_read_enable = VCC;
AB1_ram_block1a4_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a4_PORT_B_read_enable, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a4_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a4_PORT_B_data_out = MEMORY(AB1_ram_block1a4_PORT_A_data_in_reg, , AB1_ram_block1a4_PORT_A_address_reg, AB1_ram_block1a4_PORT_B_address_reg, AB1_ram_block1a4_PORT_A_write_enable_reg, AB1_ram_block1a4_PORT_B_read_enable_reg, , , AB1_ram_block1a4_clock_0, , AB1_ram_block1a4_clock_enable_0, , , );
AB1_ram_block1a4 = AB1_ram_block1a4_PORT_B_data_out[0];


--CB1L5 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result210w~10 at LC_X21_Y21_N3
--operation mode is normal

CB1L5 = AB1L3Q & AB1_ram_block1a12 # !AB1L3Q & AB1_ram_block1a4;


--C1_rom_en_o_0_a2 is mc8051_chipsel:i_mc8051_chipsel|rom_en_o_0_a2 at LC_X36_Y19_N8
--operation mode is normal

C1_rom_en_o_0_a2 = !Y1L2021 & !Y1L8911 & !Y1L0021;


--Y1_sp_11_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[4] at LC_X35_Y13_N8
--operation mode is normal

Y1_sp_11_a[4] = Y1_un43_s_adr_combout[4] & !Y1_sp_4_Z[4] & Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[4] & (!Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[4]);


--Y1_un1_regs_wr_en_i_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_4 at LC_X36_Y13_N3
--operation mode is normal

Y1_un1_regs_wr_en_i_4 = !X1_regs_wr_en_o_2_iv_0 & (!Y1_un1_gprbit_1527_44_i_o3_i_a2 # !Y1_un1_gprbit_1527_2_0_a2_0_0 # !Y1_un1_regs_wr_en_i_4_a);


--Y1_un1_un49_sp_1_0_a5_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2 at LC_X36_Y13_N1
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2 = Y1_un1_un49_sp_1_0_a5_2_1 & (Y1_un1_un49_sp_1_0_a5_2_a & Y1_un1_gprbit_1527_2_0_a2_0_0 # !X1_regs_wr_en_o_2_iv_0);


--Y1_un43_s_adr_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[2] at LC_X42_Y12_N6
--operation mode is arithmetic

Y1_un43_s_adr_combout[2] = Y1_sp_i[2] $ !Y1L6774;

--Y1L1674 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[2]~COUT0 at LC_X42_Y12_N6
--operation mode is arithmetic

Y1L1674_cout_0 = Y1_sp_i[2] # !Y1L6774 # !Y1_sp[3];
Y1L1674 = CARRY(Y1L1674_cout_0);

--Y1L2674 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[2]~COUT1 at LC_X42_Y12_N6
--operation mode is arithmetic

Y1L2674_cout_1 = Y1_sp_i[2] # !Y1L7774 # !Y1_sp[3];
Y1L2674 = CARRY(Y1L2674_cout_1);


--Y1_ramout_6[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[4] at LC_X37_Y5_N6
--operation mode is normal

Y1_ramout_6[4] = Y1_ramout_6_c[4] & (Y1L5072Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[4] & Y1_psw_o[3] & Y1L0062Q;


--Y1_ramout_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[4] at LC_X28_Y6_N0
--operation mode is normal

Y1_ramout_3[4] = Y1_ramout_3_c[4] & (Y1L5562Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[4] & Y1_psw_o[3] & Y1L0552Q;


--Y1_s_ir_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6 at LC_X31_Y24_N7
--operation mode is normal

Y1_s_ir_6_lut_out = E1_prog_data_o_6;
Y1_s_ir_6 = DFFEA(Y1_s_ir_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--Y1_s_ir[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1] at LC_X32_Y24_N6
--operation mode is normal

Y1_s_ir[1]_sload_eqn = E1_prog_data_o_1;
Y1_s_ir[1] = DFFEA(Y1_s_ir[1]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--X1_N_2433_i_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2433_i_i at LC_X33_Y20_N2
--operation mode is normal

X1_N_2433_i_i = Y1L6763Q & E1_prog_data_o_7 & !Y1L5832 & E1_prog_data_o_5 # !Y1L6763Q & Y1L5832;


--Y1_un1_gprbit_1527_67_0_o4_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o4_2_a at LC_X30_Y21_N2
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o4_2_a = Y1L6763Q & !E1_prog_data_o_1 # !Y1L6763Q & !Y1_s_ir[1] # !Y1L6932;


--X1_N_2453_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2453_i_i_o2 at LC_X30_Y23_N9
--operation mode is normal

X1_N_2453_i_i_o2 = !Y1L3632 & (Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3);


--X1_un1_state_i_227_0_0_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_8 at LC_X31_Y25_N7
--operation mode is normal

X1_un1_state_i_227_0_0_8 = X1_un1_state_i_227_0_0_8_a & Y1_state_o_i_0 & (X1_un4_s_intblock_0 # X1_un1_state_i_227_0_0_o2_2);


--X1_regs_wr_en_o_2_iv_3_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_3_a[0] at LC_X25_Y22_N2
--operation mode is normal

X1_regs_wr_en_o_2_iv_3_a[0] = Y1L6763Q & !X1_un4_s_intblock_0 & !X1_un1_state_i_46_i # !Y1L6763Q & (!X1_un1_state_i_46_i # !Y1L6663Q);


--X1_un1_state_i_17 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_17 at LC_X25_Y18_N2
--operation mode is normal

X1_un1_state_i_17 = X1_un4_s_intblock_0_0 & (Y1_un1_command_o_2 # Y1_un1_command_o_4);


--X1_help16_en_o_1_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_a2[0] at LC_X25_Y22_N3
--operation mode is normal

X1_help16_en_o_1_iv_0_a2[0] = Y1L6763Q & !X1_un4_s_intblock_0 & I_203_0;


--X1_un1_un8929_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un8929_s_instr_category_1 at LC_X25_Y23_N6
--operation mode is normal

X1_un1_un8929_s_instr_category_1 = Y1L6763Q & X1_un8929_s_instr_category_0_a3;


--X1_un11741_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11741_s_instr_category_0_a3 at LC_X31_Y22_N5
--operation mode is normal

X1_un11741_s_instr_category_0_a3 = !Y1L6832 & X1L1101 & X1_un1_state_i_227_0_0_a3_1_0 & X1L2981;


--X1_un1_state_i_53_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_53_a at LC_X28_Y20_N0
--operation mode is normal

X1_un1_state_i_53_a = !X1_un52_s_instr_category_0_a3 & !X1_un11060_s_instr_category_0_a3 & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_un37_s_instr_category_0_a2_1_a3_0_a2_1);


--X1_un1_s_instr_category_5_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_4 at LC_X25_Y22_N5
--operation mode is normal

X1_un1_s_instr_category_5_4 = !X1_un88_s_instr_category_0_a2_0_a3 & X1_un1_s_instr_category_5_1 & !X1_un109_s_instr_category_0_a2_1_a3 & !X1_un11512_s_instr_category_0_a3;


--X1_un1_state_i_45 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_45 at LC_X26_Y19_N5
--operation mode is normal

X1_un1_state_i_45 = X1_un4_s_intblock_0_0 & Y1_b42;


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] at LC_X33_Y12_N3
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_7 & !X1_adr_mux_o_2_iv_3 # !X1_adr_mux_o_2_iv_1 & (X1_adr_mux_o_2_iv_3 # !Y1L6722Q);


--Y1_un43_s_adr_combout_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout_6 at LC_X37_Y13_N4
--operation mode is normal

Y1_un43_s_adr_combout_6 = Y1_sp_4 $ (Y1_sp[6] & Y1L0774);


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7] at LC_X33_Y12_N1
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7] = !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & (!X1_adr_mux_o_2_iv_2 # !Y1_s_reg_data_u_7);


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] at LC_X33_Y12_N7
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] = X1_adr_mux_o_2_iv_1 & !Y1_sp_4 & !X1_adr_mux_o_2_iv_0 # !X1_adr_mux_o_2_iv_1 & !Y1_ramout_7_7;


--Y1_s_reg_data_u_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_1 at LC_X33_Y16_N4
--operation mode is normal

Y1_s_reg_data_u_1 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_1 & Y1_s_reg_data_u_a[1] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[1];


--Y1_s_adr_2_iv_i_o3_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_o3_1_a[1] at LC_X32_Y13_N7
--operation mode is normal

Y1_s_adr_2_iv_i_o3_1_a[1] = X1_adr_mux_o_2_iv_3 & !Y1_s_adr_2_iv_i_a3_7_0[1] # !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_0 # Y1_un43_s_adr_combout[1]);


--E1_prog_data_o_1 is mc8051_datamux:i_mc8051_datamux|prog_data_o_1 at LC_X32_Y22_N0
--operation mode is normal

E1_prog_data_o_1_lut_out = CB1L2 & (CB3L2 # !C1_rom_en_o_0_a2) # !CB1L2 & CB3L2 & C1_rom_en_o_0_a2;
E1_prog_data_o_1 = DFFEA(E1_prog_data_o_1_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] at LC_X32_Y13_N0
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] = X1_adr_mux_o_2_iv_1 & E1_prog_data_o_1 & X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_0 # !X1_adr_mux_o_2_iv_1 & (X1_adr_mux_o_2_iv_0 $ (!E1_prog_data_o_1 & X1_adr_mux_o_2_iv_2));


--Y1_sp_i_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_0[1] at LC_X36_Y13_N4
--operation mode is normal

Y1_sp_i_0[1]_lut_out = Y1L7153 & Y1_sp_11_a[1] & Y1_un1_regs_wr_en_i_4 # !Y1L7153 & (Y1_sp_11_a[1] # !Y1_un1_regs_wr_en_i_4);
Y1_sp_i_0[1] = DFFEA(Y1_sp_i_0[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_adr_2_iv_i_m3_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_m3_a[1] at LC_X32_Y13_N1
--operation mode is normal

Y1_s_adr_2_iv_i_m3_a[1] = X1_adr_mux_o_2_iv_0 & !Y1L2522Q & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0 & (X1_adr_mux_o_2_iv_2 # X1_adr_mux_o_2_iv_1);


--Y1_rom_data_i_m_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m_a[2] at LC_X33_Y10_N6
--operation mode is normal

Y1_rom_data_i_m_a[2] = X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & (!X1_un131_state_0_a2_5 # !X1_un131_state_0_a2_4_2) # !X1L996;


--Y1_sp_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i[2] at LC_X36_Y13_N5
--operation mode is normal

Y1_sp_i[2]_lut_out = Y1L0253 & Y1_sp_11_a[2] & Y1_un1_regs_wr_en_i_4 # !Y1L0253 & (Y1_sp_11_a[2] # !Y1_un1_regs_wr_en_i_4);
Y1_sp_i[2] = DFFEA(Y1_sp_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_reg_data_u_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_2 at LC_X39_Y19_N1
--operation mode is normal

Y1_s_reg_data_u_2 = Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_u_a[2] & Y1_acc_2 # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[2];


--Y1_s_help_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_2 at LC_X37_Y24_N8
--operation mode is normal

Y1_s_help_2_lut_out = Y1_s_help_11_a[2] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[2] # !Y1_s_help_11_a[2] & (Y1_s_help_11_3[2] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_2 = DFFEA(Y1_s_help_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_s_adr_2_iv_5_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5_a[2] at LC_X32_Y10_N7
--operation mode is normal

Y1_s_adr_2_iv_5_a[2] = Y1_un43_s_adr_combout[2] & !Y1_un1_adr_mux_i_0_a5_i & (!Y1_ramout_7[2] # !Y1_un1_adr_mux_i_8_0_a5_i) # !Y1_un43_s_adr_combout[2] & (!Y1_ramout_7[2] # !Y1_un1_adr_mux_i_8_0_a5_i);


--X1_adr_mux_o_2_iv_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_6[3] at LC_X26_Y21_N9
--operation mode is normal

X1_adr_mux_o_2_iv_6[3] = X1_adr_mux_o_2_iv_5[2] & !X1_s_adr_mux_91_m[3] & X1_adr_mux_o_2_iv_4[3];


--X1_adr_mux_o_2_iv_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_5[0] at LC_X26_Y19_N0
--operation mode is normal

X1_adr_mux_o_2_iv_5[0] = X1_adr_mux_o_2_iv_2_Z[0] & !X1_un1_s_intblock_72 & X1_adr_mux_o_2_iv_5[1] & X1_adr_mux_o_3_i[2];


--E1_prog_data_o_0 is mc8051_datamux:i_mc8051_datamux|prog_data_o_0 at LC_X33_Y22_N1
--operation mode is normal

E1_prog_data_o_0_lut_out = CB1L1 & (CB3L1 # !C1_rom_en_o_0_a2) # !CB1L1 & CB3L1 & C1_rom_en_o_0_a2;
E1_prog_data_o_0 = DFFEA(E1_prog_data_o_0_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--Y1_s_reg_data_u_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[0] at LC_X34_Y16_N9
--operation mode is normal

Y1_s_reg_data_u_a[0] = Y1L8842Q & !Y1L3742Q & !Y1L1842Q & !Y1L7742Q;


--Y1_s_reg_data_sn_b14_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_2 at LC_X40_Y11_N3
--operation mode is normal

Y1_s_reg_data_sn_b14_0_2 = !Y1_s_reg_data_sn_b14_0_a5_2_3 & !Y1_s_reg_data_sn_b14_0_a5_0_3 & !Y1_s_reg_data_sn_b14_0_a5 & Y1_s_reg_data_sn_b14_0_2_2;


--Y1_s_reg_data_31[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[0] at LC_X34_Y18_N1
--operation mode is normal

Y1_s_reg_data_31[0] = Y1_s_reg_data_30[0] & (Y1_s_reg_data_29[0] # !Y1_s_reg_data_sn_m38_0_2) # !Y1_s_reg_data_30[0] & Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[0];


--Y1_ramout_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[0] at LC_X28_Y5_N0
--operation mode is normal

Y1_ramout_7[0] = Y1_psw_o[4] & Y1_ramout_6[0] # !Y1_psw_o[4] & Y1_ramout_3[0];


--Y1_psw_o[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[3] at LC_X27_Y12_N2
--operation mode is normal

Y1_psw_o[3]_lut_out = Y1_psw_31_0_iv_0_8[3] & (Y1_psw_o[3] # !Y1_un1_gprbit_1528_89 & !Y1_un1_gprbit_1528_44);
Y1_psw_o[3] = DFFEA(Y1_psw_o[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un43_s_adr_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[3] at LC_X37_Y13_N2
--operation mode is arithmetic

Y1_un43_s_adr_combout[3] = Y1_sp[3] $ (!Y1_sp_i[2] & Y1L8574);

--Y1L4674 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[3]~COUT0 at LC_X37_Y13_N2
--operation mode is arithmetic

Y1L4674_cout_0 = Y1_sp_i[2] # !Y1L8574 # !Y1_sp[3];
Y1L4674 = CARRY(Y1L4674_cout_0);

--Y1L5674 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[3]~COUT1 at LC_X37_Y13_N2
--operation mode is arithmetic

Y1L5674_cout_1 = Y1_sp_i[2] # !Y1L9574 # !Y1_sp[3];
Y1L5674 = CARRY(Y1L5674_cout_1);


--Y1_s_help_11_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[3] at LC_X39_Y24_N9
--operation mode is normal

Y1_s_help_11_a[3] = Y1_acc_3 & X1_help_en_o_1_iv_2 & !Y1_s_reg_data_u_3 # !Y1_acc_3 & (!Y1_s_reg_data_u_3 # !X1_help_en_o_1_iv_2);


--Y1_s_help_11_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[3] at LC_X38_Y23_N8
--operation mode is normal

Y1_s_help_11_3[3] = Y1_s_help_11_sn_m4_0_a3 & !Y1_s_help_11_3_a[3] # !Y1_s_help_11_sn_m4_0_a3 & (Y1_s_help32_2 & !U1_result_a_o_iv_0_0_3_m5_0_a2 # !Y1_s_help32_2 & !Y1_s_help_11_3_a[3]);


--FB1_ram_block1a11 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a11 at M4K_X49_Y19
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a11_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a11_PORT_A_address_reg = DFFE(FB1_ram_block1a11_PORT_A_address, FB1_ram_block1a11_clock_0, , , FB1_ram_block1a11_clock_enable_0);
FB1_ram_block1a11_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a11_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a11_PORT_A_data_out = MEMORY(, , FB1_ram_block1a11_PORT_A_address_reg, , , , , , FB1_ram_block1a11_clock_0, , FB1_ram_block1a11_clock_enable_0, , , );
FB1_ram_block1a11 = FB1_ram_block1a11_PORT_A_data_out[0];


--FB1_ram_block1a3 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a3 at M4K_X49_Y15
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a3_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a3_PORT_A_address_reg = DFFE(FB1_ram_block1a3_PORT_A_address, FB1_ram_block1a3_clock_0, , , FB1_ram_block1a3_clock_enable_0);
FB1_ram_block1a3_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a3_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a3_PORT_A_data_out = MEMORY(, , FB1_ram_block1a3_PORT_A_address_reg, , , , , , FB1_ram_block1a3_clock_0, , FB1_ram_block1a3_clock_enable_0, , , );
FB1_ram_block1a3 = FB1_ram_block1a3_PORT_A_data_out[0];


--CB3L4 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result198w~10 at LC_X48_Y19_N3
--operation mode is normal

CB3L4 = FB1L3Q & FB1_ram_block1a11 # !FB1L3Q & FB1_ram_block1a3;


--AB1_ram_block1a11 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a11 at M4K_X19_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a11_PORT_A_data_in = Y1_acc_3;
AB1_ram_block1a11_PORT_A_data_in_reg = DFFE(AB1_ram_block1a11_PORT_A_data_in, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a11_PORT_A_address_reg = DFFE(AB1_ram_block1a11_PORT_A_address, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a11_PORT_B_address_reg = DFFE(AB1_ram_block1a11_PORT_B_address, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a11_PORT_A_write_enable, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_B_read_enable = VCC;
AB1_ram_block1a11_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a11_PORT_B_read_enable, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a11_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a11_PORT_B_data_out = MEMORY(AB1_ram_block1a11_PORT_A_data_in_reg, , AB1_ram_block1a11_PORT_A_address_reg, AB1_ram_block1a11_PORT_B_address_reg, AB1_ram_block1a11_PORT_A_write_enable_reg, AB1_ram_block1a11_PORT_B_read_enable_reg, , , AB1_ram_block1a11_clock_0, , AB1_ram_block1a11_clock_enable_0, , , );
AB1_ram_block1a11 = AB1_ram_block1a11_PORT_B_data_out[0];


--AB1_ram_block1a3 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a3 at M4K_X19_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a3_PORT_A_data_in = Y1_acc_3;
AB1_ram_block1a3_PORT_A_data_in_reg = DFFE(AB1_ram_block1a3_PORT_A_data_in, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a3_PORT_A_address_reg = DFFE(AB1_ram_block1a3_PORT_A_address, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a3_PORT_B_address_reg = DFFE(AB1_ram_block1a3_PORT_B_address, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a3_PORT_A_write_enable, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_B_read_enable = VCC;
AB1_ram_block1a3_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a3_PORT_B_read_enable, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a3_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a3_PORT_B_data_out = MEMORY(AB1_ram_block1a3_PORT_A_data_in_reg, , AB1_ram_block1a3_PORT_A_address_reg, AB1_ram_block1a3_PORT_B_address_reg, AB1_ram_block1a3_PORT_A_write_enable_reg, AB1_ram_block1a3_PORT_B_read_enable_reg, , , AB1_ram_block1a3_clock_0, , AB1_ram_block1a3_clock_enable_0, , , );
AB1_ram_block1a3 = AB1_ram_block1a3_PORT_B_data_out[0];


--CB1L4 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result198w~10 at LC_X21_Y23_N2
--operation mode is normal

CB1L4 = AB1L3Q & AB1_ram_block1a11 # !AB1L3Q & AB1_ram_block1a3;


--Y1_sp_11_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[3] at LC_X39_Y13_N8
--operation mode is normal

Y1_sp_11_a[3] = Y1_un43_s_adr_combout[3] & !Y1_sp_4_Z[3] & Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[3] & (!Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[3]);


--Y1_s_reg_data_u_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[3] at LC_X37_Y13_N7
--operation mode is normal

Y1_s_reg_data_u_a[3] = !Y1L7742Q & !Y1L3742Q & !Y1L1842Q & Y1L8842Q;


--Y1_s_reg_data_31[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[3] at LC_X42_Y17_N4
--operation mode is normal

Y1_s_reg_data_31[3] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[3] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[3];


--Y1_ramout_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[3] at LC_X25_Y9_N8
--operation mode is normal

Y1_ramout_6[3] = Y1_ramout_6_c[3] & (Y1L3072Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[3] & Y1L8952Q & Y1_psw_o[3];


--Y1_ramout_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[3] at LC_X25_Y8_N3
--operation mode is normal

Y1_ramout_3[3] = Y1_ramout_3_c[3] & (Y1L3562Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[3] & Y1L8452Q & Y1_psw_o[3];


--FB1_ram_block1a13 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a13 at M4K_X49_Y21
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a13_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a13_PORT_A_address_reg = DFFE(FB1_ram_block1a13_PORT_A_address, FB1_ram_block1a13_clock_0, , , FB1_ram_block1a13_clock_enable_0);
FB1_ram_block1a13_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a13_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a13_PORT_A_data_out = MEMORY(, , FB1_ram_block1a13_PORT_A_address_reg, , , , , , FB1_ram_block1a13_clock_0, , FB1_ram_block1a13_clock_enable_0, , , );
FB1_ram_block1a13 = FB1_ram_block1a13_PORT_A_data_out[0];


--FB1_ram_block1a5 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a5 at M4K_X49_Y28
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a5_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a5_PORT_A_address_reg = DFFE(FB1_ram_block1a5_PORT_A_address, FB1_ram_block1a5_clock_0, , , FB1_ram_block1a5_clock_enable_0);
FB1_ram_block1a5_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a5_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a5_PORT_A_data_out = MEMORY(, , FB1_ram_block1a5_PORT_A_address_reg, , , , , , FB1_ram_block1a5_clock_0, , FB1_ram_block1a5_clock_enable_0, , , );
FB1_ram_block1a5 = FB1_ram_block1a5_PORT_A_data_out[0];


--CB3L6 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result222w~10 at LC_X48_Y21_N2
--operation mode is normal

CB3L6 = FB1_ram_block1a5 & (FB1_ram_block1a13 # !FB1L3Q) # !FB1_ram_block1a5 & FB1L3Q & FB1_ram_block1a13;


--AB1_ram_block1a13 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a13 at M4K_X49_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a13_PORT_A_data_in = Y1_acc_5;
AB1_ram_block1a13_PORT_A_data_in_reg = DFFE(AB1_ram_block1a13_PORT_A_data_in, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a13_PORT_A_address_reg = DFFE(AB1_ram_block1a13_PORT_A_address, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a13_PORT_B_address_reg = DFFE(AB1_ram_block1a13_PORT_B_address, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a13_PORT_A_write_enable, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_B_read_enable = VCC;
AB1_ram_block1a13_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a13_PORT_B_read_enable, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a13_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a13_PORT_B_data_out = MEMORY(AB1_ram_block1a13_PORT_A_data_in_reg, , AB1_ram_block1a13_PORT_A_address_reg, AB1_ram_block1a13_PORT_B_address_reg, AB1_ram_block1a13_PORT_A_write_enable_reg, AB1_ram_block1a13_PORT_B_read_enable_reg, , , AB1_ram_block1a13_clock_0, , AB1_ram_block1a13_clock_enable_0, , , );
AB1_ram_block1a13 = AB1_ram_block1a13_PORT_B_data_out[0];


--AB1_ram_block1a5 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a5 at M4K_X19_Y19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a5_PORT_A_data_in = Y1_acc_5;
AB1_ram_block1a5_PORT_A_data_in_reg = DFFE(AB1_ram_block1a5_PORT_A_data_in, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a5_PORT_A_address_reg = DFFE(AB1_ram_block1a5_PORT_A_address, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a5_PORT_B_address_reg = DFFE(AB1_ram_block1a5_PORT_B_address, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a5_PORT_A_write_enable, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_B_read_enable = VCC;
AB1_ram_block1a5_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a5_PORT_B_read_enable, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a5_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a5_PORT_B_data_out = MEMORY(AB1_ram_block1a5_PORT_A_data_in_reg, , AB1_ram_block1a5_PORT_A_address_reg, AB1_ram_block1a5_PORT_B_address_reg, AB1_ram_block1a5_PORT_A_write_enable_reg, AB1_ram_block1a5_PORT_B_read_enable_reg, , , AB1_ram_block1a5_clock_0, , AB1_ram_block1a5_clock_enable_0, , , );
AB1_ram_block1a5 = AB1_ram_block1a5_PORT_B_data_out[0];


--CB1L6 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result222w~10 at LC_X29_Y19_N5
--operation mode is normal

CB1L6 = AB1L3Q & AB1_ram_block1a13 # !AB1L3Q & AB1_ram_block1a5;


--Y1_s_reg_data_30[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[5] at LC_X42_Y10_N2
--operation mode is normal

Y1_s_reg_data_30[5] = Y1_s_reg_data_sn_m29 & Y1_s_reg_data_28[5] # !Y1_s_reg_data_sn_m29 & Y1_s_reg_data_sn_m23_1 & !Y1_s_reg_data_30_a[5];


--Y1_s_reg_data_u_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[5] at LC_X43_Y11_N6
--operation mode is normal

Y1_s_reg_data_u_a[5] = Y1L8942Q & !Y1_s_reg_data_21[5] & Y1L8942Q # !Y1L8942Q & !Y1L8942Q & !Y1_s_reg_data_4[5];


--Y1_sp_11_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[5] at LC_X35_Y13_N4
--operation mode is normal

Y1_sp_11_a[5] = Y1_sp_4_Z[5] & !Y1_un43_s_adr_combout[5] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[5] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[5]);


--Y1_ramout_3_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[5] at LC_X25_Y9_N1
--operation mode is normal

Y1_ramout_3_c[5] = Y1_command_o_0 & (Y1L2362Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L7252Q;


--Y1_ramout_6_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[5] at LC_X30_Y5_N7
--operation mode is normal

Y1_ramout_6_c[5] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L2862Q) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L7752Q;


--Y1_ramout_6_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[6] at LC_X30_Y4_N6
--operation mode is normal

Y1_ramout_6_c[6] = Y1_command_o_0 & (Y1L4862Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L9752Q;


--Y1_ramout_3_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[6] at LC_X27_Y5_N4
--operation mode is normal

Y1_ramout_3_c[6] = Y1_command_o_0 & (Y1L4362Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L9252Q;


--Y1_sp_11_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[6] at LC_X35_Y13_N5
--operation mode is normal

Y1_sp_11_a[6] = Y1_un43_s_adr_combout[6] & !Y1_sp_4_Z[6] & Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[6] & (!Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[6]);


--Y1_s_adr_1_iv_0_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0_a[6] at LC_X33_Y11_N0
--operation mode is normal

Y1_s_adr_1_iv_0_0_a[6] = !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_0 & E1_prog_data_o_6 # !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_2);


--Y1_un43_s_adr_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[6] at LC_X42_Y12_N8
--operation mode is normal

Y1_un43_s_adr_combout[6] = Y1_sp[6] $ Y1L7674;


--Y1_command_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3 at LC_X32_Y23_N5
--operation mode is normal

Y1_command_o_3 = Y1L6763Q & E1_prog_data_o_3 # !Y1L6763Q & Y1_s_ir_3;


--X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_0_4_s_0 at LC_X32_Y22_N8
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 = !Y1L5532 & (!E1_prog_data_o_1 & !E1_prog_data_o_0 # !Y1L6763Q);


--X1_un8929_s_instr_category_0_a3_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un8929_s_instr_category_0_a3_1_a at LC_X31_Y24_N5
--operation mode is normal

X1_un8929_s_instr_category_0_a3_1_a = Y1L6763Q & !E1_prog_data_o_6 # !Y1L6763Q & !Y1_s_ir_4 & Y1_s_ir_6;


--X1_pc_inc_en_o_0_iv_0_a2_0_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_0[3] at LC_X28_Y21_N5
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a2_0_0[3] = !Y1L6832 & (Y1L6763Q & E1_prog_data_o_7 # !Y1L6763Q & Y1_s_ir_7);


--X1_un1_s_intblock_77_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_77_a at LC_X28_Y23_N7
--operation mode is normal

X1_un1_s_intblock_77_a = !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !X1_un1_un9339_s_instr_category_2_0_a12_0_1 # !Y1L6663Q # !X1_un7558_s_instr_category_0_a2_0_a2_s;


--X1_un1_un6645_s_instr_category_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un6645_s_instr_category_2_0_a2 at LC_X26_Y22_N3
--operation mode is normal

X1_un1_un6645_s_instr_category_2_0_a2 = !Y1_command_o_0 & Y1L6663Q & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3];


--X1_un1_un6645_s_instr_category_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un6645_s_instr_category_1_0_a2 at LC_X26_Y22_N6
--operation mode is normal

X1_un1_un6645_s_instr_category_1_0_a2 = !Y1_command_o_0 & Y1L1763Q & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3];


--X1_un1_un3334_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un3334_s_instr_category_0 at LC_X27_Y24_N6
--operation mode is normal

X1_un1_un3334_s_instr_category_0 = !X1_un4987_s_instr_category_0_a2 & (!Y1_command_o_3 # !X1_N_2433_i_i # !X1_N_2442_i_i_o2);


--X1_un3334_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un3334_s_instr_category_0_a3 at LC_X27_Y24_N5
--operation mode is normal

X1_un3334_s_instr_category_0_a3 = X1_N_2399_i_i_o2 & X1_N_2438_i_i_o2 & X1_un1_un781_s_instr_category_1_0_a2_2_0;


--X1_un8929_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un8929_s_instr_category_0_a3 at LC_X27_Y24_N9
--operation mode is normal

X1_un8929_s_instr_category_0_a3 = !Y1L3632 & !Y1_command_o_0 & X1_un8929_s_instr_category_0_a3_1 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_un4394_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4394_s_instr_category_0_a3_0_a2 at LC_X28_Y23_N5
--operation mode is normal

X1_un4394_s_instr_category_0_a3_0_a2 = X1_N_2442_i_i_o2 & X1_N_2438_i_i_o2 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1_un4253_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un4253_s_instr_category at LC_X26_Y23_N4
--operation mode is normal

X1_un1_un4253_s_instr_category = !X1_un4253_s_instr_category_0_a3 & X1_un1_un4253_s_instr_category_0 & (X1_un1_un4253_s_instr_category_a # !X1_N_2435_i_i_o2);


--X1_data_mux_o_2_iv_1_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_1_a[2] at LC_X27_Y22_N0
--operation mode is normal

X1_data_mux_o_2_iv_1_a[2] = !X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_a2_2_1[3] # Y1L1763Q & I_203_0);


--X1_un1_un781_s_instr_category_1_0_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a2_2_0 at LC_X33_Y24_N4
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a2_2_0 = Y1L6763Q & !Y1L3832 & E1_prog_data_o_5 & E1_prog_data_o_6 # !Y1L6763Q & Y1L3832;


--X1_N_832_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_832_i_i_0 at LC_X28_Y24_N7
--operation mode is normal

X1_N_832_i_i_0 = X1_N_2453_i_i_o2 & X1_N_2399_i_i_o2 & (Y1L7532 # !Y1_command_o_0);


--X1_data_mux_o_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_a[1] at LC_X28_Y24_N5
--operation mode is normal

X1_data_mux_o_1_a[1] = !X1_un1_state_i_39_0_0_o2_0_o2 & Y1L2932 & !Y1L6732 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1_state_i_34_0_a2_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_a2_0_0_0 at LC_X27_Y25_N1
--operation mode is normal

X1_un1_state_i_34_0_a2_0_0_0 = X1_un1_un781_s_instr_category_1_0_a6_0_4 & Y1_un9_s_command_1 & Y1L6832 & !Y1L6932;


--X1_un1_state_i_34_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_0 at LC_X26_Y25_N3
--operation mode is normal

X1_un1_state_i_34_0_0 = !X1_un1_state_i_34_0_a2_1_0 & (!X1_un1_state_i_34_0_0_a # !X1_N_2435_i_i_o2) # !X1_un4_s_intblock_0_0;


--X1_un1_state_i_34_0_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_a2_2_0 at LC_X27_Y22_N3
--operation mode is normal

X1_un1_state_i_34_0_a2_2_0 = X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & !Y1L2932 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2 at LC_X33_Y20_N7
--operation mode is normal

X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 = !Y1L4832 & (!E1_prog_data_o_7 & !E1_prog_data_o_5 # !Y1L6763Q);


--X1_data_mux_o_1_iv_0_o2_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_o2_a[3] at LC_X34_Y25_N5
--operation mode is normal

X1_data_mux_o_1_iv_0_o2_a[3] = Y1L8632 & Y1L6663Q & X1_un1_un15_s_instr_category_2_0_a4_3_0 & !Y1L2932;


--X1_data_mux_o_1_iv_0_a2_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_10[3] at LC_X29_Y23_N4
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_10[3] = !Y1L3632 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_intblock_o is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o at LC_X30_Y16_N9
--operation mode is normal

Y1_intblock_o_lut_out = Y1_intblock_o_0_a # Y1_un1_gprbit_1527_2_0_a2_0_0 & Y1L6093 & Y1_un1_gprbit_1528_4_2;
Y1_intblock_o = DFFEA(Y1_intblock_o_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un12444_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12444_s_instr_category_0_a3_0_a2 at LC_X27_Y19_N9
--operation mode is normal

X1_un12444_s_instr_category_0_a3_0_a2 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_un12444_s_instr_category_0_a3_0_a2_1;


--X1_un1_s_intblock_88_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_88_0 at LC_X25_Y21_N9
--operation mode is normal

X1_un1_s_intblock_88_0 = !X1_un1_s_intblock_88_0_a & (!X1_un1_state_i_195_0 & !X1_un1_state_i_184_0 # !X1_un4_s_intblock_0_0);


--X1_help_en_o_1_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2 at LC_X35_Y23_N9
--operation mode is normal

X1_help_en_o_1_iv_2 = !X1_un1_s_intblock_12 & !X1_un1_s_intblock_107 & (X1_un1_state_i_4_0 # !X1_un4_s_intblock_0);


--X1_un1_s_intblock_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_12 at LC_X26_Y23_N1
--operation mode is normal

X1_un1_s_intblock_12 = !X1_un4_s_intblock_0 & Y1L6763Q & X1_un12926_s_instr_category_0_a3_0_a2;


--X1_help_en_o_1_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_1 at LC_X28_Y18_N3
--operation mode is normal

X1_help_en_o_1_iv_1 = X1_help_en_o_1_iv_2_Z[2] & (!X1_un1_state_i_224_0_a3 & !X1_un1_state_i_2_0_a2 # !X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_0 at LC_X26_Y18_N6
--operation mode is normal

X1_help_en_o_1_iv_0_0 = X1_help_en_o_1_iv_0_7[0] & (!X1_un1_state_i_4_0_a2 & !X1_un1_state_i_220_0_a3 # !X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0 at LC_X30_Y23_N6
--operation mode is normal

X1_help_en_o_1_iv_0 = X1_help_en_o_1_iv_2_Z[1] & X1_help_en_o_1_iv_a[1] & (!X1_un1_state_i_50_0_0_a2 # !Y1L1763Q);


--Y1_s_help32_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help32_2 at LC_X36_Y23_N9
--operation mode is normal

Y1_s_help32_2 = X1_help_en_o_1_iv_2 & X1_help_en_o_1_iv_1;


--Y1_s_help_11_sn_m4_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_sn_m4_0_a3 at LC_X36_Y23_N3
--operation mode is normal

Y1_s_help_11_sn_m4_0_a3 = X1_help_en_o_1_iv_2 & X1_help_en_o_1_iv_0 & (X1_help_en_o_1_iv_0_0 # X1_help_en_o_1_iv_1);


--X1_pc_inc_en_o_1_iv_i_i_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a[2] at LC_X35_Y25_N7
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a[2] = Y1L1763Q & !X1_un1_state_i_34_0_a2_2_0 & (X1_un1_s_intblock_86_0_o2_0_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !Y1L1763Q & (X1_un1_s_intblock_86_0_o2_0_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--Y1_pc_comb_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[0] at LC_X37_Y22_N2
--operation mode is normal

Y1_pc_comb_3[0] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_pc_comb_3_a[0] $ X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_s_reg_data_u_0 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_3_a[0]);


--X1_pc_inc_en_o_1_iv_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0 at LC_X36_Y19_N3
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_0 = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (Y1_bit_data_o_u # X1_un4_s_intblock_0 # X1_pc_inc_en_o_1_iv_i_i_o2[1]);


--Y1_pc_comb_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[0] at LC_X37_Y22_N3
--operation mode is normal

Y1_pc_comb_6_a[0] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & !Y1_un5_pc_comb_add0 # !X1_pc_inc_en_o_2_iv_0 & !Y1L3331) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1L3331;


--X1_pc_inc_en_o_0_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_0 at LC_X35_Y23_N6
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_0 = Y1L6663Q & !X1_un1_state_i_46_i & (!X1_pc_inc_en_o_0_iv_0_a[3] # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !Y1L6663Q & (!X1_pc_inc_en_o_0_iv_0_a[3] # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--Y1_pc_comb_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[0] at LC_X37_Y22_N1
--operation mode is normal

Y1_pc_comb_9[0] = E1_prog_data_o_0 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[0]) # !E1_prog_data_o_0 & !Y1_pc_comb_9_a[0] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_N_2971_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2971_i at LC_X31_Y13_N6
--operation mode is normal

Y1_N_2971_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_gprbit_1528_23_0 & Y1_un1_gprbit_1528_90_a # !Y1_un1_regs_wr_en_i_5_0_1;


--EB1_ram_block1a8 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a8 at M4K_X49_Y6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a8_PORT_A_data_in = Y1_acc_0;
EB1_ram_block1a8_PORT_A_data_in_reg = DFFE(EB1_ram_block1a8_PORT_A_data_in, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a8_PORT_A_address_reg = DFFE(EB1_ram_block1a8_PORT_A_address, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a8_PORT_A_write_enable, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a8_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a8_PORT_A_data_out = MEMORY(EB1_ram_block1a8_PORT_A_data_in_reg, , EB1_ram_block1a8_PORT_A_address_reg, , EB1_ram_block1a8_PORT_A_write_enable_reg, , , , EB1_ram_block1a8_clock_0, , EB1_ram_block1a8_clock_enable_0, , , );
EB1_ram_block1a8 = EB1_ram_block1a8_PORT_A_data_out[0];


--EB1_ram_block1a0 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a0 at M4K_X49_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a0_PORT_A_data_in = Y1_acc_0;
EB1_ram_block1a0_PORT_A_data_in_reg = DFFE(EB1_ram_block1a0_PORT_A_data_in, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a0_PORT_A_address_reg = DFFE(EB1_ram_block1a0_PORT_A_address, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a0_PORT_A_write_enable, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a0_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a0_PORT_A_data_out = MEMORY(EB1_ram_block1a0_PORT_A_data_in_reg, , EB1_ram_block1a0_PORT_A_address_reg, , EB1_ram_block1a0_PORT_A_write_enable_reg, , , , EB1_ram_block1a0_clock_0, , EB1_ram_block1a0_clock_enable_0, , , );
EB1_ram_block1a0 = EB1_ram_block1a0_PORT_A_data_out[0];


--CB2L1 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result160w~10 at LC_X47_Y8_N2
--operation mode is normal

CB2L1 = EB1_ram_block1a8 & (EB1_address_reg_a[0] # EB1_ram_block1a0) # !EB1_ram_block1a8 & !EB1_address_reg_a[0] & EB1_ram_block1a0;


--Y1_un1_help16_en_i_1_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_help16_en_i_1_i at LC_X40_Y22_N1
--operation mode is normal

Y1_un1_help16_en_i_1_i = !X1_help16_en_o_1_iv_0_0_0 # !X1_help16_en_o_1_iv_0_0;


--Y1_s_help16[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[8] at LC_X41_Y21_N5
--operation mode is normal

Y1_s_help16[8]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[8] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[8]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[8];
Y1_s_help16[8] = DFFEA(Y1_s_help16[8]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_pc_comb_6[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[8] at LC_X36_Y20_N8
--operation mode is normal

Y1_pc_comb_6[8] = Y1_pc_comb_3[8] & (X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[8]) # !Y1_pc_comb_3[8] & !Y1_pc_comb_6_a[8] & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[8] at LC_X37_Y20_N1
--operation mode is normal

Y1_pc_comb_11_a[8] = X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[8] # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[8];


--X1_alu_cmd_o_2_iv_0_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_0 at LC_X36_Y21_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_2_0 = !X1L252 & !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & (X1_alu_cmd_o_2_iv_0_o2_2_0[4] # X1_un4_s_intblock_0);


--X1_alu_cmd_o_2_iv_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0 at LC_X37_Y18_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_0 = X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 # !X1_alu_cmd_o_2_iv_i_i_5[2] # !X1_alu_cmd_o_2_iv_i_i_4[2];


--U1_cy_o_0_iv_0_a2_4_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_4_a[0] at LC_X42_Y18_N5
--operation mode is normal

U1_cy_o_0_iv_0_a2_4_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_2_iv_i_i_0;


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i at LC_X38_Y18_N9
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i = !X1_un4_s_intblock_0 & !X1_alu_cmd_o_3_iv_i_a2_c[3] & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3);


--U1_ov_o_iv_0_o2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_o2 at LC_X42_Y17_N2
--operation mode is normal

U1_ov_o_iv_0_o2 = !U1_cy_o_0_iv_0_a2_3[0] & (U1_ov_o_iv_0_o2_0 # !X1_alu_cmd_o_2_iv_0_5_m6_i # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--V1_un3_v_result_add1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1 at LC_X39_Y17_N2
--operation mode is arithmetic

V1_un3_v_result_add1 = U1_opb_o_iv_0_0 $ U1_opa_o_1_0_a2_3_0 $ !V1L41;

--V1L61 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1~COUT0 at LC_X39_Y17_N2
--operation mode is arithmetic

V1L61_cout_0 = U1_opb_o_iv_0_0 & !U1_opa_o_1_0_a2_3_0 & !V1L41 # !U1_opb_o_iv_0_0 & (!V1L41 # !U1_opa_o_1_0_a2_3_0);
V1L61 = CARRY(V1L61_cout_0);

--V1L71 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1~COUT1 at LC_X39_Y17_N2
--operation mode is arithmetic

V1L71_cout_1 = U1_opb_o_iv_0_0 & !U1_opa_o_1_0_a2_3_0 & !V1L51 # !U1_opb_o_iv_0_0 & (!V1L51 # !U1_opa_o_1_0_a2_3_0);
V1L71 = CARRY(V1L71_cout_1);


--U1_cy_o_0_iv_0_o2_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0 at LC_X35_Y18_N7
--operation mode is normal

U1_cy_o_0_iv_0_o2_0_0 = U1L26 & (X1_alu_cmd_o_2_iv_i_i_0 $ (!U1L16 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0)) # !U1L26 & U1L16 & (!X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--T1_result_o_sn_m13 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m13 at LC_X38_Y15_N0
--operation mode is normal

T1_result_o_sn_m13 = U1_alu_cmd_o_1_3_0__rom_2 $ (U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom # U1_alu_cmd_o_1_3_0__rom_0) # !U1_alu_cmd_o_1_3_0__rom_1_x & U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0);


--T1_result_o_7_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_0 at LC_X38_Y15_N7
--operation mode is normal

T1_result_o_7_0 = T1_result_o_sn_m9 & T1_result_o_5[0] # !T1_result_o_sn_m9 & T1_result_o_6[0];


--T1_result_o_sn_m5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5 at LC_X39_Y15_N1
--operation mode is normal

T1_result_o_sn_m5 = T1L621 & (!T1L421 # !T1L521 # !T1_I_8);


--X1_un1_s_intblock_85_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0_a2_0_2 at LC_X34_Y24_N4
--operation mode is normal

X1_un1_s_intblock_85_0_a2_0_2 = X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_s_intblock_85_0_a2_0_2_a & Y1_state_o_i_0 & Y1L2932;


--X1_un1_s_intblock_85_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0_a at LC_X34_Y24_N2
--operation mode is normal

X1_un1_s_intblock_85_0_a = !X1_un4_s_intblock_0 & (!X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_N_2399_i_i_o2);


--X1_un1_un9339_s_instr_category_2_0_o2_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_8 at LC_X30_Y26_N4
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_8 = X1_un1_un9339_s_instr_category_2_0_o2_6 & X1_un1_un9339_s_instr_category_2_0_o2_1 & X1_un1_un9339_s_instr_category_2_0_o2_0 & X1_un1_un9339_s_instr_category_2_0_o2_4;


--X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] at LC_X29_Y20_N5
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] = !Y1L6832 & X1L1101 & (E1_prog_data_o_7 # !Y1L6763Q);


--X1_un1_un15_s_instr_category_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_a at LC_X27_Y23_N1
--operation mode is normal

X1_un1_un15_s_instr_category_a = !X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 & (Y1L6932 # !Y1L6832 # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2);


--X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] at LC_X34_Y21_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] = Y1L6832 & !Y1L6732 & X1L59 & !Y1L6932;


--X1_un1_un190_s_instr_category_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un190_s_instr_category_1_a at LC_X28_Y23_N6
--operation mode is normal

X1_un1_un190_s_instr_category_1_a = X1_un1_un781_s_instr_category_1_0_a2_2_0 & !X1_N_2399_i_i_o2 & (!X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un7558_s_instr_category_0_a2_0_a2_s) # !X1_un1_un781_s_instr_category_1_0_a2_2_0 & (!X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un7558_s_instr_category_0_a2_0_a2_s);


--X1_N_2446_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2446_i_i_o2 at LC_X35_Y21_N0
--operation mode is normal

X1_N_2446_i_i_o2 = !Y1L6832 & X1L21 & Y1L6732 & !Y1L6932;


--X1_un1_state_i_39_0_0_o2_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_39_0_0_o2_0_o2 at LC_X32_Y21_N7
--operation mode is normal

X1_un1_state_i_39_0_0_o2_0_o2 = !Y1_command_o_3 & (!Y1L7532 # !Y1L3632);


--X1_un1_state_i_52_0_a2_1_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_1_0_0_0 at LC_X30_Y22_N2
--operation mode is normal

X1_un1_state_i_52_0_a2_1_0_0_0 = X1_N_2386_i_i_o2 & (Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0);


--X1_un1_state_i_52_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_1 at LC_X27_Y23_N0
--operation mode is normal

X1_un1_state_i_52_0_1 = !X1_un1_state_i_52_0_a2_0 & !X1_un1_state_i_52_0_a2_1 & !X1_un1_state_i_52_0_a2_2;


--X1_regs_wr_en_o_3_iv_7_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7_a[1] at LC_X29_Y22_N3
--operation mode is normal

X1_regs_wr_en_o_3_iv_7_a[1] = !X1_un1_state_i_106_1 & (Y1L2932 # !X1_un7186_s_instr_category_i_i_a3_1 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_un1_state_i_9_m_3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_9_m_3_0_a2 at LC_X27_Y18_N7
--operation mode is normal

X1_un1_state_i_9_m_3_0_a2 = X1_un4_s_intblock_0_0 & Y1L6663Q & X1_N_2413_i_i_o2 & X1_un1_state_i_9_m_3_0_a2_a;


--X1_regs_wr_en_o_3_iv_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_Z[1] at LC_X27_Y22_N6
--operation mode is normal

X1_regs_wr_en_o_3_iv_1_Z[1] = X1_regs_wr_en_o_3_iv_0_Z[1] & (X1_un4_s_intblock_0 # !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_0);


--X1_un1_state_i_115_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_115_0_a2_0 at LC_X28_Y19_N7
--operation mode is normal

X1_un1_state_i_115_0_a2_0 = X1_N_2380_i_i_o2 & Y1L2932 & X1_un1_un781_s_instr_category_1_0_a6_0_4 & Y1L6832;


--X1_un1_state_i_209_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_209_0_a2 at LC_X30_Y19_N2
--operation mode is normal

X1_un1_state_i_209_0_a2 = X1_un4_s_intblock_0_0 & !Y1L2932 & X1_un9547_s_instr_category_0_a2_0 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--X1_regs_wr_en_o_3_iv_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_6[1] at LC_X25_Y19_N8
--operation mode is normal

X1_regs_wr_en_o_3_iv_6[1] = X1_regs_wr_en_o_3_iv_6_a[1] & (X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1L1763Q);


--X1_un1_state_i_51_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_51_0 at LC_X27_Y18_N5
--operation mode is normal

X1_un1_state_i_51_0 = !X1_un1_state_i_51_0_a & !X1_un1_state_i_51_0_a2_0_1 # !X1_un4_s_intblock_0_0 # !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--X1_un1_un161_s_instr_category_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0 at LC_X30_Y20_N3
--operation mode is normal

X1_un1_un161_s_instr_category_1_0 = !X1_un1_state_i_34_0_a2_2_0 & X1_un1_un161_s_instr_category_1_0_1 & X1_un1_un161_s_instr_category_1_0_2;


--X1_un1_s_instr_category_7_i_a6_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_7_i_a6_0_1 at LC_X32_Y22_N1
--operation mode is normal

X1_un1_s_instr_category_7_i_a6_0_1 = !Y1L3532 & (!E1_prog_data_o_1 & !E1_prog_data_o_3 # !Y1L6763Q);


--X1_un1_state_i_5_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_5_0_a2 at LC_X26_Y16_N5
--operation mode is normal

X1_un1_state_i_5_0_a2 = Y1L259Q & Y1_tcon_0_5 & Y1L1763Q & X1_un1_state_i_5_0_a2_a;


--X1_un1_s_intblock_111_6_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_6_a at LC_X25_Y16_N3
--operation mode is normal

X1_un1_s_intblock_111_6_a = !X1_un1_state_i_4_0_a2 & (!X1_un1_state_i_11_i_0_o2 # !Y1L1763Q # !Y1_intpre_o_1_0_a4_3);


--X1_un1_state_i_220_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_220_0_a3 at LC_X27_Y16_N6
--operation mode is normal

X1_un1_state_i_220_0_a3 = Y1L849Q & X1_un1_state_i_226_i_0_o3_0 & Y1_tcon_0_1;


--X1_un1_state_i_224_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_224_0_a3 at LC_X26_Y17_N6
--operation mode is normal

X1_un1_state_i_224_0_a3 = Y1_tcon_0_3 & X1_un1_state_i_226_i_0_0 & X1_un1_state_i_226_i_0_o3_0 & Y1L959Q;


--X1_un1_s_intblock_111_5_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_0_a at LC_X27_Y17_N2
--operation mode is normal

X1_un1_s_intblock_111_5_0_a = !X1_un1_state_i_225_0_a3 & !X1_un1_state_i_222_0_a3 & !X1_un1_state_i_2_0_a2;


--X1_un1_s_intblock_111_5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_i at LC_X30_Y19_N9
--operation mode is normal

X1_un1_s_intblock_111_5_i = X1_un1_s_intblock_111_5_a & (!X1_un8929_s_instr_category_0_a3_1 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !X1_un4_s_intblock_0_0;


--U1_result_a_o_iv_0_0_a2_1[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[5] at LC_X43_Y16_N3
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[5] = U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_sum1 $ !R1_un33_v_cy);


--R1_un17_v_tmpda_sum2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum2 at LC_X43_Y18_N2
--operation mode is normal

R1_un17_v_tmpda_sum2 = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_6 $ (Y1_acc_5 & !R1_un17_v_tmpda_sum2_a));


--R1_un17_v_tmpda_sum1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum1 at LC_X43_Y16_N7
--operation mode is normal

R1_un17_v_tmpda_sum1 = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_5 $ (Y1_acc_4 & !R1_un17_v_tmpda_sum1_a));


--R1_un33_v_cy is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un33_v_cy at LC_X43_Y16_N5
--operation mode is normal

R1_un33_v_cy = !Y1_psw_o_7 & (!R1L4 & !R1L5 # !U1_cy_o_0_iv_0_a2_4_0);


--U1_opb_o_0_iv_0_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_5 at LC_X39_Y14_N8
--operation mode is normal

U1_opb_o_0_iv_0_0_5 = Y1_s_reg_data_u_6 & !U1_opb_o_0_iv_0_a2_3_0 & (U1_opb_o_0_iv_0_o2_0 # !E1_prog_data_o_6) # !Y1_s_reg_data_u_6 & (U1_opb_o_0_iv_0_o2_0 # !E1_prog_data_o_6);


--U1_opa_o_1_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_2 at LC_X39_Y14_N3
--operation mode is normal

U1_opa_o_1_0_2 = Y1_s_reg_data_u_6 & !U1_opa_o_1_0_a2_2[0] & (U1_opa_o_1_0_o2[0] # !Y1_acc_6) # !Y1_s_reg_data_u_6 & (U1_opa_o_1_0_o2[0] # !Y1_acc_6);


--U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a at LC_X38_Y13_N1
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a = U1_addsub_o_1_rom_x & !W1_un4_v_result_anc2 & W1_un4_v_result_bnc2_0 # !U1_addsub_o_1_rom_x & !W1_v_result_2_c2;


--U1_result_a_o_iv_0_0_4_m2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_4_m2_0_a2_0 at LC_X39_Y13_N0
--operation mode is normal

U1_result_a_o_iv_0_0_4_m2_0_a2_0 = !T1_result_o_sn_m13 & !U1_cy_o_0_iv_0_o2_0_0;


--d_m6_0_a3 is d_m6_0_a3 at LC_X40_Y13_N7
--operation mode is normal

d_m6_0_a3 = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m9 & d_m6_0_m4 # !T1_result_o_sn_m9 & d_m6_0_a3_a);


--U1_result_a_o_iv_0_0_0_Z[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_Z[4] at LC_X40_Y13_N5
--operation mode is normal

U1_result_a_o_iv_0_0_0_Z[4] = !U1_result_a_o_iv_0_0_a2_1[4] & (U1_ov_o_iv_0_o2 # U1_opb_o_0_iv_0_1 $ !U1_result_a_o_iv_0_0_0_a[4]);


--U1_result_a_o_iv_0_0_3_m5_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_a2_0 at LC_X39_Y15_N5
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_a2_0 = U1_cy_o_0_iv_0_a2_4_0 & U1_result_a_o_iv_0_0_3_m5_0_a2_0_a & (U1_ov_o_iv_0_o2 # !U1_result_a_o_iv_0_0tt_3_m3_0_m2) # !U1_cy_o_0_iv_0_a2_4_0 & (U1_ov_o_iv_0_o2 # !U1_result_a_o_iv_0_0tt_3_m3_0_m2);


--U1_result_a_o_iv_0_0_3_m5_0_m3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_m3 at LC_X43_Y15_N5
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_m3 = T1_result_o_sn_m5 & (T1_result_o_7_3 # !T1_result_o_sn_m13) # !T1_result_o_sn_m5 & T1_result_o_7_3 & T1_result_o_sn_m13;


--U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i_m4 at LC_X35_Y17_N2
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4 = T1_result_o_sn_m13 & T1_result_o_7_6 # !T1_result_o_sn_m13 & T1_result_o_sn_m5;


--U1_result_a_o_iv_0_0_1_m5_0_a2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2_a at LC_X36_Y14_N2
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2_a = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_7_1 # !T1_result_o_sn_m13);


--U1_result_a_o_iv_0_0_1_m5_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2_0 at LC_X36_Y14_N8
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2_0 = !U1_result_a_o_iv_0_0_1_m5_0_a2_0_a & (Y1_acc_1 $ R1_un5_v_cy # !U1_cy_o_0_iv_0_a2_4_0);


--U1_result_a_o_iv_0_0_a2_1[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[2] at LC_X38_Y14_N7
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[2] = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_2 $ (!Y1_acc_1 & !R1_un5_v_cy));


--U1_result_a_o_iv_0_0tt_2_m3_0_m2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0tt_2_m3_0_m2 at LC_X40_Y17_N0
--operation mode is normal

U1_result_a_o_iv_0_0tt_2_m3_0_m2 = V1_un3_v_result_add3 & (U1_addsub_o_1_rom_x # V1_v_result_2_add3) # !V1_un3_v_result_add3 & !U1_addsub_o_1_rom_x & V1_v_result_2_add3;


--U1_result_a_o_iv_0_0_2_m5_0_a2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_2_m5_0_a2_a at LC_X39_Y15_N2
--operation mode is normal

U1_result_a_o_iv_0_0_2_m5_0_a2_a = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_2 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--U1_result_a_o_iv_0_0_a2_1[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[7] at LC_X43_Y16_N1
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[7] = U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_sum3 $ (!R1_un33_v_cy & !R1_un28_v_tmpda_c1));


--U1_result_a_o_iv_0_0_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a[7] at LC_X38_Y15_N3
--operation mode is normal

U1_result_a_o_iv_0_0_a[7] = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_7 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--W1_v_lresult_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_0 at LC_X38_Y14_N6
--operation mode is normal

W1_v_lresult_1_0 = W1_v_lresult_2_sum1_0 $ (U1_addsub_o_1_rom_x & !W1_un4_v_result_c3 # !U1_addsub_o_1_rom_x & W1_v_result_2_c3);


--Y1L3522Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1~1 at LC_X36_Y24_N3
--operation mode is normal

Y1L3522Q_lut_out = Y1L7422 # Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[1] # !Y1_s_help_11_sn_m7_i & !Y1_s_help_11_a[1];
Y1L3522Q = DFFEA(Y1L3522Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1L2622Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_4~1 at LC_X36_Y24_N8
--operation mode is normal

Y1L2622Q_lut_out = Y1L6622 # Y1L0622 # Y1L1722 # Y1L5722;
Y1L2622Q = DFFEA(Y1L2622Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_tcon_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_3 at LC_X30_Y10_N5
--operation mode is normal

Y1_tcon_0_3_lut_out = Y1L3253 & (Y1_tcon_0_13_0[3] # Y1_un1_gprbit_1527_1) # !Y1L3253 & Y1_tcon_0_13_0[3] & !Y1_un1_gprbit_1527_1;
Y1_tcon_0_3 = DFFEA(Y1_tcon_0_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_intpre_o_1_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_0_0 at LC_X32_Y15_N6
--operation mode is normal

Y1_intpre_o_1_0_a2_0_0 = Y1L549Q & !Y1L779Q & (Y1L9101Q # !Y1L189Q);


--Y1_intpre_o_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2 at LC_X33_Y18_N6
--operation mode is normal

Y1_intpre_o_1_0_a2 = Y1_intpre_o_1_0_a2_0_2 & (Y1_intpre_o_1_0_a4_0 # Y1_intpre_o_1_0_a4_1 # !Y1_intpre_o_1_0_a2_a);


--Y1_state_o_0_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0_Z[3] at LC_X32_Y25_N5
--operation mode is normal

Y1_state_o_0_Z[3]_lut_out = X1_s_nextstate_iv_0_0 & (X1_un1_state_i_219 # !X1_state_i_m_0_0 # !X1_un1_state_i_227_0_0_8);
Y1_state_o_0_Z[3] = DFFEA(Y1_state_o_0_Z[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--FB1_ram_block1a14 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a14 at M4K_X49_Y27
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a14_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a14_PORT_A_address_reg = DFFE(FB1_ram_block1a14_PORT_A_address, FB1_ram_block1a14_clock_0, , , FB1_ram_block1a14_clock_enable_0);
FB1_ram_block1a14_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a14_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a14_PORT_A_data_out = MEMORY(, , FB1_ram_block1a14_PORT_A_address_reg, , , , , , FB1_ram_block1a14_clock_0, , FB1_ram_block1a14_clock_enable_0, , , );
FB1_ram_block1a14 = FB1_ram_block1a14_PORT_A_data_out[0];


--FB1_ram_block1a6 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a6 at M4K_X49_Y17
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a6_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a6_PORT_A_address_reg = DFFE(FB1_ram_block1a6_PORT_A_address, FB1_ram_block1a6_clock_0, , , FB1_ram_block1a6_clock_enable_0);
FB1_ram_block1a6_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a6_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a6_PORT_A_data_out = MEMORY(, , FB1_ram_block1a6_PORT_A_address_reg, , , , , , FB1_ram_block1a6_clock_0, , FB1_ram_block1a6_clock_enable_0, , , );
FB1_ram_block1a6 = FB1_ram_block1a6_PORT_A_data_out[0];


--CB3L7 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result234w~10 at LC_X48_Y21_N1
--operation mode is normal

CB3L7 = FB1L3Q & FB1_ram_block1a14 # !FB1L3Q & FB1_ram_block1a6;


--AB1_ram_block1a14 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a14 at M4K_X19_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a14_PORT_A_data_in = Y1_acc_6;
AB1_ram_block1a14_PORT_A_data_in_reg = DFFE(AB1_ram_block1a14_PORT_A_data_in, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a14_PORT_A_address_reg = DFFE(AB1_ram_block1a14_PORT_A_address, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a14_PORT_B_address_reg = DFFE(AB1_ram_block1a14_PORT_B_address, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a14_PORT_A_write_enable, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_B_read_enable = VCC;
AB1_ram_block1a14_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a14_PORT_B_read_enable, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a14_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a14_PORT_B_data_out = MEMORY(AB1_ram_block1a14_PORT_A_data_in_reg, , AB1_ram_block1a14_PORT_A_address_reg, AB1_ram_block1a14_PORT_B_address_reg, AB1_ram_block1a14_PORT_A_write_enable_reg, AB1_ram_block1a14_PORT_B_read_enable_reg, , , AB1_ram_block1a14_clock_0, , AB1_ram_block1a14_clock_enable_0, , , );
AB1_ram_block1a14 = AB1_ram_block1a14_PORT_B_data_out[0];


--AB1_ram_block1a6 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a6 at M4K_X19_Y18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a6_PORT_A_data_in = Y1_acc_6;
AB1_ram_block1a6_PORT_A_data_in_reg = DFFE(AB1_ram_block1a6_PORT_A_data_in, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a6_PORT_A_address_reg = DFFE(AB1_ram_block1a6_PORT_A_address, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a6_PORT_B_address_reg = DFFE(AB1_ram_block1a6_PORT_B_address, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a6_PORT_A_write_enable, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_B_read_enable = VCC;
AB1_ram_block1a6_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a6_PORT_B_read_enable, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a6_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a6_PORT_B_data_out = MEMORY(AB1_ram_block1a6_PORT_A_data_in_reg, , AB1_ram_block1a6_PORT_A_address_reg, AB1_ram_block1a6_PORT_B_address_reg, AB1_ram_block1a6_PORT_A_write_enable_reg, AB1_ram_block1a6_PORT_B_read_enable_reg, , , AB1_ram_block1a6_clock_0, , AB1_ram_block1a6_clock_enable_0, , , );
AB1_ram_block1a6 = AB1_ram_block1a6_PORT_B_data_out[0];


--CB1L7 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result234w~10 at LC_X21_Y18_N2
--operation mode is normal

CB1L7 = AB1L3Q & AB1_ram_block1a14 # !AB1L3Q & AB1_ram_block1a6;


--X1_state_i_m_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_0_0 at LC_X34_Y24_N1
--operation mode is normal

X1_state_i_m_0_0 = X1_un1_s_intblock_85_0 & Y1L6763Q;


--X1_s_nextstate_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_nextstate_iv_0_0 at LC_X33_Y25_N6
--operation mode is normal

X1_s_nextstate_iv_0_0 = !X1_s_nextstate_iv_0_a[3] & (!Y1L6763Q & !Y1L1763Q # !X1_un1_state_i_219);


--FB1_ram_block1a15 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a15 at M4K_X49_Y20
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a15_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a15_PORT_A_address_reg = DFFE(FB1_ram_block1a15_PORT_A_address, FB1_ram_block1a15_clock_0, , , FB1_ram_block1a15_clock_enable_0);
FB1_ram_block1a15_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a15_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a15_PORT_A_data_out = MEMORY(, , FB1_ram_block1a15_PORT_A_address_reg, , , , , , FB1_ram_block1a15_clock_0, , FB1_ram_block1a15_clock_enable_0, , , );
FB1_ram_block1a15 = FB1_ram_block1a15_PORT_A_data_out[0];


--FB1_ram_block1a7 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a7 at M4K_X49_Y25
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a7_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a7_PORT_A_address_reg = DFFE(FB1_ram_block1a7_PORT_A_address, FB1_ram_block1a7_clock_0, , , FB1_ram_block1a7_clock_enable_0);
FB1_ram_block1a7_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a7_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a7_PORT_A_data_out = MEMORY(, , FB1_ram_block1a7_PORT_A_address_reg, , , , , , FB1_ram_block1a7_clock_0, , FB1_ram_block1a7_clock_enable_0, , , );
FB1_ram_block1a7 = FB1_ram_block1a7_PORT_A_data_out[0];


--CB3L8 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result246w~10 at LC_X48_Y20_N2
--operation mode is normal

CB3L8 = FB1L3Q & FB1_ram_block1a15 # !FB1L3Q & FB1_ram_block1a7;


--AB1_ram_block1a15 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a15 at M4K_X49_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a15_PORT_A_data_in = Y1_acc_7;
AB1_ram_block1a15_PORT_A_data_in_reg = DFFE(AB1_ram_block1a15_PORT_A_data_in, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a15_PORT_A_address_reg = DFFE(AB1_ram_block1a15_PORT_A_address, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a15_PORT_B_address_reg = DFFE(AB1_ram_block1a15_PORT_B_address, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a15_PORT_A_write_enable, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_B_read_enable = VCC;
AB1_ram_block1a15_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a15_PORT_B_read_enable, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a15_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a15_PORT_B_data_out = MEMORY(AB1_ram_block1a15_PORT_A_data_in_reg, , AB1_ram_block1a15_PORT_A_address_reg, AB1_ram_block1a15_PORT_B_address_reg, AB1_ram_block1a15_PORT_A_write_enable_reg, AB1_ram_block1a15_PORT_B_read_enable_reg, , , AB1_ram_block1a15_clock_0, , AB1_ram_block1a15_clock_enable_0, , , );
AB1_ram_block1a15 = AB1_ram_block1a15_PORT_B_data_out[0];


--AB1_ram_block1a7 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a7 at M4K_X49_Y11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a7_PORT_A_data_in = Y1_acc_7;
AB1_ram_block1a7_PORT_A_data_in_reg = DFFE(AB1_ram_block1a7_PORT_A_data_in, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a7_PORT_A_address_reg = DFFE(AB1_ram_block1a7_PORT_A_address, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a7_PORT_B_address_reg = DFFE(AB1_ram_block1a7_PORT_B_address, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a7_PORT_A_write_enable, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_B_read_enable = VCC;
AB1_ram_block1a7_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a7_PORT_B_read_enable, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a7_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a7_PORT_B_data_out = MEMORY(AB1_ram_block1a7_PORT_A_data_in_reg, , AB1_ram_block1a7_PORT_A_address_reg, AB1_ram_block1a7_PORT_B_address_reg, AB1_ram_block1a7_PORT_A_write_enable_reg, AB1_ram_block1a7_PORT_B_read_enable_reg, , , AB1_ram_block1a7_clock_0, , AB1_ram_block1a7_clock_enable_0, , , );
AB1_ram_block1a7 = AB1_ram_block1a7_PORT_B_data_out[0];


--CB1L8 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result246w~10 at LC_X34_Y16_N8
--operation mode is normal

CB1L8 = AB1_ram_block1a7 & (AB1_ram_block1a15 # !AB1L3Q) # !AB1_ram_block1a7 & AB1_ram_block1a15 & AB1L3Q;


--E1_prog_data_o_2 is mc8051_datamux:i_mc8051_datamux|prog_data_o_2 at LC_X31_Y22_N1
--operation mode is normal

E1_prog_data_o_2_lut_out = CB3L3 & (CB1L3 # C1_rom_en_o_0_a2) # !CB3L3 & CB1L3 & !C1_rom_en_o_0_a2;
E1_prog_data_o_2 = DFFEA(E1_prog_data_o_2_lut_out, !GLOBAL(L1__clk0), VCC, , , , );


--X1_bdata_mux_o_1_iv_0_a2_1_0_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_1_0_0_a[3] at LC_X27_Y20_N2
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_1_0_0_a[3] = Y1L6763Q & !E1_prog_data_o_5 # !Y1L6763Q & !Y1_s_ir_5 # !Y1L6663Q;


--X1_N_2399_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2 at LC_X32_Y21_N6
--operation mode is normal

X1_N_2399_i_i_o2 = Y1L6763Q & !Y1L2732 & !E1_prog_data_o_4 & E1_prog_data_o_7 # !Y1L6763Q & Y1L2732;


--X1_bdata_mux_o_1_iv_0_a2_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_a[3] at LC_X27_Y20_N7
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_a[3] = Y1L1763Q & !Y1L2932 & Y1_command_o_0 # !Y1L1763Q & (!Y1_command_o_0 # !Y1L2932);


--X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2[1] at LC_X32_Y23_N2
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] = X1L722 & !E1_prog_data_o_2 & E1_prog_data_o_1 # !X1L722 & X1L622;


--X1_bdata_mux_o_1_iv_0_a2_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_a[3] at LC_X29_Y17_N3
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_a[3] = !Y1_command_o_0 & Y1L6832 & Y1L6732 & Y1L6663Q;


--X1_adrx_mux_o_0_a2_0_a3_1_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i[1] at LC_X34_Y22_N2
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_1_i[1] = Y1L7532 & (Y1L6763Q & X1L122 # !Y1L6763Q & X1L222);


--Y1L3842Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]~46 at LC_X30_Y9_N0
--operation mode is normal

Y1L3842Q_lut_out = !Y1_s_adr_1_iv[4];
Y1L3842Q = DFFEA(Y1L3842Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1842Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[3]~51 at LC_X30_Y7_N7
--operation mode is normal

Y1L1842Q_lut_out = !Y1_s_adr_1_iv_7[3];
Y1L1842Q = DFFEA(Y1L1842Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un52_s_preadr is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un52_s_preadr at LC_X42_Y11_N2
--operation mode is normal

Y1_un52_s_preadr = !Y1L3742Q & Y1L1842Q & Y1L5742Q & Y1_un52_s_preadr_a;


--Y1L2942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~38 at LC_X38_Y9_N9
--operation mode is normal

Y1L2942Q_lut_out = !Y1_s_adr_1_iv_0_0;
Y1L2942Q = DFFEA(Y1L2942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_bit_data_o_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_5 at LC_X25_Y15_N6
--operation mode is normal

Y1_bit_data_o_5 = Y1L3842Q & !Y1_bit_data_o_5_a # !Y1L3842Q & Y1_s_bit_data_8_7_0;


--Y1_bit_data_o_11_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_11_a at LC_X25_Y13_N5
--operation mode is normal

Y1_bit_data_o_11_a = Y1L3842Q & (Y1L1842Q & !Y1_s_bit_data_5_7_0 # !Y1L1842Q & !Y1_bit_data_o_1) # !Y1L3842Q & !Y1_bit_data_o_1;


--Y1_bit_data_o_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_10_a at LC_X41_Y11_N7
--operation mode is normal

Y1_bit_data_o_10_a = Y1L3842Q & !Y1L1842Q;


--Y1_bit_data_o_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_7 at LC_X42_Y12_N1
--operation mode is normal

Y1_bit_data_o_7 = Y1L2942Q & Y1_bit_data_o_4 # !Y1L2942Q & Y1_bit_data_o_2;


--Y1_bit_data_o_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_8 at LC_X41_Y11_N3
--operation mode is normal

Y1_bit_data_o_8 = Y1L8942Q & !Y1_bit_data_o_8_a # !Y1L8942Q & Y1_s_bit_data_16_7_0;


--U1_cy_o_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a2_0 at LC_X43_Y16_N2
--operation mode is normal

U1_cy_o_iv_0_a2_0 = T1_result_o_sn_m13 & T1_cy_o_2_0 & !U1_cy_o_iv_0_a2_a[1] # !T1_result_o_sn_m13 & U1_cy_o_iv_0_a2_a[1] & T1_un1_op_a_i;


--U1_cy_o_iv_0_a_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a_0 at LC_X43_Y16_N4
--operation mode is normal

U1_cy_o_iv_0_a_0 = Y1_psw_o_7 & (U1_opb_o_iv_0_a2_2_0 # U1_cy_o_0_iv_0_a2_4_0 & !R1_un33_v_cy) # !Y1_psw_o_7 & U1_cy_o_0_iv_0_a2_4_0 & !R1_un33_v_cy;


--X1_state_i_m_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_0 at LC_X30_Y17_N6
--operation mode is normal

X1_state_i_m_4_0 = X1_un4_s_intblock_0_0 & X1_state_i_m_4_a[2] & Y1L1763Q & X1_N_2380_i_i_o2;


--Y1_un1_psw_o_m_d_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c[7] at LC_X30_Y11_N3
--operation mode is normal

Y1_un1_psw_o_m_d_c[7] = Y1L4152 & Y1L4052 & Y1L2134 & Y1L3134;


--Y1_un1_psw_o_m_d_0_2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_2[7] at LC_X27_Y11_N3
--operation mode is normal

Y1_un1_psw_o_m_d_0_2[7] = Y1_un1_psw_o_m_d_0_0[7] & !Y1_un1_psw_o_m_d_c[7] & (Y1L0943 # !Y1_un1_gprbit_1527_27_0_a2);


--Y1_un1_psw_o_m_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_c[7] at LC_X27_Y11_N2
--operation mode is normal

Y1_un1_psw_o_m_c[7] = Y1_un1_regs_wr_en_i_6_i_o2_1_0 & !Y1_psw_o_7 & !Y1_un1_regs_wr_en_i_6_i_a2_0 & !Y1_un1_gprbit_1527_27_0_a2;


--Y1_un1_psw_o_m_d_d[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_d[7] at LC_X27_Y11_N7
--operation mode is normal

Y1_un1_psw_o_m_d_d[7] = !Y1_psw_o_7 & (Y1_un1_gprbit_1528_75_0_a2 # Y1_un1_gprbit_1528_55_0_a2 # !Y1_psw_31_1_s_0[7]);


--X1_bdata_mux_o_1_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a[0] at LC_X30_Y16_N5
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a[0] = !X1_bdata_mux_o_1_iv_0_a2_0[3] & X1_bdata_mux_o_1_iv_0_1[0] & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_data_mux_o_1_iv_0_a2_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_8[3] at LC_X34_Y21_N5
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_8[3] = Y1L1832 & !Y1L6763Q # !Y1L1832 & !E1_prog_data_o_5 & Y1L6763Q & E1_prog_data_o_6;


--X1_bdata_mux_o_1_iv_0_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_a[1] at LC_X30_Y17_N3
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_a[1] = !Y1L1763Q & !Y1_command_o_0 # !X1_N_2380_i_i_o2;


--X1_data_mux_o_1_iv_0_a2_2_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_2_1[3] at LC_X29_Y23_N5
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_2_1[3] = Y1L6763Q & E1_prog_data_o_4 & X1_data_mux_o_1_iv_0_a2_10[3];


--X1_un1_s_intblock_81_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_81_a at LC_X28_Y17_N3
--operation mode is normal

X1_un1_s_intblock_81_a = !Y1_un9_s_command & !X1_un1_s_intblock_38_0 & !I_203_0 # !Y1L1763Q;


--X1_regs_wr_en_o_3_iv_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7[2] at LC_X25_Y19_N4
--operation mode is normal

X1_regs_wr_en_o_3_iv_7[2] = X1_un4_s_intblock_0_0 & Y1_b41_i_o3 & (X1_un4_s_intblock_0 # X1_regs_wr_en_o_3_iv_7_a[2]) # !X1_un4_s_intblock_0_0 & (X1_un4_s_intblock_0 # X1_regs_wr_en_o_3_iv_7_a[2]);


--X1_un1_state_i_24_i_a2_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0 at LC_X26_Y24_N3
--operation mode is normal

X1_un1_state_i_24_i_a2_i_a2_0 = !X1_un1_state_i_24_i_a2_i_a2_0_a & X1_N_2380_i_i_o2 & X1_data_mux_o_1_iv_0_a2_8[3];


--X1_un1_un1178_s_instr_category_2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1178_s_instr_category_2_0_0 at LC_X26_Y25_N6
--operation mode is normal

X1_un1_un1178_s_instr_category_2_0_0 = X1_un1_state_i_39_0_0_o2_0_o2 # X1_un1_un1178_s_instr_category_2_0_0_a & (X1_N_2380_i_i_o2 # !X1_un1_un294_s_instr_category_1_0_a2_1_1);


--X1_un1_state_i_54_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_54_a at LC_X27_Y25_N5
--operation mode is normal

X1_un1_state_i_54_a = !Y1L3632 # !X1_un1_s_instr_category_7_i_a6_0_1 # !X1_wrx_mux_o_0_a2_0_a2 # !Y1_command_o_0;


--X1_regs_wr_en_o_3_iv_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_3[2] at LC_X28_Y21_N8
--operation mode is normal

X1_regs_wr_en_o_3_iv_3[2] = !X1_alu_cmd_o_2_iv_0_a4_0[5] & !X1_un1_s_intblock_10 & !X1_state_i_m_3[1];


--X1_regs_wr_en_o_3_iv_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_4[2] at LC_X25_Y21_N2
--operation mode is normal

X1_regs_wr_en_o_3_iv_4[2] = !X1_un1_state_i_9_m_3_0_a2 & X1_regs_wr_en_o_3_iv_2[2] & (!X1_un12926_s_instr_category_0_a3_0_a2 # !X1_un1_s_intblock_47_1);


--X1_N_2386_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2 at LC_X33_Y21_N8
--operation mode is normal

X1_N_2386_i_i_o2 = !Y1L6832 & (X1L11 # !E1_prog_data_o_7 & X1L01);


--X1_N_2435_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2 at LC_X33_Y23_N9
--operation mode is normal

X1_N_2435_i_i_o2 = Y1L6632 & (Y1L6763Q & E1_prog_data_o_2 & !Y1L6532 # !Y1L6763Q & Y1L6532);


--X1_data_mux_o_1_iv_0_a2_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_0[3] at LC_X28_Y23_N4
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_0[3] = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2399_i_i_o2 & X1_un4_s_intblock_0_0 & !X1_data_mux_o_1_iv_0_a2_0_a[3];


--X1_data_mux_o_1_iv_0_1_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_1_a[3] at LC_X27_Y22_N8
--operation mode is normal

X1_data_mux_o_1_iv_0_1_a[3] = !X1_data_mux_o_1_iv_0_a2_3_0[3] & (!X1_N_2435_i_i_o2 # !Y1L6932 # !X1_data_mux_o_1_iv_0_a2_8[3]);


--X1_un1_state_i_133_0_a2_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1 at LC_X32_Y17_N0
--operation mode is normal

X1_un1_state_i_133_0_a2_0_a2_1 = X1L189 & (!Y1_intpre_o_1_0_a2 & !Y1L859 # !X1_un6_s_intblock_0);


--X1_un7186_s_instr_category_i_i_a3_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1 at LC_X32_Y21_N0
--operation mode is normal

X1_un7186_s_instr_category_i_i_a3_1 = !X1L6681 & !Y1L6832 & (!E1_prog_data_o_7 # !Y1L6763Q);


--X1_un1_un2025_s_instr_category_0_a2_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_a2_1_0_a2 at LC_X36_Y24_N1
--operation mode is normal

X1_un1_un2025_s_instr_category_0_a2_1_0_a2 = !Y1_s_help_2 & Y1_state_o_0 & !Y1_s_help_3 & X1L911;


--X1_alu_cmd_o_2_iv_0_a4_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a[5] at LC_X30_Y21_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_0_a[5] = X1_un1_un2025_s_instr_category_0_a2_1_0_a2 & Y1L8632 & Y1_command_o_0 & !Y1L3632;


--Y1_un1_command_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4 at LC_X29_Y23_N0
--operation mode is normal

Y1_un1_command_o_4 = Y1L6732 & Y1_un1_command_o_4_a & Y1_un1_command_o_4_2 & Y1_un1_command_o_4_2_0;


--X1_un1_s_intblock_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_10 at LC_X28_Y18_N7
--operation mode is normal

X1_un1_s_intblock_10 = !X1_un4_s_intblock_0 & X1_N_2399_i_i_o2 & Y1L8632 & X1_un1_s_intblock_10_a;


--X1_un9547_s_instr_category_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un9547_s_instr_category_0_a2_0 at LC_X32_Y20_N5
--operation mode is normal

X1_un9547_s_instr_category_0_a2_0 = Y1L6832 & !Y1L6932 & !Y1L6732;


--X1_un611_s_instr_category_2_0_a2_0_0_a2_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un611_s_instr_category_2_0_a2_0_0_a2_i at LC_X30_Y20_N7
--operation mode is normal

X1_un611_s_instr_category_2_0_a2_0_0_a2_i = Y1L6763Q & !Y1L9732 & E1_prog_data_o_5 & E1_prog_data_o_4 # !Y1L6763Q & Y1L9732;


--X1_alu_cmd_o_2_iv_0_o2_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_0_a[4] at LC_X32_Y20_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_0_a[4] = Y1_command_o_0 & (X1_un9547_s_instr_category_0_a2_0 # X1_un611_s_instr_category_2_0_a2_0_0_a2_i & !Y1L6932);


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] at LC_X33_Y20_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] = X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] & (X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] # X1_N_2433_i_i & X1_alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1]);


--X1_alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 at LC_X33_Y20_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 = !X1_alu_cmd_o_2_iv_0_a2_12_1[4] & (!Y1L6663Q # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4];


--X1_alu_cmd_o_2_iv_0_o2_2_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_a[4] at LC_X33_Y19_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0_a[4] = !X1_alu_cmd_o_2_iv_0_a2_12_1[4] & (!X1_N_2438_i_i_o2 # !Y1L6663Q) # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_state_i_m_23_i_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_5[2] at LC_X28_Y25_N3
--operation mode is normal

X1_state_i_m_23_i_5[2] = X1_state_i_m_23_i_3[2] & X1_state_i_m_23_i_5_a[2] & (Y1_command_o_3 # !Y1_un1_command_o_4_2);


--X1_data_mux_o_2_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_a[0] at LC_X28_Y25_N7
--operation mode is normal

X1_data_mux_o_2_iv_0_a[0] = !X1_un1_un15_s_instr_category_1_0_a3 & (!X1_un1_un15_s_instr_category_1_0_a3_0_1 # !X1_un7558_s_instr_category_0_a2_0_a2_s) # !Y1L6663Q;


--X1_data_mux_o_2_iv_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_a[1] at LC_X30_Y23_N7
--operation mode is normal

X1_data_mux_o_2_iv_0_a[1] = !Y1_command_o_3 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & Y1L3632 & X1_un8929_s_instr_category_0_a3_1;


--X1_data_mux_o_2_iv_2_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_Z[1] at LC_X26_Y24_N2
--operation mode is normal

X1_data_mux_o_2_iv_2_Z[1] = X1_data_mux_o_2_iv_2_a[1] & (X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1L1763Q);


--Y1_pc_comb_11_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[1] at LC_X36_Y17_N8
--operation mode is normal

Y1_pc_comb_11_a[1] = X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[1] # !X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_5[1];


--Y1_pc_comb_10[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[1] at LC_X36_Y17_N4
--operation mode is normal

Y1_pc_comb_10[1] = Y1_pc[1] & (Y1_pc_comb_9[1] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[1] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[1];


--EB1_ram_block1a9 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a9 at M4K_X19_Y26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a9_PORT_A_data_in = Y1_acc_1;
EB1_ram_block1a9_PORT_A_data_in_reg = DFFE(EB1_ram_block1a9_PORT_A_data_in, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a9_PORT_A_address_reg = DFFE(EB1_ram_block1a9_PORT_A_address, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a9_PORT_A_write_enable, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a9_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a9_PORT_A_data_out = MEMORY(EB1_ram_block1a9_PORT_A_data_in_reg, , EB1_ram_block1a9_PORT_A_address_reg, , EB1_ram_block1a9_PORT_A_write_enable_reg, , , , EB1_ram_block1a9_clock_0, , EB1_ram_block1a9_clock_enable_0, , , );
EB1_ram_block1a9 = EB1_ram_block1a9_PORT_A_data_out[0];


--EB1_ram_block1a1 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a1 at M4K_X19_Y25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a1_PORT_A_data_in = Y1_acc_1;
EB1_ram_block1a1_PORT_A_data_in_reg = DFFE(EB1_ram_block1a1_PORT_A_data_in, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a1_PORT_A_address_reg = DFFE(EB1_ram_block1a1_PORT_A_address, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a1_PORT_A_write_enable, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a1_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a1_PORT_A_data_out = MEMORY(EB1_ram_block1a1_PORT_A_data_in_reg, , EB1_ram_block1a1_PORT_A_address_reg, , EB1_ram_block1a1_PORT_A_write_enable_reg, , , , EB1_ram_block1a1_clock_0, , EB1_ram_block1a1_clock_enable_0, , , );
EB1_ram_block1a1 = EB1_ram_block1a1_PORT_A_data_out[0];


--CB2L2 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result174w~10 at LC_X21_Y25_N2
--operation mode is normal

CB2L2 = EB1_ram_block1a1 & (EB1_ram_block1a9 # !EB1_address_reg_a[0]) # !EB1_ram_block1a1 & EB1_ram_block1a9 & EB1_address_reg_a[0];


--Y1L2522Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1~0 at LC_X37_Y24_N6
--operation mode is normal

Y1L2522Q_lut_out = Y1_s_help_11_a[1] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[1] # !Y1_s_help_11_a[1] & (Y1_s_help_11_3[1] # !Y1_s_help_11_sn_m7_i);
Y1L2522Q = DFFEA(Y1L2522Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_s_help32_i, , );


--Y1_s_help16[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[1] at LC_X38_Y22_N3
--operation mode is normal

Y1_s_help16[1]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[1] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[1]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[1];
Y1_s_help16[1] = DFFEA(Y1_s_help16[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[1] at LC_X37_Y25_N2
--operation mode is normal

Y1_s_data_5_0_c[1] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_1 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & !X1_data_mux_o_2_iv_0 & Y1_s_help16[9];


--Y1_pc_comb_6_a[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[9] at LC_X36_Y16_N3
--operation mode is normal

Y1_pc_comb_6_a[9] = X1_pc_inc_en_o_0_iv_0_0 & (!Y1_un5_pc_comb_add9 # !X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[9];


--Y1_pc_comb_3[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[9] at LC_X37_Y16_N2
--operation mode is normal

Y1_pc_comb_3[9] = Y1_pc_comb_3_c[9] & (Y1_pc[9] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[9] & Y1L2522Q & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[9] at LC_X37_Y16_N4
--operation mode is normal

Y1_pc_comb_9[9] = Y1_pc_comb_9_c[9] & (Y1_s_ir_6 # !X1_pc_inc_en_o_1_iv_i_i_0) # !Y1_pc_comb_9_c[9] & Y1_un33_pc_comb_add9 & X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_un1_regs_wr_en_i_5_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_1_a at LC_X26_Y17_N4
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_1_a = !Y1_un1_command_o_2 & !Y1_b42 & !Y1_un1_command_o_4;


--Y1_un1_regs_wr_en_i_5_0_a2_2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_a2_2_1 at LC_X31_Y13_N7
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_a2_2_1 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1L4152 & !Y1_s_adr_1_iv_0_0 & Y1L0152;


--Y1_un1_s_adr_17 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_17 at LC_X32_Y11_N8
--operation mode is normal

Y1_un1_s_adr_17 = !Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & Y1L0152;


--Y1_un1_gprbit_1528_38_3_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2 at LC_X29_Y12_N3
--operation mode is normal

Y1_un1_gprbit_1528_38_3_i_i_a2 = !Y1L4052 & Y1L1424 & (!Y1L2424 # !Y1_s_adr_2_iv_5[0]);


--Y1_pc[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2] at LC_X40_Y19_N8
--operation mode is normal

Y1_pc[2]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[2] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[2];
Y1_pc[2] = DFFEA(Y1_pc[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--EB1_ram_block1a10 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a10 at M4K_X19_Y27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a10_PORT_A_data_in = Y1_acc_2;
EB1_ram_block1a10_PORT_A_data_in_reg = DFFE(EB1_ram_block1a10_PORT_A_data_in, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a10_PORT_A_address_reg = DFFE(EB1_ram_block1a10_PORT_A_address, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a10_PORT_A_write_enable, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a10_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a10_PORT_A_data_out = MEMORY(EB1_ram_block1a10_PORT_A_data_in_reg, , EB1_ram_block1a10_PORT_A_address_reg, , EB1_ram_block1a10_PORT_A_write_enable_reg, , , , EB1_ram_block1a10_clock_0, , EB1_ram_block1a10_clock_enable_0, , , );
EB1_ram_block1a10 = EB1_ram_block1a10_PORT_A_data_out[0];


--EB1_ram_block1a2 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a2 at M4K_X19_Y28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a2_PORT_A_data_in = Y1_acc_2;
EB1_ram_block1a2_PORT_A_data_in_reg = DFFE(EB1_ram_block1a2_PORT_A_data_in, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a2_PORT_A_address_reg = DFFE(EB1_ram_block1a2_PORT_A_address, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a2_PORT_A_write_enable, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a2_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a2_PORT_A_data_out = MEMORY(EB1_ram_block1a2_PORT_A_data_in_reg, , EB1_ram_block1a2_PORT_A_address_reg, , EB1_ram_block1a2_PORT_A_write_enable_reg, , , , EB1_ram_block1a2_clock_0, , EB1_ram_block1a2_clock_enable_0, , , );
EB1_ram_block1a2 = EB1_ram_block1a2_PORT_A_data_out[0];


--CB2L3 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result186w~10 at LC_X21_Y27_N2
--operation mode is normal

CB2L3 = EB1_ram_block1a10 & (EB1_ram_block1a2 # EB1_address_reg_a[0]) # !EB1_ram_block1a10 & EB1_ram_block1a2 & !EB1_address_reg_a[0];


--Y1_s_help16[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[2] at LC_X41_Y22_N2
--operation mode is normal

Y1_s_help16[2]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[2] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[2]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[2];
Y1_s_help16[2] = DFFEA(Y1_s_help16[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[2] at LC_X38_Y24_N6
--operation mode is normal

Y1_s_data_5_0_c[2] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_2 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[10] & !X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6_a[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[10] at LC_X39_Y20_N1
--operation mode is normal

Y1_pc_comb_6_a[10] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add10) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[10];


--Y1_pc_comb_3[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[10] at LC_X38_Y19_N5
--operation mode is normal

Y1_pc_comb_3[10] = Y1_pc_comb_3_c[10] & (Y1_pc[10] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[10] & X1_pc_inc_en_o_2_iv_0 & Y1_s_help_2;


--Y1_pc_comb_9[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[10] at LC_X38_Y19_N7
--operation mode is normal

Y1_pc_comb_9[10] = Y1_pc_comb_9_c[10] & (Y1_s_ir_7 # !X1_pc_inc_en_o_1_iv_i_i_0) # !Y1_pc_comb_9_c[10] & Y1_un33_pc_comb_add10 & X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_N_3447_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3447_i_0_a2 at LC_X29_Y12_N8
--operation mode is normal

Y1_N_3447_i_0_a2 = Y1L4152 & !Y1L4052 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & !Y1L7053;


--Y1_pc[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3] at LC_X40_Y20_N3
--operation mode is normal

Y1_pc[3]_lut_out = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[3] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[3];
Y1_pc[3] = DFFEA(Y1_pc[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4154 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[1]~COUT0 at LC_X41_Y23_N0
--operation mode is arithmetic

Y1L4154_cout_0 = Y1_pc[1] & Y1_pc[2];
Y1L4154 = CARRY(Y1L4154_cout_0);

--Y1L5154 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[1]~COUT1 at LC_X41_Y23_N0
--operation mode is arithmetic

Y1L5154_cout_1 = Y1_pc[1] & Y1_pc[2];
Y1L5154 = CARRY(Y1L5154_cout_1);


--EB1_ram_block1a11 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a11 at M4K_X19_Y12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a11_PORT_A_data_in = Y1_acc_3;
EB1_ram_block1a11_PORT_A_data_in_reg = DFFE(EB1_ram_block1a11_PORT_A_data_in, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a11_PORT_A_address_reg = DFFE(EB1_ram_block1a11_PORT_A_address, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a11_PORT_A_write_enable, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a11_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a11_PORT_A_data_out = MEMORY(EB1_ram_block1a11_PORT_A_data_in_reg, , EB1_ram_block1a11_PORT_A_address_reg, , EB1_ram_block1a11_PORT_A_write_enable_reg, , , , EB1_ram_block1a11_clock_0, , EB1_ram_block1a11_clock_enable_0, , , );
EB1_ram_block1a11 = EB1_ram_block1a11_PORT_A_data_out[0];


--EB1_ram_block1a3 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a3 at M4K_X19_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a3_PORT_A_data_in = Y1_acc_3;
EB1_ram_block1a3_PORT_A_data_in_reg = DFFE(EB1_ram_block1a3_PORT_A_data_in, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a3_PORT_A_address_reg = DFFE(EB1_ram_block1a3_PORT_A_address, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a3_PORT_A_write_enable, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a3_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a3_PORT_A_data_out = MEMORY(EB1_ram_block1a3_PORT_A_data_in_reg, , EB1_ram_block1a3_PORT_A_address_reg, , EB1_ram_block1a3_PORT_A_write_enable_reg, , , , EB1_ram_block1a3_clock_0, , EB1_ram_block1a3_clock_enable_0, , , );
EB1_ram_block1a3 = EB1_ram_block1a3_PORT_A_data_out[0];


--CB2L4 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result198w~10 at LC_X21_Y12_N3
--operation mode is normal

CB2L4 = EB1_address_reg_a[0] & EB1_ram_block1a11 # !EB1_address_reg_a[0] & EB1_ram_block1a3;


--Y1_s_help16[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[3] at LC_X41_Y22_N0
--operation mode is normal

Y1_s_help16[3]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[3] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[3]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[3];
Y1_s_help16[3] = DFFEA(Y1_s_help16[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[3] at LC_X41_Y22_N5
--operation mode is normal

Y1_s_data_5_0_c[3] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_3 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[11] & !X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[11] at LC_X42_Y19_N9
--operation mode is normal

Y1_pc_comb_6_a[11] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add11) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[11];


--Y1_pc_comb_3[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[11] at LC_X41_Y19_N4
--operation mode is normal

Y1_pc_comb_3[11] = Y1_pc_comb_3_c[11] & (Y1_pc[11] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[11] & Y1_s_help_3 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[11] at LC_X41_Y19_N6
--operation mode is normal

Y1_pc_comb_9[11] = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (Y1L9631 & Y1L1731 # !Y1L9631 & Y1L0731) # !X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & Y1L1731;


--Y1_N_3445_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3445_i_0_a2 at LC_X32_Y15_N8
--operation mode is normal

Y1_N_3445_i_0_a2 = Y1L4152 & !Y1L4052 & Y1L7053 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_b42 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b42 at LC_X32_Y24_N9
--operation mode is normal

Y1_b42 = Y1L3632 & Y1L6932 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & Y1_b42_a;


--X1_data_mux_o_2_iv_2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_a[0] at LC_X26_Y24_N6
--operation mode is normal

X1_data_mux_o_2_iv_2_a[0] = Y1L6663Q & X1_un12926_s_instr_category_0_a3_0_a2 & !X1_un4_s_intblock_0 # !X1_data_mux_o_2_iv_0_Z[0];


--Y1_s_help_11_3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[4] at LC_X34_Y17_N7
--operation mode is normal

Y1_s_help_11_3_a[4] = E1_prog_data_o_4 & !Y1_psw_o[4] & X1_help_en_o_1_iv_0_0 # !E1_prog_data_o_4 & (!X1_help_en_o_1_iv_0_0 # !Y1_psw_o[4]);


--Y1_s_help_11_2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_2[4] at LC_X36_Y23_N1
--operation mode is normal

Y1_s_help_11_2[4] = Y1_s_help32_2 & !U1_result_a_o_iv_0_0_1_0 # !Y1_s_help32_2 & (X1_help_en_o_1_iv_0 $ !X1_help_en_o_1_iv_0_0);


--Y1_un4_pc_plus1_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[4] at LC_X43_Y21_N2
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[4] = Y1_pc[4] $ !Y1L4044;

--Y1L0144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[4]~COUT0 at LC_X43_Y21_N2
--operation mode is arithmetic

Y1L0144_cout_0 = Y1_pc[4] & Y1_pc[5] & !Y1L4044;
Y1L0144 = CARRY(Y1L0144_cout_0);

--Y1L1144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[4]~COUT1 at LC_X43_Y21_N2
--operation mode is arithmetic

Y1L1144_cout_1 = Y1_pc[4] & Y1_pc[5] & !Y1L5044;
Y1L1144 = CARRY(Y1L1144_cout_1);


--Y1_s_help16_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[4] at LC_X42_Y23_N8
--operation mode is normal

Y1_s_help16_6_a[4] = X1_help16_en_o_1_iv_0_0_0 & !Y1_un7_s_help16_combout[4] # !X1_help16_en_o_1_iv_0_0_0 & !Y1_un4_pc_plus2_combout[4];


--X1_state_i_m_4_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_1_0 at LC_X35_Y23_N4
--operation mode is normal

X1_state_i_m_4_1_0 = Y1L6763Q & X1_un4_s_intblock_0_0;


--Y1_N_3453_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3453_i_0_a2 at LC_X27_Y13_N4
--operation mode is normal

Y1_N_3453_i_0_a2 = Y1L4152 & !Y1L7053 & Y1L4052 & Y1L37;


--Y1_pc_comb_6[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[12] at LC_X37_Y23_N8
--operation mode is normal

Y1_pc_comb_6[12] = Y1_pc_comb_3[12] & (X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[12]) # !Y1_pc_comb_3[12] & !Y1_pc_comb_6_a[12] & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[12] at LC_X37_Y23_N7
--operation mode is normal

Y1_pc_comb_11_a[12] = Y1_pc[12] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[12] # !Y1_pc[12] & (!Y1_pc_comb_9[12] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_pc_comb_11_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[4] at LC_X41_Y20_N2
--operation mode is normal

Y1_pc_comb_11_a[4] = X1L9401 & (X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & !Y1_pc_comb_3[4] # !X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & !Y1_pc_comb_5[4]) # !X1L9401 & !Y1_pc_comb_5[4];


--Y1_pc_comb_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[4] at LC_X41_Y20_N5
--operation mode is normal

Y1_pc_comb_10[4] = Y1_pc[4] & (Y1_pc_comb_9[4] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[4] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[4];


--Y1_s_help16[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[12] at LC_X39_Y23_N6
--operation mode is normal

Y1_s_help16[12]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[12] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[12]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[12];
Y1_s_help16[12] = DFFEA(Y1_s_help16[12]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a12 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a12 at M4K_X19_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a12_PORT_A_data_in = Y1_acc_4;
EB1_ram_block1a12_PORT_A_data_in_reg = DFFE(EB1_ram_block1a12_PORT_A_data_in, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a12_PORT_A_address_reg = DFFE(EB1_ram_block1a12_PORT_A_address, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a12_PORT_A_write_enable, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a12_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a12_PORT_A_data_out = MEMORY(EB1_ram_block1a12_PORT_A_data_in_reg, , EB1_ram_block1a12_PORT_A_address_reg, , EB1_ram_block1a12_PORT_A_write_enable_reg, , , , EB1_ram_block1a12_clock_0, , EB1_ram_block1a12_clock_enable_0, , , );
EB1_ram_block1a12 = EB1_ram_block1a12_PORT_A_data_out[0];


--EB1_ram_block1a4 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a4 at M4K_X19_Y9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a4_PORT_A_data_in = Y1_acc_4;
EB1_ram_block1a4_PORT_A_data_in_reg = DFFE(EB1_ram_block1a4_PORT_A_data_in, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a4_PORT_A_address_reg = DFFE(EB1_ram_block1a4_PORT_A_address, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a4_PORT_A_write_enable, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a4_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a4_PORT_A_data_out = MEMORY(EB1_ram_block1a4_PORT_A_data_in_reg, , EB1_ram_block1a4_PORT_A_address_reg, , EB1_ram_block1a4_PORT_A_write_enable_reg, , , , EB1_ram_block1a4_clock_0, , EB1_ram_block1a4_clock_enable_0, , , );
EB1_ram_block1a4 = EB1_ram_block1a4_PORT_A_data_out[0];


--CB2L5 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result210w~10 at LC_X21_Y9_N2
--operation mode is normal

CB2L5 = EB1_address_reg_a[0] & EB1_ram_block1a12 # !EB1_address_reg_a[0] & EB1_ram_block1a4;


--Y1_s_help_11_3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[5] at LC_X38_Y23_N2
--operation mode is normal

Y1_s_help_11_3_a[5] = Y1_s_help32_2 & !U1_result_a_o_iv_0_0_5 # !Y1_s_help32_2 & X1_un4_s_intblock_0 & !X1_un1_state_i_4_0;


--Y1_un4_pc_plus1_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[5] at LC_X42_Y21_N2
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[5] = Y1_pc[5] $ (Y1_pc[4] & !Y1L7044);

--Y1L3144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[5]~COUT0 at LC_X42_Y21_N2
--operation mode is arithmetic

Y1L3144_cout_0 = Y1_pc[4] & Y1_pc[5] & !Y1L7044;
Y1L3144 = CARRY(Y1L3144_cout_0);

--Y1L4144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[5]~COUT1 at LC_X42_Y21_N2
--operation mode is arithmetic

Y1L4144_cout_1 = Y1_pc[4] & Y1_pc[5] & !Y1L8044;
Y1L4144 = CARRY(Y1L4144_cout_1);


--Y1_s_help16_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[5] at LC_X40_Y22_N0
--operation mode is normal

Y1_s_help16_6_a[5] = Y1_un7_s_help16_combout[5] & X1_help16_en_o_1_iv_0_0 & !Y1_un4_pc_plus2_combout[5] # !Y1_un7_s_help16_combout[5] & (!Y1_un4_pc_plus2_combout[5] # !X1_help16_en_o_1_iv_0_0);


--Y1_un1_gprbit_1528_70_3_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_70_3_0_a3_0_a2 at LC_X27_Y13_N2
--operation mode is normal

Y1_un1_gprbit_1528_70_3_0_a3_0_a2 = Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_pc_comb_6[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[13] at LC_X36_Y19_N4
--operation mode is normal

Y1_pc_comb_6[13] = Y1_pc_comb_6_a[13] & Y1_pc_comb_3[13] & X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[13] & (Y1_pc_comb_3[13] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[13] at LC_X36_Y19_N6
--operation mode is normal

Y1_pc_comb_11_a[13] = X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[13] # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[13];


--Y1_pc_comb_11_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[5] at LC_X37_Y17_N6
--operation mode is normal

Y1_pc_comb_11_a[5] = Y1_pc_comb_5[5] & !Y1_pc_comb_3[5] & X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_5[5] & (!X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_3[5]);


--Y1_pc_comb_10[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[5] at LC_X37_Y17_N8
--operation mode is normal

Y1_pc_comb_10[5] = Y1_pc[5] & (Y1_pc_comb_9[5] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[5] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[5];


--Y1_s_help16[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[13] at LC_X41_Y22_N1
--operation mode is normal

Y1_s_help16[13]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[13] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[13]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[13];
Y1_s_help16[13] = DFFEA(Y1_s_help16[13]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a13 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a13 at M4K_X49_Y29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a13_PORT_A_data_in = Y1_acc_5;
EB1_ram_block1a13_PORT_A_data_in_reg = DFFE(EB1_ram_block1a13_PORT_A_data_in, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a13_PORT_A_address_reg = DFFE(EB1_ram_block1a13_PORT_A_address, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a13_PORT_A_write_enable, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a13_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a13_PORT_A_data_out = MEMORY(EB1_ram_block1a13_PORT_A_data_in_reg, , EB1_ram_block1a13_PORT_A_address_reg, , EB1_ram_block1a13_PORT_A_write_enable_reg, , , , EB1_ram_block1a13_clock_0, , EB1_ram_block1a13_clock_enable_0, , , );
EB1_ram_block1a13 = EB1_ram_block1a13_PORT_A_data_out[0];


--EB1_ram_block1a5 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a5 at M4K_X49_Y30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a5_PORT_A_data_in = Y1_acc_5;
EB1_ram_block1a5_PORT_A_data_in_reg = DFFE(EB1_ram_block1a5_PORT_A_data_in, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a5_PORT_A_address_reg = DFFE(EB1_ram_block1a5_PORT_A_address, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a5_PORT_A_write_enable, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a5_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a5_PORT_A_data_out = MEMORY(EB1_ram_block1a5_PORT_A_data_in_reg, , EB1_ram_block1a5_PORT_A_address_reg, , EB1_ram_block1a5_PORT_A_write_enable_reg, , , , EB1_ram_block1a5_clock_0, , EB1_ram_block1a5_clock_enable_0, , , );
EB1_ram_block1a5 = EB1_ram_block1a5_PORT_A_data_out[0];


--CB2L6 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result222w~10 at LC_X47_Y29_N2
--operation mode is normal

CB2L6 = EB1_address_reg_a[0] & EB1_ram_block1a13 # !EB1_address_reg_a[0] & EB1_ram_block1a5;


--Y1_s_help_11_3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[6] at LC_X37_Y24_N2
--operation mode is normal

Y1_s_help_11_3_a[6] = E1_prog_data_o_6 & !X1_help_en_o_1_iv_0_0;


--Y1_un4_pc_plus1_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[6] at LC_X43_Y21_N3
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[6] = Y1_pc[6] $ Y1L0144;

--Y1L6144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[6]~COUT0 at LC_X43_Y21_N3
--operation mode is arithmetic

Y1L6144_cout_0 = !Y1L0144 # !Y1_pc[7] # !Y1_pc[6];
Y1L6144 = CARRY(Y1L6144_cout_0);

--Y1L7144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[6]~COUT1 at LC_X43_Y21_N3
--operation mode is arithmetic

Y1L7144_cout_1 = !Y1L1144 # !Y1_pc[7] # !Y1_pc[6];
Y1L7144 = CARRY(Y1L7144_cout_1);


--Y1_s_help16_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[6] at LC_X42_Y23_N9
--operation mode is normal

Y1_s_help16_6_a[6] = Y1_un4_pc_plus2_combout[6] & X1_help16_en_o_1_iv_0_0_0 & !Y1_un7_s_help16_combout[6] # !Y1_un4_pc_plus2_combout[6] & (!Y1_un7_s_help16_combout[6] # !X1_help16_en_o_1_iv_0_0_0);


--Y1_s_reg_data_30[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[6] at LC_X40_Y12_N3
--operation mode is normal

Y1_s_reg_data_30[6] = Y1_s_reg_data_sn_m29 & Y1_s_reg_data_28[6] # !Y1_s_reg_data_sn_m29 & Y1_s_reg_data_sn_m23_1 & !Y1_s_reg_data_30_a[6];


--Y1_s_reg_data_u_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[6] at LC_X40_Y9_N2
--operation mode is normal

Y1_s_reg_data_u_a[6] = Y1L8942Q & !Y1_s_reg_data_21[6] & Y1L8942Q # !Y1L8942Q & !Y1L8942Q & !Y1_s_reg_data_4[6];


--Y1_un1_gprbit_1528_58_3_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2 at LC_X30_Y12_N9
--operation mode is normal

Y1_un1_gprbit_1528_58_3_0_a3_0_a2 = Y1L6624 & Y1L4052 & !Y1L7053 & Y1L7624;


--Y1_pc_comb_10[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[14] at LC_X35_Y19_N0
--operation mode is normal

Y1_pc_comb_10[14] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_10_a[14] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_10_d[14]) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_10_d[14];


--Y1_pc_comb_6[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[14] at LC_X36_Y19_N0
--operation mode is normal

Y1_pc_comb_6[14] = Y1_pc_comb_6_a[14] & Y1_pc_comb_3[14] & X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[14] & (Y1_pc_comb_3[14] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[6] at LC_X41_Y17_N9
--operation mode is normal

Y1_pc_comb_11_a[6] = Y1_pc_comb_5[6] & !Y1_pc_comb_3[6] & X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_5[6] & (!X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_3[6]);


--Y1_pc_comb_10[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[6] at LC_X41_Y17_N1
--operation mode is normal

Y1_pc_comb_10[6] = Y1_pc[6] & (Y1_pc_comb_9[6] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[6] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[6];


--Y1_s_help16[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[14] at LC_X40_Y21_N8
--operation mode is normal

Y1_s_help16[14]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[14] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[14]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[14];
Y1_s_help16[14] = DFFEA(Y1_s_help16[14]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a14 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a14 at M4K_X19_Y29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a14_PORT_A_data_in = Y1_acc_6;
EB1_ram_block1a14_PORT_A_data_in_reg = DFFE(EB1_ram_block1a14_PORT_A_data_in, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a14_PORT_A_address_reg = DFFE(EB1_ram_block1a14_PORT_A_address, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a14_PORT_A_write_enable, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a14_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a14_PORT_A_data_out = MEMORY(EB1_ram_block1a14_PORT_A_data_in_reg, , EB1_ram_block1a14_PORT_A_address_reg, , EB1_ram_block1a14_PORT_A_write_enable_reg, , , , EB1_ram_block1a14_clock_0, , EB1_ram_block1a14_clock_enable_0, , , );
EB1_ram_block1a14 = EB1_ram_block1a14_PORT_A_data_out[0];


--EB1_ram_block1a6 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a6 at M4K_X19_Y30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a6_PORT_A_data_in = Y1_acc_6;
EB1_ram_block1a6_PORT_A_data_in_reg = DFFE(EB1_ram_block1a6_PORT_A_data_in, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a6_PORT_A_address_reg = DFFE(EB1_ram_block1a6_PORT_A_address, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a6_PORT_A_write_enable, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a6_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a6_PORT_A_data_out = MEMORY(EB1_ram_block1a6_PORT_A_data_in_reg, , EB1_ram_block1a6_PORT_A_address_reg, , EB1_ram_block1a6_PORT_A_write_enable_reg, , , , EB1_ram_block1a6_clock_0, , EB1_ram_block1a6_clock_enable_0, , , );
EB1_ram_block1a6 = EB1_ram_block1a6_PORT_A_data_out[0];


--Y1_s_help_11_3_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[7] at LC_X37_Y24_N9
--operation mode is normal

Y1_s_help_11_3_a[7] = E1_prog_data_o_7 & !X1_help_en_o_1_iv_0_0;


--Y1_un4_pc_plus1_combout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[7] at LC_X42_Y21_N3
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[7] = Y1_pc[7] $ (Y1_pc[6] & Y1L3144);

--Y1L9144 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[7]~COUT0 at LC_X42_Y21_N3
--operation mode is arithmetic

Y1L9144_cout_0 = !Y1L3144 # !Y1_pc[7] # !Y1_pc[6];
Y1L9144 = CARRY(Y1L9144_cout_0);

--Y1L0244 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[7]~COUT1 at LC_X42_Y21_N3
--operation mode is arithmetic

Y1L0244_cout_1 = !Y1L4144 # !Y1_pc[7] # !Y1_pc[6];
Y1L0244 = CARRY(Y1L0244_cout_1);


--Y1_s_help16_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[7] at LC_X39_Y23_N4
--operation mode is normal

Y1_s_help16_6_a[7] = Y1_un4_pc_plus2_combout[7] & X1_help16_en_o_1_iv_0_0_0 & !Y1_un7_s_help16_combout[7] # !Y1_un4_pc_plus2_combout[7] & (!Y1_un7_s_help16_combout[7] # !X1_help16_en_o_1_iv_0_0_0);


--Y1_s_reg_data_u_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[7] at LC_X41_Y16_N2
--operation mode is normal

Y1_s_reg_data_u_a[7] = !Y1L7742Q & Y1L8842Q & !Y1L3742Q & !Y1L1842Q;


--Y1_s_reg_data_31[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[7] at LC_X32_Y16_N8
--operation mode is normal

Y1_s_reg_data_31[7] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[7] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[7];


--Y1_pc_comb_10[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[15] at LC_X37_Y19_N4
--operation mode is normal

Y1_pc_comb_10[15] = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (X1L7401 & !Y1_pc_comb_10_a[15] # !X1L7401 & Y1_pc_comb_10_d[15]) # !X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & Y1_pc_comb_10_d[15];


--Y1_pc_comb_6[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[15] at LC_X37_Y19_N5
--operation mode is normal

Y1_pc_comb_6[15] = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (X1L6401 & Y1_pc_comb_3[15] # !X1L6401 & !Y1_pc_comb_6_a[15]) # !X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & !Y1_pc_comb_6_a[15];


--Y1_pc_comb_11_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[7] at LC_X35_Y16_N3
--operation mode is normal

Y1_pc_comb_11_a[7] = Y1_pc_comb_5[7] & !Y1_pc_comb_3[7] & X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_5[7] & (!X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_3[7]);


--Y1_pc_comb_10[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[7] at LC_X35_Y16_N1
--operation mode is normal

Y1_pc_comb_10[7] = Y1_pc[7] & (Y1_pc_comb_9[7] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[7] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[7];


--Y1_s_help16[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[15] at LC_X39_Y21_N8
--operation mode is normal

Y1_s_help16[15]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[15] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[15]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[15];
Y1_s_help16[15] = DFFEA(Y1_s_help16[15]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a15 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a15 at M4K_X19_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a15_PORT_A_data_in = Y1_acc_7;
EB1_ram_block1a15_PORT_A_data_in_reg = DFFE(EB1_ram_block1a15_PORT_A_data_in, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a15_PORT_A_address_reg = DFFE(EB1_ram_block1a15_PORT_A_address, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a15_PORT_A_write_enable, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a15_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a15_PORT_A_data_out = MEMORY(EB1_ram_block1a15_PORT_A_data_in_reg, , EB1_ram_block1a15_PORT_A_address_reg, , EB1_ram_block1a15_PORT_A_write_enable_reg, , , , EB1_ram_block1a15_clock_0, , EB1_ram_block1a15_clock_enable_0, , , );
EB1_ram_block1a15 = EB1_ram_block1a15_PORT_A_data_out[0];


--EB1_ram_block1a7 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a7 at M4K_X49_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a7_PORT_A_data_in = Y1_acc_7;
EB1_ram_block1a7_PORT_A_data_in_reg = DFFE(EB1_ram_block1a7_PORT_A_data_in, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a7_PORT_A_address_reg = DFFE(EB1_ram_block1a7_PORT_A_address, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a7_PORT_A_write_enable, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_clock_0 = GLOBAL(L1__clk0);
EB1_ram_block1a7_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a7_PORT_A_data_out = MEMORY(EB1_ram_block1a7_PORT_A_data_in_reg, , EB1_ram_block1a7_PORT_A_address_reg, , EB1_ram_block1a7_PORT_A_write_enable_reg, , , , EB1_ram_block1a7_clock_0, , EB1_ram_block1a7_clock_enable_0, , , );
EB1_ram_block1a7 = EB1_ram_block1a7_PORT_A_data_out[0];


--CB2L8 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result246w~10 at LC_X43_Y7_N2
--operation mode is normal

CB2L8 = EB1_ram_block1a15 & (EB1_address_reg_a[0] # EB1_ram_block1a7) # !EB1_ram_block1a15 & !EB1_address_reg_a[0] & EB1_ram_block1a7;


--M1_s_tran_sh_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_2 at LC_X44_Y11_N0
--operation mode is normal

M1_s_tran_sh_2_lut_out = Y1_scon_0_7 & !I_298_a # !Y1_scon_0_7 & !I_288;
M1_s_tran_sh_2 = DFFEA(M1_s_tran_sh_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_256_a is I_256_a at LC_X44_Y11_N4
--operation mode is normal

I_256_a = I_211 & (Y1_scon_0_6 & !M1_s_tran_sh_2 # !Y1_scon_0_6 & !Y1_sbuf_0_2) # !I_211 & !M1_s_tran_sh_2;


--M1_s_txpre_count[5] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[5] at LC_X47_Y15_N6
--operation mode is normal

M1_s_txpre_count[5]_carry_eqn = (!M1_s_txpre_count_cout[3] & M1L852) # (M1_s_txpre_count_cout[3] & M1L952);
M1_s_txpre_count[5]_lut_out = M1_s_txpre_count[5]_carry_eqn $ M1_s_txpre_count[5];
M1_s_txpre_count[5]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[5]_lut_out);
M1_s_txpre_count[5] = DFFEA(M1_s_txpre_count[5]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_v_txstep_45_iv_i_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_a2_1[0] at LC_X46_Y18_N8
--operation mode is normal

M1_s_trans_qfbk = M1_s_trans;
M1_v_txstep_45_iv_i_a2_1[0] = M1_s_tran_state_1 & !M1_s_trans_qfbk & M1_s_tran_state_3;

--M1_s_trans is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_trans at LC_X46_Y18_N8
--operation mode is normal

M1_s_trans_sload_eqn = Y1_all_trans_o_0;
M1_s_trans = DFFEA(M1_s_trans_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_3222_i, , );


--M1_v_txstep_45_iv_i_2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_2_a[0] at LC_X46_Y18_N4
--operation mode is normal

M1_v_txstep_45_iv_i_2_a[0] = Y1_scon_0_7 & !M1_s_tran_state_0 & M1_s_tran_state_1 # !Y1_scon_0_7 & !M1_s_tran_state_1 & (M1_s_tran_state_0 $ !Y1_scon_0_6);


--M1_v_txstep_45_iv_i_1_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_1_a[0] at LC_X46_Y15_N6
--operation mode is normal

M1_v_txstep_45_iv_i_1_a[0] = !Y1_scon_0_6 & (M1_v_txstep_45_iv_i_o3_0[0] # !M1_s_txpre_count[4] # !Y1_scon_0_7);


--M1_v_txstep_45_iv_i_4_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_4_a[0] at LC_X47_Y16_N1
--operation mode is normal

M1_v_txstep_45_iv_i_4_a[0] = Y1_scon_0_6 & !M1_s_txm13_ff1 & (M1_s_trans # !M1_v_txstep_45_iv_i_o3[0]) # !Y1_scon_0_6 & !M1_s_trans & M1_v_txstep_45_iv_i_o3[0];


--M1_un1_un22_s_mode_28_0_a3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3_0_a at LC_X47_Y16_N7
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3_0_a = M1_s_txm13_ff0 & !M1_s_txm13_ff1 & (M1_s_tran_state_1 $ M1_s_tran_state_0);


--M1_un1_un22_s_mode_28_0_a3_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3_a at LC_X47_Y16_N2
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3_a = M1_s_tran_state_1 & Y1_scon_0_7 & M1_s_txpre_count[4] & !M1_v_txstep_45_iv_i_o3_0[0] # !M1_s_tran_state_1 & !Y1_scon_0_7;


--M1_un1_un22_s_mode_48_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_a2_1 at LC_X46_Y18_N2
--operation mode is normal

M1_un1_un22_s_mode_48_0_a2_1 = !M1_s_tran_state_3 & (M1_s_tran_state_2 # M1_s_tran_state_1 # M1_s_tran_state_0);


--M1_un1_un22_s_mode_48_0_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_2 at LC_X46_Y18_N9
--operation mode is normal

M1_un1_un22_s_mode_48_0_2 = !Y1_scon_0_7 & (M1_s_tran_state_0 # !Y1_scon_0_6) # !M1_un1_un22_s_mode_48_0_2_a;


--M1_un1_un22_s_mode_48_0_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_1 at LC_X46_Y18_N3
--operation mode is normal

M1_un1_un22_s_mode_48_0_1 = M1_s_trans # M1_un1_un22_s_mode_48_0_1_a & !M1_s_tran_state_2 & M1_s_tran_state_3;


--M1_s_recv_state_2_0_o3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3[0] at LC_X45_Y15_N4
--operation mode is normal

M1_s_recv_state_2_0_o3[0] = !M1_s_recv_state_2_0_a3_2[0] & M1_s_recv_state_2_0_o3_2[0] & !M1_s_recv_state_2_0_a3_1[0];


--M1_s_recv_state_2_0_a2_a[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a2_a[2] at LC_X45_Y15_N8
--operation mode is normal

M1_s_recv_state_2_0_a2_a[2] = !M1_v_rxstep_62_0_iv_0_m2[0] & !M1_v_rxstep_62_0_iv_0_a2[0] # !M1_s_recv_state[0];


--M1_v_rxstep_62_0_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_a2[0] at LC_X45_Y14_N6
--operation mode is normal

M1_v_rxstep_62_0_iv_0_a2[0] = Y1_scon_0_6 & Y1_scon_0_7 & M1_s_recv_state[3] & M1_v_rxstep_62_0_iv_0_a2_a[0];


--M1_v_rxstep_62_0_iv_0_m2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_m2[0] at LC_X45_Y13_N9
--operation mode is normal

M1_v_rxstep_62_0_iv_0_m2[0] = Y1_scon_0_6 & (M1_v_rxstep_62_0_iv_0_m2_a[0] # M1_un1_un22_s_mode_38_0_a3) # !Y1_scon_0_6 & !M1_v_rxstep_62_0_iv_0_o3[0];


--M1_s_recv_state_2_0_a2_a[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a2_a[3] at LC_X45_Y14_N2
--operation mode is normal

M1_s_recv_state_2_0_a2_a[3] = !M1_v_rxstep_62_0_iv_0_a2[0] & !M1_v_rxstep_62_0_iv_0_m2[0] # !M1_s_recv_state[1] # !M1_s_recv_state[0];


--Y1L6842Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]~20 at LC_X40_Y11_N9
--operation mode is normal

Y1L6842Q_lut_out = !Y1L2052 & Y1L0152 & !Y1L4052 & !Y1L7053;
Y1L6842Q = DFFEA(Y1L6842Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_sn_m37_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m37_1_a at LC_X40_Y12_N5
--operation mode is normal

Y1_s_reg_data_sn_m37_1_a = !Y1L5742Q & Y1_s_reg_data_sn_m18_1 & (Y1L3842Q # !Y1L8942Q);


--Y1_s_reg_data_30_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[4] at LC_X40_Y10_N6
--operation mode is normal

Y1_s_reg_data_30_a[4] = Y1L8942Q & (Y1L1842Q & !Y1_s_reg_data_22[4] # !Y1L1842Q & !Y1_s_reg_data_23[4]) # !Y1L8942Q & !Y1_s_reg_data_23[4];


--Y1_s_reg_data_sn_m29 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29 at LC_X40_Y12_N8
--operation mode is normal

Y1_s_reg_data_sn_m29 = Y1L8942Q & !Y1L3842Q & !Y1_s_reg_data_sn_m29_a # !Y1L8942Q & (Y1L1842Q # Y1L3842Q);


--Y1_s_reg_data_sn_m23_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m23_1 at LC_X44_Y14_N4
--operation mode is normal

Y1_s_reg_data_sn_m23_1 = Y1L1842Q & !Y1_s_reg_data_sn_m23_1_a & Y1_s_reg_data_sn_m20_1 # !Y1L1842Q & Y1_s_reg_data_sn_m23_1_a # !Y1L8942Q;


--Y1_s_reg_data_28[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[4] at LC_X40_Y6_N1
--operation mode is normal

Y1_s_reg_data_28[4] = Y1_s_reg_data_sn_m13 & !Y1_s_reg_data_28_a[4] # !Y1_s_reg_data_sn_m13 & Y1_s_reg_data_25[4];


--Y1_s_reg_data_18[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[4] at LC_X42_Y11_N5
--operation mode is normal

Y1_s_reg_data_18[4] = Y1_s_reg_data_18_c[4] & (Y1_b[4] # !Y1L2942Q) # !Y1_s_reg_data_18_c[4] & Y1_acc_4 & Y1L2942Q;


--Y1_s_reg_data_21[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[4] at LC_X41_Y9_N4
--operation mode is normal

Y1_s_reg_data_21[4] = Y1L1842Q & !Y1_s_reg_data_21_a[4] # !Y1L1842Q & Y1_s_reg_data_18[4];


--X1_adr_mux_o_2_iv_3_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3_1[0] at LC_X26_Y20_N5
--operation mode is normal

X1_adr_mux_o_2_iv_3_1[0] = X1_data_mux_o_1_iv_0_a2_10[3] & !X1_un1_s_intblock_68_0 & (X1_un4_s_intblock_0 # X1_adr_mux_o_2_iv_3_1_a[0]) # !X1_data_mux_o_1_iv_0_a2_10[3] & (X1_un4_s_intblock_0 # X1_adr_mux_o_2_iv_3_1_a[0]);


--X1_adr_mux_o_2_iv_3_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3_a[0] at LC_X26_Y20_N7
--operation mode is normal

X1_adr_mux_o_2_iv_3_a[0] = !X1_un4_s_intblock_0 & !I_203_0 & !X1_un8929_s_instr_category_0_a3 # !Y1L6663Q;


--X1_un1_s_intblock_92_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_a at LC_X25_Y24_N6
--operation mode is normal

X1_un1_s_intblock_92_a = Y1L6763Q & !X1_un12684_s_instr_category_0_a3_0_a2 & !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1L6763Q & (!X1_un12684_s_instr_category_0_a3_0_a2 & !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1L1763Q);


--X1_un1_s_intblock_92_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_4 at LC_X25_Y24_N0
--operation mode is normal

X1_un1_s_intblock_92_4 = X1_un1_s_intblock_92_2 & (X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1L6663Q);


--X1_un1_s_intblock_92_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_1 at LC_X25_Y24_N7
--operation mode is normal

X1_un1_s_intblock_92_1 = X1_un1_s_intblock_92_0 & (!X1_wrx_mux_o_0_a2_0_a2 # !X1_N_2435_i_i_o2 # !X1_un4_s_intblock_0_0);


--Y1L7663Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1~1 at LC_X31_Y18_N5
--operation mode is normal

Y1L7663Q_lut_out = Y1L5763 # Y1L5663 # Y1L6763Q & X1_un1_state_i_227_0_0_8;
Y1L7663Q = DFFEA(Y1L7663Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un10_s_intblock_m_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un10_s_intblock_m_2 at LC_X26_Y21_N2
--operation mode is normal

X1_un10_s_intblock_m_2 = Y1L6763Q & (X1_un1_state_i_13 # !X1_adr_mux_o_1_0[2]) # !Y1L6763Q & Y1L1763Q & (X1_un1_state_i_13 # !X1_adr_mux_o_1_0[2]);


--X1_state_i_m_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4[3] at LC_X25_Y22_N7
--operation mode is normal

X1_state_i_m_4[3] = Y1L6763Q & X1_un4_s_intblock_0_0 & (!X1_state_i_m_4_a[3] # !X1_un1_un26_s_instr_category_4);


--X1_un1_s_intblock_107 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_107 at LC_X25_Y16_N6
--operation mode is normal

X1_un1_s_intblock_107 = X1_un4_s_intblock_0 & (X1_un1_state_i_225_0_a3 # Y1_intpre_o_1_0_a4_3 & X1_un1_state_i_4_0_a2_1);


--X1_un1_s_intblock_87 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87 at LC_X26_Y22_N7
--operation mode is normal

X1_un1_s_intblock_87 = X1_un1_s_intblock_87_3 & (X1_un4_s_intblock_0 # !X1_data_mux_o_1_iv_0_a2_3_0[3] # !Y1L1763Q);


--X1_adr_mux_o_2_iv_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_5[2] at LC_X26_Y19_N2
--operation mode is normal

X1_adr_mux_o_2_iv_5[2] = !X1_un1_s_intblock_72 & (X1_un4_s_intblock_0 # !X1_un1_un6645_s_instr_category_1_0_a2 & X1_un1_un2025_s_instr_category_0_0);


--X1_state_i_m_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_3[3] at LC_X28_Y19_N6
--operation mode is normal

X1_state_i_m_3[3] = X1_un4_s_intblock_0_0 & Y1L6763Q & (!X1_un1_state_i_27_i_a2_2 # !X1_state_i_m_3_a[3]);


--X1_adr_mux_o_2_iv_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_6[1] at LC_X27_Y19_N3
--operation mode is normal

X1_adr_mux_o_2_iv_6[1] = !X1_state_i_m[1] & (X1_un4_s_intblock_0 # X1_un1_un2025_s_instr_category_0_0 & !X1_un1_un6645_s_instr_category_1_0_a2);


--X1_adr_mux_o_2_iv_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_5[1] at LC_X27_Y19_N5
--operation mode is normal

X1_adr_mux_o_2_iv_5[1] = X1_un1_s_intblock_92 & (!X1_un1_state_i_224_0_a3 & !X1_un1_state_i_2_0_a2 # !X1_un4_s_intblock_0);


--X1_adr_mux_o_2_iv_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_7[1] at LC_X26_Y19_N8
--operation mode is normal

X1_adr_mux_o_2_iv_7[1] = X1_adr_mux_o_2_iv_2_Z[1] & X1_un1_s_intblock_87 & X1_adr_mux_o_2_iv_1_Z[1] & X1_adr_mux_o_2_iv_7_a[1];


--Y1_adrx_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_4 at LC_X36_Y22_N1
--operation mode is normal

Y1_adrx_o_4 = Y1L742Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;

--EB1_address_reg_a[0] is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|address_reg_a[0] at LC_X36_Y22_N1
--operation mode is normal

EB1_address_reg_a[0] = DFFEA(Y1_adrx_o_4, GLOBAL(L1__clk0), VCC, , C1_ramx_en_o_0_a2, , );


--X1_wrx_mux_o_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|wrx_mux_o_0_a3_0_a2 at LC_X31_Y25_N8
--operation mode is normal

X1_wrx_mux_o_0_a3_0_a2 = X1_wrx_mux_o_0_a2_0_a2 & X1_N_2453_i_i_o2 & !X1_wrx_mux_o_0_a3_0_a2_a & X1_un4_s_intblock_0_0;


--BB1_eq_node[1] is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2|eq_node[1] at LC_X36_Y25_N6
--operation mode is normal

BB1_eq_node[1] = X1_wrx_mux_o_0_a3_0_a2 & Y1_adrx_o_4;


--C1_pram_en_o_0 is mc8051_chipsel:i_mc8051_chipsel|pram_en_o_0 at LC_X36_Y19_N2
--operation mode is normal

C1_pram_en_o_0 = C1_pram_en_o_0_a # !Y1L2021 & Y1L8911 & !Y1L0021;


--Y1_adrx_o_3_0_d0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_d0 at LC_X31_Y17_N5
--operation mode is normal

Y1_adrx_o_3_0_d0 = X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1L562Q & !X1_adrx_mux_o_0_a2_0_a3_0_a2_0 # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_ramout_7[0] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_0_d0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_0_d0 at LC_X28_Y16_N8
--operation mode is normal

Y1_adrx_o_3_0_0_d0 = X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & (Y1L762Q # !Y1_adrx_o_3_0_a[1] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & !Y1_adrx_o_3_0_a[1] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_2 at LC_X32_Y17_N3
--operation mode is normal

Y1_adrx_o_3_2 = X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_ramout_7[2] # !X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1L962Q;


--Y1_adrx_o_3_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_2 at LC_X35_Y14_N4
--operation mode is normal

Y1_adrx_o_3_0_2 = X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & (Y1_ramout_7[3] # Y1L172Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0) # !X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & Y1L172Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_3_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_0_0 at LC_X28_Y16_N9
--operation mode is normal

Y1_adrx_o_3_0_0_0 = X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & (Y1L472Q # Y1_ramout_7[4] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_ramout_7[4] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_4 at LC_X28_Y16_N4
--operation mode is normal

Y1_adrx_o_3_0_4 = X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & (Y1L672Q # !Y1_adrx_o_3_0_a[5] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & !Y1_adrx_o_3_0_a[5] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_0_2 at LC_X31_Y14_N6
--operation mode is normal

Y1_adrx_o_3_0_0_2 = Y1L872Q & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & Y1_ramout_7[6]) # !Y1L872Q & X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & Y1_ramout_7[6];


--Y1_adrx_o_3_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_6 at LC_X31_Y14_N5
--operation mode is normal

Y1_adrx_o_3_0_6 = Y1L082Q & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & Y1_ramout_7_7) # !Y1L082Q & X1_adrx_mux_o_0_a2_0_a3_0_a2_0 & Y1_ramout_7_7;


--Y1_adrx_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_0 at LC_X36_Y21_N1
--operation mode is normal

Y1_adrx_o_0 = Y1L932Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_1 at LC_X34_Y15_N8
--operation mode is normal

Y1_adrx_o_1 = Y1L142Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_2 at LC_X36_Y20_N4
--operation mode is normal

Y1_adrx_o_2 = Y1L342Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3 at LC_X35_Y20_N2
--operation mode is normal

Y1_adrx_o_3 = Y1L542Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--BB1_eq_node[0] is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2|eq_node[0] at LC_X36_Y25_N4
--operation mode is normal

BB1_eq_node[0] = X1_wrx_mux_o_0_a3_0_a2 & !Y1_adrx_o_4;


--Y1_sp_4_Z[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[4] at LC_X42_Y13_N8
--operation mode is arithmetic

Y1_sp_4_Z[4] = Y1_sp[4] $ Y1L2953;

--Y1L8953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[4]~COUT0 at LC_X42_Y13_N8
--operation mode is arithmetic

Y1L8953_cout_0 = Y1_sp[5] # Y1_sp[4] # !Y1L2953;
Y1L8953 = CARRY(Y1L8953_cout_0);

--Y1L9953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[4]~COUT1 at LC_X42_Y13_N8
--operation mode is arithmetic

Y1L9953_cout_1 = Y1_sp[5] # Y1_sp[4] # !Y1L3953;
Y1L9953 = CARRY(Y1L9953_cout_1);


--Y1_un1_gprbit_1524_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1524_2 at LC_X35_Y13_N1
--operation mode is normal

Y1_un1_gprbit_1524_2 = Y1_un9_s_command & (Y1_sp17 # !Y1_gprbit_1524) # !Y1_un9_s_command & !Y1_un1_s_regs_wr_en & (Y1_sp17 # !Y1_gprbit_1524);


--Y1_un1_regs_wr_en_i_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_4_a at LC_X35_Y13_N7
--operation mode is normal

Y1_un1_regs_wr_en_i_4_a = Y1_un9_s_command & !Y1L0152 & Y1_s_adr_1_iv_7[3] & !X1_regs_wr_en_o_3_iv_1;


--Y1_un1_gprbit_1527_44_i_o3_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2 at LC_X36_Y13_N2
--operation mode is normal

Y1_un1_gprbit_1527_44_i_o3_i_a2 = !Y1L4052 & Y1L1153 & Y1_s_adr_1_iv[4] & Y1L7053;


--Y1_un1_un49_sp_1_0_a5_2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_1 at LC_X36_Y13_N0
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2_1 = !Y1_un1_un49_sp_1_0_a5_2_1_a & (Y1_s_adr_1_iv_7[3] & !Y1L0152 # !X1_regs_wr_en_o_2_iv_0);


--Y1_un1_un49_sp_1_0_a5_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_a at LC_X36_Y13_N8
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2_a = !Y1L4052 & Y1L1153 & Y1_s_adr_1_iv[4] & Y1L7053;


--Y1_psw_31_2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_2[7] at LC_X27_Y10_N1
--operation mode is normal

Y1_psw_31_2[7] = Y1L0152 # Y1_psw_31_2_a[7] # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_psw_31_1_513_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_513_0_a2 at LC_X27_Y10_N9
--operation mode is normal

Y1_psw_31_1_513_0_a2 = Y1_un1_gprbit_1528_46_0_a2_0_s & Y1_un1_gprbit_1527_82_i_o3_i_a4 & (Y1_un1_s_adr_3_i_i_a3 # Y1_un1_gprbit_1527_4_i_2);


--Y1_psw_31_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[1] at LC_X26_Y12_N6
--operation mode is normal

Y1_psw_31_1[1] = X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_12[1] & X1_un1_s_intblock_111;


--Y1_un1_regs_wr_en_i_6_i_o2_d_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_d_s at LC_X27_Y10_N4
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_d_s = Y1_un1_regs_wr_en_i_6_i_o2_1_0 & (!Y1_un1_regs_wr_en_i_6_i_o2_d_s_a # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1L1153);


--Y1_un1_regs_wr_en_i_6_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_a2_0 at LC_X26_Y12_N3
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_a2_0 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & !Y1_un92_s_adr_5_i_i_o3 & Y1_un1_regs_wr_en_i_6_i_a2_0_a;


--Y1_un1_regs_wr_en_i_6_i_o2_c_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_c_s at LC_X29_Y11_N4
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_c_s = X1_regs_wr_en_o_3_iv_1 & (X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0) # !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1528_89 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89 at LC_X27_Y9_N0
--operation mode is normal

Y1_un1_gprbit_1528_89 = Y1_gprbit_1528_0_a5_0_a2_0_a2 & (Y1_un1_gprbit_1527_67_0_o4 # Y1_un1_gprbit_1520_1_0_a5_3 & Y1_un1_gprbit_1528_89_a);


--Y1_un1_gprbit_1528_44 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_44 at LC_X28_Y8_N5
--operation mode is normal

Y1_un1_gprbit_1528_44 = Y1_s_adr_1_iv_7[3] & !Y1L0152 & Y1_un1_gprbit_1528_44_0 & Y1_un1_gprbit_1527_82_i_i_a4;


--Y1L6774 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[0]~COUT0 at LC_X42_Y12_N5
--operation mode is arithmetic

Y1L6774_cout_0 = !Y1_sp_i_0[0] & !Y1_sp_i_0[1];
Y1L6774 = CARRY(Y1L6774_cout_0);

--Y1L7774 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[0]~COUT1 at LC_X42_Y12_N5
--operation mode is arithmetic

Y1L7774_cout_1 = !Y1_sp_i_0[0] & !Y1_sp_i_0[1];
Y1L7774 = CARRY(Y1L7774_cout_1);


--Y1_ramout_6_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[4] at LC_X29_Y5_N8
--operation mode is normal

Y1_ramout_6_c[4] = Y1_command_o_0 & (Y1L0862Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L5752Q;


--Y1_ramout_3_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[4] at LC_X25_Y9_N5
--operation mode is normal

Y1_ramout_3_c[4] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L0362Q) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L5252Q;


--X1_un1_state_i_227_0_0_o2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2 at LC_X32_Y25_N9
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2 = X1_un1_state_i_227_0_0_o2_2_0 & !X1_un1_s_intblock_102_i_a6_1 & X1_un1_state_i_227_0_0_o2_2_a & X1_un1_state_i_227_0_0_o2_2_2;


--X1_un1_state_i_227_0_0_8_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_8_a at LC_X28_Y26_N9
--operation mode is normal

X1_un1_state_i_227_0_0_8_a = !X1_un1_state_i_227_0_0_a3_2_0 & (!X1_un1_state_i_227_0_0_a3_1_1_0 # !X1_un509_s_instr_category_0_a2_0_a2_i_2_0_o2) # !X1_un1_state_i_227_0_0_a2;


--X1_un1_state_i_46_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_46_i at LC_X29_Y24_N6
--operation mode is normal

X1_un1_state_i_46_i = !Y1L6932 & X1_un4_s_intblock_0_0 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_un1_state_i_46_i_a;


--Y1_un1_command_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_2 at LC_X26_Y17_N8
--operation mode is normal

Y1_un1_command_o_2 = !Y1L2932 & !Y1L6932 & Y1_command_o_0 & Y1_un1_command_o_2_a;


--X1_un1_state_i_227_0_0_a3_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0 at LC_X31_Y21_N3
--operation mode is normal

X1_un1_state_i_227_0_0_a3_1_0 = Y1L1632 & !Y1L6763Q # !Y1L1632 & Y1L6763Q & E1_prog_data_o_2 & !E1_prog_data_o_3;


--X1_un52_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un52_s_instr_category_0_a3 at LC_X28_Y20_N3
--operation mode is normal

X1_un52_s_instr_category_0_a3 = !Y1L6932 & Y1_command_o_3 & Y1L6832 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un37_s_instr_category_0_a2_1_a3_0_a2_1 at LC_X28_Y22_N5
--operation mode is normal

X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & !Y1L6932 & !Y1L6732;


--X1_un11060_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11060_s_instr_category_0_a3 at LC_X29_Y20_N8
--operation mode is normal

X1_un11060_s_instr_category_0_a3 = Y1_command_o_3 & !Y1L2932 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1_un109_s_instr_category_0_a2_1_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un109_s_instr_category_0_a2_1_a3 at LC_X34_Y20_N2
--operation mode is normal

X1_un109_s_instr_category_0_a2_1_a3 = !Y1_command_o_3 & X1_N_2377_i_0_a2_s & Y1L6832 & X1_un1_un781_s_instr_category_1_0_a6_4;


--X1_un1_s_instr_category_5_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_1 at LC_X32_Y19_N6
--operation mode is normal

X1_un1_s_instr_category_5_1 = !X1L83 & (!X1_N_2435_i_i_o2 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1);


--X1_un88_s_instr_category_0_a2_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un88_s_instr_category_0_a2_0_a3 at LC_X25_Y22_N6
--operation mode is normal

X1_un88_s_instr_category_0_a2_0_a3 = X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & Y1L6832 & X1_N_2435_i_i_o2 & !Y1L6932;


--X1_un11512_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11512_s_instr_category_0_a3 at LC_X29_Y23_N6
--operation mode is normal

X1_un11512_s_instr_category_0_a3 = X1L52 & !Y1L2932 & Y1L8632 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--Y1_sp_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4 at LC_X37_Y13_N6
--operation mode is normal

Y1_sp_4_lut_out = Y1L0943 & (!Y1_sp_11_a[7] # !Y1_un1_regs_wr_en_i_4) # !Y1L0943 & Y1_un1_regs_wr_en_i_4 & !Y1_sp_11_a[7];
Y1_sp_4 = DFFEA(Y1_sp_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_ramout_7_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7_7 at LC_X29_Y4_N6
--operation mode is normal

Y1_ramout_7_7 = Y1_psw_o[4] & Y1_ramout_6[7] # !Y1_psw_o[4] & Y1_ramout_3[7];


--Y1_s_reg_data_u_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[1] at LC_X41_Y16_N8
--operation mode is normal

Y1_s_reg_data_u_a[1] = !Y1L7742Q & Y1L8842Q & !Y1L3742Q & !Y1L1842Q;


--Y1_s_reg_data_31[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[1] at LC_X33_Y16_N3
--operation mode is normal

Y1_s_reg_data_31[1] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[1] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[1];


--Y1_un43_s_adr_combout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[1] at LC_X37_Y13_N1
--operation mode is arithmetic

Y1_un43_s_adr_combout[1] = Y1_sp_i_0[1] $ Y1_sp_i_0[0];

--Y1L8574 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[1]~COUT0 at LC_X37_Y13_N1
--operation mode is arithmetic

Y1L8574_cout_0 = !Y1_sp_i_0[1] & !Y1_sp_i_0[0];
Y1L8574 = CARRY(Y1L8574_cout_0);

--Y1L9574 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[1]~COUT1 at LC_X37_Y13_N1
--operation mode is arithmetic

Y1L9574_cout_1 = !Y1_sp_i_0[1] & !Y1_sp_i_0[0];
Y1L9574 = CARRY(Y1L9574_cout_1);


--Y1_s_adr_2_iv_i_a3_7_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_a3_7_0[1] at LC_X28_Y13_N0
--operation mode is normal

Y1_s_adr_2_iv_i_a3_7_0[1] = !X1_adr_mux_o_2_iv_2 & (Y1_psw_o[4] & !Y1_ramout_6[1] # !Y1_psw_o[4] & !Y1_ramout_3[1]);


--FB1_ram_block1a9 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a9 at M4K_X49_Y10
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a9_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a9_PORT_A_address_reg = DFFE(FB1_ram_block1a9_PORT_A_address, FB1_ram_block1a9_clock_0, , , FB1_ram_block1a9_clock_enable_0);
FB1_ram_block1a9_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a9_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a9_PORT_A_data_out = MEMORY(, , FB1_ram_block1a9_PORT_A_address_reg, , , , , , FB1_ram_block1a9_clock_0, , FB1_ram_block1a9_clock_enable_0, , , );
FB1_ram_block1a9 = FB1_ram_block1a9_PORT_A_data_out[0];


--FB1_ram_block1a1 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a1 at M4K_X49_Y23
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a1_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a1_PORT_A_address_reg = DFFE(FB1_ram_block1a1_PORT_A_address, FB1_ram_block1a1_clock_0, , , FB1_ram_block1a1_clock_enable_0);
FB1_ram_block1a1_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a1_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a1_PORT_A_data_out = MEMORY(, , FB1_ram_block1a1_PORT_A_address_reg, , , , , , FB1_ram_block1a1_clock_0, , FB1_ram_block1a1_clock_enable_0, , , );
FB1_ram_block1a1 = FB1_ram_block1a1_PORT_A_data_out[0];


--CB3L2 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result174w~10 at LC_X48_Y22_N4
--operation mode is normal

CB3L2 = FB1L3Q & FB1_ram_block1a9 # !FB1L3Q & FB1_ram_block1a1;


--AB1_ram_block1a9 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a9 at M4K_X19_Y17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a9_PORT_A_data_in = Y1_acc_1;
AB1_ram_block1a9_PORT_A_data_in_reg = DFFE(AB1_ram_block1a9_PORT_A_data_in, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a9_PORT_A_address_reg = DFFE(AB1_ram_block1a9_PORT_A_address, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a9_PORT_B_address_reg = DFFE(AB1_ram_block1a9_PORT_B_address, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a9_PORT_A_write_enable, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_B_read_enable = VCC;
AB1_ram_block1a9_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a9_PORT_B_read_enable, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a9_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a9_PORT_B_data_out = MEMORY(AB1_ram_block1a9_PORT_A_data_in_reg, , AB1_ram_block1a9_PORT_A_address_reg, AB1_ram_block1a9_PORT_B_address_reg, AB1_ram_block1a9_PORT_A_write_enable_reg, AB1_ram_block1a9_PORT_B_read_enable_reg, , , AB1_ram_block1a9_clock_0, , AB1_ram_block1a9_clock_enable_0, , , );
AB1_ram_block1a9 = AB1_ram_block1a9_PORT_B_data_out[0];


--AB1_ram_block1a1 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a1 at M4K_X19_Y20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a1_PORT_A_data_in = Y1_acc_1;
AB1_ram_block1a1_PORT_A_data_in_reg = DFFE(AB1_ram_block1a1_PORT_A_data_in, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a1_PORT_A_address_reg = DFFE(AB1_ram_block1a1_PORT_A_address, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a1_PORT_B_address_reg = DFFE(AB1_ram_block1a1_PORT_B_address, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a1_PORT_A_write_enable, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_B_read_enable = VCC;
AB1_ram_block1a1_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a1_PORT_B_read_enable, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a1_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a1_PORT_B_data_out = MEMORY(AB1_ram_block1a1_PORT_A_data_in_reg, , AB1_ram_block1a1_PORT_A_address_reg, AB1_ram_block1a1_PORT_B_address_reg, AB1_ram_block1a1_PORT_A_write_enable_reg, AB1_ram_block1a1_PORT_B_read_enable_reg, , , AB1_ram_block1a1_clock_0, , AB1_ram_block1a1_clock_enable_0, , , );
AB1_ram_block1a1 = AB1_ram_block1a1_PORT_B_data_out[0];


--CB1L2 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result174w~10 at LC_X21_Y20_N2
--operation mode is normal

CB1L2 = AB1L3Q & AB1_ram_block1a9 # !AB1L3Q & AB1_ram_block1a1;


--Y1_sp_11_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[1] at LC_X37_Y13_N0
--operation mode is normal

Y1_sp_11_a[1] = Y1_un43_s_adr_combout[1] & !Y1_sp_4_Z[1] & Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[1] & (!Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[1]);


--Y1_sp_11_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[2] at LC_X36_Y13_N9
--operation mode is normal

Y1_sp_11_a[2] = Y1_sp_4_Z[2] & !Y1_un43_s_adr_combout[2] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[2] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[2]);


--Y1_s_reg_data_u_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[2] at LC_X41_Y16_N7
--operation mode is normal

Y1_s_reg_data_u_a[2] = !Y1L7742Q & Y1L8842Q & !Y1L3742Q & !Y1L1842Q;


--Y1_s_reg_data_31[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[2] at LC_X39_Y19_N0
--operation mode is normal

Y1_s_reg_data_31[2] = Y1_s_reg_data_30[2] & (Y1_s_reg_data_29[2] # !Y1_s_reg_data_sn_m38_0_2) # !Y1_s_reg_data_30[2] & Y1_s_reg_data_29[2] & Y1_s_reg_data_sn_m38_0_2;


--Y1_s_help_11_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[2] at LC_X37_Y24_N5
--operation mode is normal

Y1_s_help_11_a[2] = Y1_acc_2 & !Y1_s_reg_data_u_2 & X1_help_en_o_1_iv_2 # !Y1_acc_2 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_2);


--Y1_s_help_11_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[2] at LC_X37_Y24_N7
--operation mode is normal

Y1_s_help_11_3[2] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_2 # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help32_2 & !U1_result_a_o_iv_0_0_2_m5_0_a2;


--Y1_ramout_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[2] at LC_X28_Y6_N9
--operation mode is normal

Y1_ramout_7[2] = Y1_psw_o[4] & Y1_ramout_6[2] # !Y1_psw_o[4] & Y1_ramout_3[2];


--X1_adr_mux_o_2_iv_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_4[3] at LC_X26_Y21_N8
--operation mode is normal

X1_adr_mux_o_2_iv_4[3] = X1_adr_mux_o_2_iv_1_Z[3] & !X1_state_i_m_1[2] & X1_un1_un145_state_m_1_0 & !X1_un1_s_intblock_84;


--X1_s_adr_mux_91_m[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_adr_mux_91_m[3] at LC_X27_Y21_N4
--operation mode is normal

X1_s_adr_mux_91_m[3] = Y1L1763Q & (X1_un1_state_i_26 # X1_un1_state_i_29) # !Y1L1763Q & Y1L6663Q & (X1_un1_state_i_26 # X1_un1_state_i_29);


--X1_un1_s_intblock_72 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_72 at LC_X26_Y21_N5
--operation mode is normal

X1_un1_s_intblock_72 = !X1_un4_s_intblock_0 & (X1_un1_un6645_s_instr_category_2_0_a2 # X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & !X1_un1_s_intblock_72_a);


--X1_adr_mux_o_2_iv_2_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_2_Z[0] at LC_X26_Y18_N3
--operation mode is normal

X1_adr_mux_o_2_iv_2_Z[0] = X1_adr_mux_o_2_iv_1_Z[0] & (!X1_un1_state_i_4_0_a2 & !X1_un1_state_i_220_0_a3 # !X1_un4_s_intblock_0);


--FB1_ram_block1a8 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a8 at M4K_X49_Y9
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a8_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a8_PORT_A_address_reg = DFFE(FB1_ram_block1a8_PORT_A_address, FB1_ram_block1a8_clock_0, , , FB1_ram_block1a8_clock_enable_0);
FB1_ram_block1a8_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a8_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a8_PORT_A_data_out = MEMORY(, , FB1_ram_block1a8_PORT_A_address_reg, , , , , , FB1_ram_block1a8_clock_0, , FB1_ram_block1a8_clock_enable_0, , , );
FB1_ram_block1a8 = FB1_ram_block1a8_PORT_A_data_out[0];


--FB1_ram_block1a0 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a0 at M4K_X49_Y22
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a0_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a0_PORT_A_address_reg = DFFE(FB1_ram_block1a0_PORT_A_address, FB1_ram_block1a0_clock_0, , , FB1_ram_block1a0_clock_enable_0);
FB1_ram_block1a0_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a0_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a0_PORT_A_data_out = MEMORY(, , FB1_ram_block1a0_PORT_A_address_reg, , , , , , FB1_ram_block1a0_clock_0, , FB1_ram_block1a0_clock_enable_0, , , );
FB1_ram_block1a0 = FB1_ram_block1a0_PORT_A_data_out[0];


--CB3L1 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result160w~10 at LC_X48_Y22_N2
--operation mode is normal

CB3L1 = FB1_ram_block1a8 & (FB1L3Q # FB1_ram_block1a0) # !FB1_ram_block1a8 & !FB1L3Q & FB1_ram_block1a0;


--AB1_ram_block1a8 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a8 at M4K_X49_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a8_PORT_A_data_in = Y1_acc_0;
AB1_ram_block1a8_PORT_A_data_in_reg = DFFE(AB1_ram_block1a8_PORT_A_data_in, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a8_PORT_A_address_reg = DFFE(AB1_ram_block1a8_PORT_A_address, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a8_PORT_B_address_reg = DFFE(AB1_ram_block1a8_PORT_B_address, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a8_PORT_A_write_enable, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_B_read_enable = VCC;
AB1_ram_block1a8_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a8_PORT_B_read_enable, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a8_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a8_PORT_B_data_out = MEMORY(AB1_ram_block1a8_PORT_A_data_in_reg, , AB1_ram_block1a8_PORT_A_address_reg, AB1_ram_block1a8_PORT_B_address_reg, AB1_ram_block1a8_PORT_A_write_enable_reg, AB1_ram_block1a8_PORT_B_read_enable_reg, , , AB1_ram_block1a8_clock_0, , AB1_ram_block1a8_clock_enable_0, , , );
AB1_ram_block1a8 = AB1_ram_block1a8_PORT_B_data_out[0];


--AB1_ram_block1a0 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a0 at M4K_X19_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a0_PORT_A_data_in = Y1_acc_0;
AB1_ram_block1a0_PORT_A_data_in_reg = DFFE(AB1_ram_block1a0_PORT_A_data_in, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a0_PORT_A_address_reg = DFFE(AB1_ram_block1a0_PORT_A_address, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a0_PORT_B_address_reg = DFFE(AB1_ram_block1a0_PORT_B_address, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a0_PORT_A_write_enable, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_B_read_enable = VCC;
AB1_ram_block1a0_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a0_PORT_B_read_enable, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a0_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a0_PORT_B_data_out = MEMORY(AB1_ram_block1a0_PORT_A_data_in_reg, , AB1_ram_block1a0_PORT_A_address_reg, AB1_ram_block1a0_PORT_B_address_reg, AB1_ram_block1a0_PORT_A_write_enable_reg, AB1_ram_block1a0_PORT_B_read_enable_reg, , , AB1_ram_block1a0_clock_0, , AB1_ram_block1a0_clock_enable_0, , , );
AB1_ram_block1a0 = AB1_ram_block1a0_PORT_B_data_out[0];


--CB1L1 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result160w~10 at LC_X35_Y22_N4
--operation mode is normal

CB1L1 = AB1L3Q & AB1_ram_block1a8 # !AB1L3Q & AB1_ram_block1a0;


--Y1L7742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~2 at LC_X39_Y9_N6
--operation mode is normal

Y1L7742Q_lut_out = Y1L4052 # !Y1L1153;
Y1L7742Q = DFFEA(Y1L7742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_sn_b14_0_a5_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_0_3 at LC_X39_Y11_N2
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5_0_3 = !Y1L0942Q & Y1L1842Q & !Y1L2742Q & !Y1L9742Q;


--Y1_s_reg_data_sn_b14_0_a5_2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_2_3 at LC_X40_Y9_N0
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5_2_3 = !Y1L7742Q & !Y1L3742Q & !Y1L1842Q & Y1L3842Q;


--Y1_s_reg_data_sn_b14_0_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_2_2 at LC_X40_Y11_N2
--operation mode is normal

Y1_s_reg_data_sn_b14_0_2_2 = Y1L8942Q & (Y1L3742Q # Y1L2942Q # Y1L7742Q);


--Y1_s_reg_data_sn_m38_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2 at LC_X40_Y7_N6
--operation mode is normal

Y1_s_reg_data_sn_m38_0_2 = !Y1_s_reg_data_sn_m38_0_a5_0_3 & Y1_s_reg_data_sn_m38_0_2_0 & (!Y1_s_reg_data_sn_m38_0_a5_0 # !Y1L3842Q);


--Y1_s_reg_data_30[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[0] at LC_X29_Y8_N0
--operation mode is normal

Y1_s_reg_data_30[0] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[0] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[0];


--Y1_s_reg_data_29[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[0] at LC_X36_Y15_N1
--operation mode is normal

Y1_s_reg_data_29[0] = Y1L5942Q & !Y1_s_reg_data_29_a[0] # !Y1L5942Q & Y1_s_reg_data_27_i_m2[0];


--Y1_ramout_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[0] at LC_X28_Y5_N6
--operation mode is normal

Y1_ramout_6[0] = Y1_ramout_6_c[0] & (Y1L7962Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[0] & Y1_psw_o[3] & Y1L2952Q;


--Y1_ramout_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[0] at LC_X26_Y7_N6
--operation mode is normal

Y1_ramout_3[0] = Y1_ramout_3_c[0] & (Y1L7462Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[0] & Y1_psw_o[3] & Y1L2452Q;


--Y1_psw_31_0_iv_0_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_8[3] at LC_X27_Y12_N5
--operation mode is normal

Y1_psw_31_0_iv_0_8[3] = Y1_psw_31_0_iv_0_5[3] & Y1_psw_31_0_iv_0_6[3] & (Y1L3253 # !Y1_un1_gprbit_1527_27_0_a2);


--Y1_s_help_11_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[3] at LC_X38_Y22_N0
--operation mode is normal

Y1_s_help_11_3_a[3] = X1_help_en_o_1_iv_0_0 & !Y1_psw_o[3] & Y1_s_help_11_sn_m4_0_a3 # !X1_help_en_o_1_iv_0_0 & (!Y1_s_help_11_sn_m4_0_a3 # !E1_prog_data_o_3);


--Y1_sp_4_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[3] at LC_X42_Y13_N1
--operation mode is arithmetic

Y1_sp_4_Z[3] = Y1_sp[3] $ (Y1_sp_i[2] & !Y1L9853);

--Y1L5953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[3]~COUT0 at LC_X42_Y13_N1
--operation mode is arithmetic

Y1L5953_cout_0 = Y1_sp_i[2] & !Y1_sp[3] & !Y1L9853;
Y1L5953 = CARRY(Y1L5953_cout_0);

--Y1L6953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[3]~COUT1 at LC_X42_Y13_N1
--operation mode is arithmetic

Y1L6953_cout_1 = Y1_sp_i[2] & !Y1_sp[3] & !Y1L0953;
Y1L6953 = CARRY(Y1L6953_cout_1);


--Y1_s_reg_data_30[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[3] at LC_X29_Y13_N3
--operation mode is normal

Y1_s_reg_data_30[3] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[3] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[3];


--Y1_s_reg_data_29[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[3] at LC_X42_Y17_N3
--operation mode is normal

Y1_s_reg_data_29[3] = Y1_s_reg_data_29_a[3] & !Y1L5942Q & Y1_s_reg_data_27[3] # !Y1_s_reg_data_29_a[3] & (Y1L5942Q # Y1_s_reg_data_27[3]);


--Y1_ramout_6_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[3] at LC_X25_Y9_N6
--operation mode is normal

Y1_ramout_6_c[3] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L8762Q) # !Y1_command_o_0 & Y1L3752Q & !Y1_psw_o[3];


--Y1_ramout_3_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[3] at LC_X25_Y8_N6
--operation mode is normal

Y1_ramout_3_c[3] = Y1_command_o_0 & (Y1L8262Q # Y1_psw_o[3]) # !Y1_command_o_0 & Y1L3252Q & !Y1_psw_o[3];


--Y1_s_reg_data_30_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[5] at LC_X42_Y10_N4
--operation mode is normal

Y1_s_reg_data_30_a[5] = Y1L1842Q & !Y1_s_reg_data_22[5] # !Y1L1842Q & !Y1_s_reg_data_23[5];


--Y1_s_reg_data_28[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[5] at LC_X42_Y10_N1
--operation mode is normal

Y1_s_reg_data_28[5] = Y1_s_reg_data_25[5] & (!Y1_s_reg_data_28_a[5] # !Y1_s_reg_data_sn_m13) # !Y1_s_reg_data_25[5] & Y1_s_reg_data_sn_m13 & !Y1_s_reg_data_28_a[5];


--Y1_s_reg_data_18[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[5] at LC_X43_Y11_N3
--operation mode is normal

Y1_s_reg_data_18[5] = Y1_s_reg_data_18_c[5] & (Y1_b[5] # !Y1L2942Q) # !Y1_s_reg_data_18_c[5] & Y1L2942Q & Y1_acc_5;


--Y1_s_reg_data_21[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[5] at LC_X43_Y11_N4
--operation mode is normal

Y1_s_reg_data_21[5] = Y1_s_reg_data_21_a[5] & Y1_s_reg_data_18[5] & !Y1L1842Q # !Y1_s_reg_data_21_a[5] & (Y1_s_reg_data_18[5] # Y1L1842Q);


--Y1_sp_4_Z[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[5] at LC_X42_Y13_N2
--operation mode is arithmetic

Y1_sp_4_Z[5] = Y1_sp[5] $ (!Y1_sp[4] & Y1L5953);

--Y1L1063 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[5]~COUT0 at LC_X42_Y13_N2
--operation mode is arithmetic

Y1L1063_cout_0 = Y1_sp[5] # Y1_sp[4] # !Y1L5953;
Y1L1063 = CARRY(Y1L1063_cout_0);

--Y1L2063 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[5]~COUT1 at LC_X42_Y13_N2
--operation mode is arithmetic

Y1L2063_cout_1 = Y1_sp[5] # Y1_sp[4] # !Y1L6953;
Y1L2063 = CARRY(Y1L2063_cout_1);


--Y1_un1_gprbit_1527_23_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i at LC_X31_Y9_N6
--operation mode is normal

Y1_un1_gprbit_1527_23_i = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_23_i_2 & Y1L7053 & Y1_un1_gprbit_1527_23_i_2_a;


--Y1_un1_gprbit_1527_29_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_29_i_i_a2 at LC_X31_Y7_N6
--operation mode is normal

Y1_un1_gprbit_1527_29_i_i_a2 = Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un92_s_adr_5_i_i_o3;


--Y1_un1_gprbit_1527_33_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_33_i_i_a2 at LC_X31_Y8_N1
--operation mode is normal

Y1_un1_gprbit_1527_33_i_i_a2 = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_un1_gprbit_1527_33_i_i_a2_a;


--Y1_un1_gprbit_1527_26_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_26_i_i_a2 at LC_X31_Y7_N8
--operation mode is normal

Y1_un1_gprbit_1527_26_i_i_a2 = Y1_un1_gprbit_1527_3_4_i_i_a2_0 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un92_s_adr_5_i_i_o3;


--Y1_sp_4_Z[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[6] at LC_X42_Y13_N9
--operation mode is normal

Y1_sp_4_Z[6] = Y1L8953 $ !Y1_sp[6];


--X1_un1_un9339_s_instr_category_2_0_a12_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_0_1 at LC_X28_Y23_N2
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_0_1 = !Y1_command_o_3 & !Y1L7532 & Y1L3632 & Y1_command_o_0;


--X1_un7558_s_instr_category_0_a2_0_a2_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7558_s_instr_category_0_a2_0_a2_s at LC_X32_Y21_N5
--operation mode is normal

X1_un7558_s_instr_category_0_a2_0_a2_s = Y1L6763Q & !Y1L0932 & E1_prog_data_o_6 & !E1_prog_data_o_7 # !Y1L6763Q & Y1L0932;


--X1_N_2442_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2442_i_i_o2 at LC_X32_Y19_N0
--operation mode is normal

X1_N_2442_i_i_o2 = !Y1L4732 & (!E1_prog_data_o_6 & !E1_prog_data_o_4 # !Y1L6763Q);


--X1_un4987_s_instr_category_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4987_s_instr_category_0_a2 at LC_X29_Y25_N4
--operation mode is normal

X1_un4987_s_instr_category_0_a2 = Y1L7532 & Y1L6932 & X1_un4987_s_instr_category_0_a2_1_1;


--X1_un1_un4253_s_instr_category_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un4253_s_instr_category_a at LC_X26_Y23_N3
--operation mode is normal

X1_un1_un4253_s_instr_category_a = X1_N_2442_i_i_o2 & !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_N_2399_i_i_o2) # !X1_N_2442_i_i_o2 & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_N_2399_i_i_o2);


--X1_un4253_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4253_s_instr_category_0_a3 at LC_X26_Y23_N6
--operation mode is normal

X1_un4253_s_instr_category_0_a3 = Y1_command_o_3 & X1_N_2442_i_i_o2 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1_un4253_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un4253_s_instr_category_0 at LC_X27_Y21_N3
--operation mode is normal

X1_un1_un4253_s_instr_category_0 = !X1_un3214_s_instr_category_0_a3 & !Y1_un9_s_command;


--Y1_un9_s_command_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un9_s_command_1 at LC_X37_Y21_N4
--operation mode is normal

Y1_un9_s_command_1 = Y1L6732 & (Y1L6763Q & E1_prog_data_o_6 # !Y1L6763Q & Y1_s_ir_6);


--X1_un1_state_i_34_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_0_a at LC_X27_Y25_N0
--operation mode is normal

X1_un1_state_i_34_0_0_a = !Y1L6932 & Y1L6832 & Y1_un9_s_command_1;


--X1_un1_state_i_34_0_a2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_a2_1_0 at LC_X26_Y25_N2
--operation mode is normal

X1_un1_state_i_34_0_a2_1_0 = Y1_command_o_3 & X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s;


--Y1_intblock_o_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a at LC_X30_Y16_N8
--operation mode is normal

Y1_intblock_o_0_a = Y1L379 # Y1_un3_s_ieip_0_a4 & Y1_un1_s_adr_9_1 & Y1L479;


--X1_un12444_s_instr_category_0_a3_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12444_s_instr_category_0_a3_0_a2_1 at LC_X27_Y18_N8
--operation mode is normal

X1_un12444_s_instr_category_0_a3_0_a2_1 = !Y1L6732 & X1_un1_s_instr_category_7_i_a6_0_1 & Y1_command_o_0 & !X1_un12444_s_instr_category_0_a3_0_a2_1_a;


--X1_un1_state_i_195_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_195_0 at LC_X26_Y23_N8
--operation mode is normal

X1_un1_state_i_195_0 = Y1_command_o_3 & X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2380_i_i_o2;


--X1_un1_state_i_184_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_184_0 at LC_X25_Y21_N8
--operation mode is normal

X1_un1_state_i_184_0 = X1_N_2380_i_i_o2 & X1_N_2435_i_i_o2 & X1_un1_un781_s_instr_category_1_0_a2_2_0;


--X1_un1_s_intblock_88_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_88_0_a at LC_X26_Y21_N4
--operation mode is normal

X1_un1_s_intblock_88_0_a = Y1L1763Q & !X1_un4_s_intblock_0 & X1_N_2438_i_i_o2 & X1_wrx_mux_o_0_a2_0_a2;


--X1_un1_state_i_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0 at LC_X25_Y16_N2
--operation mode is normal

X1_un1_state_i_4_0 = X1_un1_state_i_4_0_a & (Y1_intpre_o_1_0_a4_3 # !X1_un1_state_i_4_0_a2_1 # !X1_un56_s_intblock);


--X1_un1_state_i_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_2_0_a2 at LC_X27_Y16_N4
--operation mode is normal

X1_un1_state_i_2_0_a2 = X1_un1_state_i_11_i_0_a2 & Y1L1763Q & X1_un1_state_i_6_i_0_o2;


--X1_help_en_o_1_iv_2_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_Z[2] at LC_X28_Y18_N0
--operation mode is normal

X1_help_en_o_1_iv_2_Z[2] = X1_help_en_o_1_iv_0_Z[2] & (!X1_un1_state_i_220_0_a3 & X1_help_en_o_1_iv_2_a[2] # !X1_un4_s_intblock_0);


--X1_un1_state_i_4_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0_a2 at LC_X26_Y16_N2
--operation mode is normal

X1_un1_state_i_4_0_a2 = Y1L3101Q & Y1L849Q & Y1L1763Q & Y1_tcon_0_1;


--X1_help_en_o_1_iv_0_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_7[0] at LC_X26_Y18_N5
--operation mode is normal

X1_help_en_o_1_iv_0_7[0] = !X1_help_en_o_1_iv_0_7_a[0] & !X1_help_en_o_1_iv_0_a2[0] & X1_help_en_o_1_iv_0_1[0] & X1_help_en_o_1_iv_0_4[0];


--X1_un1_state_i_50_0_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_50_0_0_a2 at LC_X29_Y24_N2
--operation mode is normal

X1_un1_state_i_50_0_0_a2 = X1_un4_s_intblock_0_0 & X1_N_2413_i_i_o2 & (X1_un1_state_i_50_0_0_a2_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_help_en_o_1_iv_2_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_Z[1] at LC_X28_Y19_N4
--operation mode is normal

X1_help_en_o_1_iv_2_Z[1] = !X1_un1_s_intblock_10 & X1_help_en_o_1_iv_0_o2[0] & (X1_un4_s_intblock_0 # X1_help_en_o_1_iv_2_a[1]);


--X1_help_en_o_1_iv_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_a[1] at LC_X28_Y20_N7
--operation mode is normal

X1_help_en_o_1_iv_a[1] = X1_help_en_o_1_iv_1_Z[1] & (!X1_un1_state_i_222_0_a3 & !X1_un1_state_i_5_0_a2 # !X1_un4_s_intblock_0);


--X1_un1_s_intblock_86_0_o2_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_86_0_o2_0_o2 at LC_X35_Y25_N4
--operation mode is normal

X1_un1_s_intblock_86_0_o2_0_o2 = X1_un1_s_intblock_86_0_o2_0_o2_a & (!X1_un1_un294_s_instr_category_1_0_a2_1_1 # !Y1L6763Q # !X1_N_2380_i_i_o2);


--Y1_pc_comb_3_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_a[0] at LC_X42_Y21_N9
--operation mode is normal

Y1_pc_comb_3_a[0] = Y1_un51_pc_comb_add0 & !Y1_pc[0] & X1_pc_inc_en_o_0_iv_0_0 # !Y1_un51_pc_comb_add0 & (!X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[0]);


--X1_pc_inc_en_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0 at LC_X38_Y16_N0
--operation mode is normal

X1_pc_inc_en_o_2_iv_0 = X1_pc_inc_en_o_2_iv_10[0] & X1_pc_inc_en_o_2_iv_9[0] & X1_pc_inc_en_o_2_iv_a[0] & !X1_un131_state_m;


--X1_pc_inc_en_o_1_iv_i_i_o2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2[1] at LC_X37_Y16_N0
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2[1] = !X1L4011 & !X1_pc_inc_en_o_1_iv_i_i_a2_7[1] & (X1_pc_inc_en_o_1_iv_i_i_o2_a[1] # X1_pc_inc_en_o_1_iv_i_i_o2_0[1]);


--X1_pc_inc_en_o_1_iv_i_i_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_Z[1] at LC_X37_Y19_N9
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_1_Z[1] = !X1_pc_inc_en_o_1_iv_i_i_a2[1] & !X1_pc_inc_en_o_1_iv_i_i_a2_1[1] & X1_pc_inc_en_o_1_iv_i_i_m2[1];


--X1_pc_inc_en_o_0_iv_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a[3] at LC_X35_Y23_N5
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a[3] = Y1L6763Q & !X1_un4_s_intblock_0 & X1_N_2442_i_i_o2 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--Y1_pc_comb_9_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[0] at LC_X37_Y22_N8
--operation mode is normal

Y1_pc_comb_9_a[0] = Y1_s_help16[0] & !Y1_un33_pc_comb_add0 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[0] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add0);


--Y1_un1_gprbit_1528_90_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_90_a at LC_X31_Y13_N5
--operation mode is normal

Y1_un1_gprbit_1528_90_a = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_un92_s_adr_5_i_i_o3 & Y1L0152;


--C1_ramx_en_o_0_a2 is mc8051_chipsel:i_mc8051_chipsel|ramx_en_o_0_a2 at LC_X34_Y18_N9
--operation mode is normal

C1_ramx_en_o_0_a2 = !Y1L162Q & !Y1L852Q & !Y1L552Q # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--X1_help16_en_o_1_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_0_0 at LC_X35_Y24_N9
--operation mode is normal

X1_help16_en_o_1_iv_0_0_0 = !X1_data_mux_o_1_iv_0_a2_10[3] & !X1_help16_en_o_1_iv_0_0_a[1] # !Y1L6763Q # !X1_un4_s_intblock_0_0;


--X1_help16_en_o_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_0 at LC_X36_Y22_N2
--operation mode is normal

X1_help16_en_o_1_iv_0_0 = !X1_help16_en_o_1_iv_0_a2[0] & (!X1_un4_s_intblock_0_0 # !Y1L6763Q # !X1_un1_state_i_34_0_a2_2_0);


--Y1_un4_pc_plus1_combout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[8] at LC_X43_Y21_N4
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[8] = Y1_pc[8] $ !Y1L6144;

--Y1_un4_pc_plus1_cout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[8] at LC_X43_Y21_N4
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[8] = Y1L2244;


--Y1_s_help16_6_a[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[8] at LC_X42_Y22_N8
--operation mode is normal

Y1_s_help16_6_a[8] = Y1_un7_s_help16_combout[8] & !Y1_un4_pc_plus2_combout[8] & X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[8] & (!X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[8]);


--Y1_pc_comb_6_a[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[8] at LC_X36_Y20_N2
--operation mode is normal

Y1_pc_comb_6_a[8] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add8) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[8];


--Y1_pc_comb_3[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[8] at LC_X37_Y20_N5
--operation mode is normal

Y1_pc_comb_3[8] = Y1_pc_comb_3_c[8] & (Y1_pc[8] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[8] & Y1L8422Q & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[8] at LC_X37_Y20_N0
--operation mode is normal

Y1_pc_comb_9[8] = Y1_pc_comb_9_c[8] & (Y1_s_ir_5 # !X1_pc_inc_en_o_1_iv_i_i_0) # !Y1_pc_comb_9_c[8] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_un33_pc_comb_add8;


--X1_alu_cmd_o_2_iv_0_o2_3_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3[4] at LC_X36_Y21_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_3[4] = !X1_alu_cmd_o_2_iv_i_i_a2_11[2] & !X1_alu_cmd_o_2_iv_0_a2_10[4] & !X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e & !X1L663;


--X1_alu_cmd_o_2_iv_0_o2_3_4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4[4] at LC_X35_Y23_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_4[4] = X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 # X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e;


--X1_alu_cmd_o_2_iv_0_2_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_a[4] at LC_X36_Y21_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_2_a[4] = !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 at LC_X34_Y18_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 = !X1_alu_cmd_o_2_iv_i_i_a2_11[2] & !X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 & X1_alu_cmd_o_2_iv_i_i_o2_1_3[2] & X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a;


--X1_alu_cmd_o_2_iv_i_i_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_4[2] at LC_X36_Y20_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_4[2] = !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & !X1_alu_cmd_o_2_iv_i_i_a2_1[2] & !X1_alu_cmd_o_2_iv_i_i_a2_6[2];


--X1_alu_cmd_o_2_iv_i_i_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_5[2] at LC_X37_Y18_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_5[2] = X1_alu_cmd_o_2_iv_i_i_0_Z[2] & !X1_alu_cmd_o_2_iv_i_i_1[2] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_o2_2[2]);


--X1_alu_cmd_o_2_iv_0_5_m6_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i at LC_X34_Y18_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_0_5_m6_i = !Y1_command_o_3 & !X1_un4_s_intblock_0 & !X1_alu_cmd_o_2_iv_0_5_m1_e # !X1_alu_cmd_o_2_iv_0_5_m6_i_0;


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0 at LC_X38_Y18_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 = X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] # !X1L974 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1];


--X1_alu_cmd_o_3_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0 at LC_X36_Y18_N3
--operation mode is normal

X1_alu_cmd_o_3_iv_0 = X1_alu_cmd_o_3_iv_12_a[0] & Y1L6663Q & X1_un4_s_intblock_0_0 # !X1_alu_cmd_o_3_iv_12[0];


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3 at LC_X33_Y22_N0
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3 = !X1_alu_cmd_o_3_iv_i_o2_7_0[3] & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a & !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3];


--X1_alu_cmd_o_3_iv_i_a2_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c[3] at LC_X37_Y19_N2
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_c[3] = !X1_alu_cmd_o_3_iv_i_a2_1_10[3] & X1_alu_cmd_o_3_iv_i_a2_1_10_0[3] & X1_alu_cmd_o_3_iv_i_o2_2[3] & !X1_alu_cmd_o_3_iv_i_a2_c_1[3];


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 at LC_X32_Y18_N7
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 = !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e & (!X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m2_e # !X1_alu_cmd_o_3_iv_i_a2_3[3]);


--U1_ov_o_iv_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_o2_0 at LC_X38_Y21_N0
--operation mode is normal

U1_ov_o_iv_0_o2_0 = X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_2_iv_0_0 # !X1L664 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1]) # !X1_alu_cmd_o_2_iv_i_i_0 & (X1L664 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1]);


--U1_cy_o_0_iv_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_3[0] at LC_X39_Y18_N3
--operation mode is normal

U1_cy_o_0_iv_0_a2_3[0] = U1_opb_o_iv_0_a2_3[0] & (X1_alu_cmd_o_2_iv_i_i_0 $ (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # X1_alu_cmd_o_3_iv_0));


--U1_opb_o_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_0 at LC_X39_Y18_N8
--operation mode is normal

U1_opb_o_iv_0_0 = !U1_opb_o_iv_0_a2_2_0 & !U1_opb_o_iv_0_a2[0] & (U1_opb_o_iv_0_a[0] # !U1_opb_o_iv_0_a2_3[0]);


--U1_opa_o_1_0_a2_3_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_3_0 at LC_X38_Y21_N4
--operation mode is normal

U1_opa_o_1_0_a2_3_0 = !U1_opa_o_1_0_a2_c[0] & !U1_opa_o_1_0_a2_0[0] & (U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_0);


--V1L41 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1_start_cout~COUT0 at LC_X39_Y17_N1
--operation mode is arithmetic

V1L41_cout_0 = U1_addsub_cy_o_0;
V1L41 = CARRY(V1L41_cout_0);

--V1L51 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1_start_cout~COUT1 at LC_X39_Y17_N1
--operation mode is arithmetic

V1L51_cout_1 = U1_addsub_cy_o_0;
V1L51 = CARRY(V1L51_cout_1);


--X1_alu_cmd_o_2_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_0 at LC_X37_Y20_N8
--operation mode is normal

X1_alu_cmd_o_2_iv_0_0 = X1L552 & !X1_alu_cmd_o_2_iv_0_a2_0 & (X1L742 # !X1_un4_s_intblock_0_0);


--U1_alu_cmd_o_1_3_0__rom_1_x is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_1_x at LC_X38_Y21_N3
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_1_x = X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__rom_1_c_x # !X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_7 & !U1_alu_cmd_o_1_3_0__rom_1_c_x;


--U1_alu_cmd_o_1_3_0__rom_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_2 at LC_X41_Y15_N0
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_2 = !X1_alu_cmd_o_2_iv_0_0 & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_alu_cmd_o_1_3_0__romlut_10 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_alu_cmd_o_1_3_0__romlut_9);


--U1_alu_cmd_o_1_3_0__rom is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom at LC_X42_Y15_N5
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom = U1_alu_cmd_o_1_3_0__rom_c & (X1_alu_cmd_o_2_iv_0_0 # U1_alu_cmd_o_1_3_0__romlut_10) # !U1_alu_cmd_o_1_3_0__rom_c & !X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_0;


--U1_alu_cmd_o_1_3_0__rom_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_0 at LC_X41_Y15_N2
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_0 = U1_alu_cmd_o_1_3_0__rom_0_c & (X1_alu_cmd_o_2_iv_0_0 # U1_alu_cmd_o_1_3_0__romlut_10) # !U1_alu_cmd_o_1_3_0__rom_0_c & !X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_4;


--T1_result_o_sn_m9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m9 at LC_X42_Y16_N8
--operation mode is normal

T1_result_o_sn_m9 = U1_alu_cmd_o_1_3_0__rom_2 & U1_alu_cmd_o_1_3_0__rom_1_x & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_1_x # !U1_alu_cmd_o_1_3_0__rom);


--T1_result_o_5[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[0] at LC_X38_Y15_N6
--operation mode is normal

T1_result_o_5[0] = U1_op_a_o_iv_0_0_0_m5 & (T1_result_o_5_a[0] & !U1_op_b_o_1_0_0_0 # !T1_result_o_5_a[0] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_0_m5 & (T1_result_o_5_a[0] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_0_0));


--T1_result_o_6[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6[0] at LC_X38_Y15_N9
--operation mode is normal

T1_result_o_6[0] = U1_alu_cmd_o_1_3_0__rom_2 & T1_result_o_6_a[0] # !U1_alu_cmd_o_1_3_0__rom_2 & (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_a_o_iv_0_0_6 # !U1_alu_cmd_o_1_3_0__rom_0 & T1_result_o_6_a[0]);


--X1_un1_s_intblock_85_0_a2_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0_a2_0_2_a at LC_X35_Y17_N5
--operation mode is normal

X1_un1_s_intblock_85_0_a2_0_2_a = Y1_command_o_0 & !Y1L6732 & Y1L3632;


--X1_un1_un9339_s_instr_category_2_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_0 at LC_X30_Y25_N3
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_0 = !X1_un1_un9339_s_instr_category_2_0_a12_0 & (Y1_command_o_0 # Y1_command_o_3 # !X1_un1_un9339_s_instr_category_2_0_a12_1_1);


--X1_un1_un9339_s_instr_category_2_0_o2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_1 at LC_X31_Y26_N5
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_1 = !X1_un1_un9339_s_instr_category_2_0_o2_1_a & (X1_un4685_s_instr_category_0_a2_0 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1) # !Y1L6932;


--X1_un1_un9339_s_instr_category_2_0_o2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_4 at LC_X30_Y26_N0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_4 = Y1L6932 & X1_un1_un9339_s_instr_category_2_0_o2_4_a & (!X1_un1_un9339_s_instr_category_2_0_a12_0_1 # !X1_un1_un294_s_instr_category_1_0_a2_1_1) # !Y1L6932 & !X1_un1_un9339_s_instr_category_2_0_a12_0_1;


--X1_un1_un9339_s_instr_category_2_0_o2_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_6 at LC_X30_Y25_N6
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_6 = !X1_un1_un9339_s_instr_category_2_0_a12_2 & X1_un1_un9339_s_instr_category_2_0_o2_3 & (!X1_un1_un9339_s_instr_category_2_0_a12_9_1 # !X1_un1_un781_s_instr_category_1_0_a2_2_0);


--X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 at LC_X31_Y20_N1
--operation mode is normal

X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 = Y1L6763Q & !Y1L3732 & E1_prog_data_o_4 & !E1_prog_data_o_6 # !Y1L6763Q & Y1L3732;


--X1_un7186_s_instr_category_i_i_a3_1_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s at LC_X32_Y20_N0
--operation mode is normal

X1_un7186_s_instr_category_i_i_a3_1_s = !Y1L2832 & (!E1_prog_data_o_5 & !E1_prog_data_o_4 # !Y1L6763Q);


--X1_un1_state_i_52_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_1 at LC_X26_Y25_N9
--operation mode is normal

X1_un1_state_i_52_0_a2_1 = !Y1_command_o_0 & X1_un4_s_intblock_0_0 & X1_N_2453_i_i_o2 & X1_un1_state_i_52_0_a2_1_a;


--X1_un1_state_i_52_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_0 at LC_X27_Y23_N4
--operation mode is normal

X1_un1_state_i_52_0_a2_0 = X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_un1_state_i_52_0_a2_0_a & X1_un4_s_intblock_0_0 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1_state_i_52_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_2 at LC_X27_Y23_N6
--operation mode is normal

X1_un1_state_i_52_0_a2_2 = !Y1L6932 & Y1L6732 & X1_un4_s_intblock_0_0 & X1_un1_state_i_52_0_a2_2_a;


--X1_un1_state_i_106_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_106_1 at LC_X29_Y22_N6
--operation mode is normal

X1_un1_state_i_106_1 = X1_N_2433_i_i & Y1L2932 & X1_un1_un781_s_instr_category_1_0_a6_0_4 & !Y1L6732;


--X1_un1_state_i_9_m_3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_9_m_3_0_a2_a at LC_X27_Y18_N6
--operation mode is normal

X1_un1_state_i_9_m_3_0_a2_a = !X1_un145_state_0_a2 & (Y1L3632 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_regs_wr_en_o_3_iv_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_6_a[1] at LC_X25_Y19_N7
--operation mode is normal

X1_regs_wr_en_o_3_iv_6_a[1] = Y1_b41_i_o3 & (!X1_un8929_s_instr_category_0_a3_1 # !X1_un1_un781_s_instr_category_1_0_a6_0_4) # !X1_un4_s_intblock_0_0;


--X1_un1_state_i_51_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_51_0_a2_0_1 at LC_X26_Y18_N4
--operation mode is normal

X1_un1_state_i_51_0_a2_0_1 = !Y1_command_o_0 & Y1L2932 & !Y1L6832 & X1_N_2399_i_i_o2;


--X1_un1_state_i_51_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_51_0_a at LC_X27_Y23_N2
--operation mode is normal

X1_un1_state_i_51_0_a = X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & (Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0);


--X1_un1_un161_s_instr_category_1_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2 at LC_X29_Y24_N8
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2 = X1_un611_s_instr_category_2_0_a2_0_0_a2_i # X1_un1_un161_s_instr_category_1_0_2_a # X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !Y1L2932;


--X1_un1_un161_s_instr_category_1_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_1 at LC_X29_Y21_N7
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_1 = !X1_un1_un161_s_instr_category_1_0_2_0_a2 & (X1_un1_un161_s_instr_category_1_0_1_a # !Y1L2932 # !X1_N_2399_i_i_o2);


--Y1_tcon_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5 at LC_X27_Y8_N2
--operation mode is normal

Y1_tcon_0_5_lut_out = Y1L9253 & (Y1_un1_gprbit_1527_1 # Y1_tcon_0_13_0[5]) # !Y1L9253 & !Y1_un1_gprbit_1527_1 & Y1_tcon_0_13_0[5];
Y1_tcon_0_5 = DFFEA(Y1_tcon_0_5_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_state_i_5_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_5_0_a2_a at LC_X26_Y16_N1
--operation mode is normal

X1_un1_state_i_5_0_a2_a = Y1_ip_1 & (!Y1_tcon_0_1 # !Y1L3101Q # !Y1L849Q);


--Y1_intpre_o_1_0_a4_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_3 at LC_X28_Y15_N9
--operation mode is normal

Y1_intpre_o_1_0_a4_3 = Y1L269Q & Y1L5001Q & Y1_tcon_0_7;


--X1_un1_state_i_11_i_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_11_i_0_o2 at LC_X27_Y16_N8
--operation mode is normal

X1_un1_state_i_11_i_0_o2 = !Y1_intpre_o_1_0_a4_0 & !X1_un1_state_i_11_i_0_a2 & (!X1_un1_state_i_226_i_0_o2_0 # !Y1_ip_1);


--Y1_tcon_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_1 at LC_X30_Y15_N2
--operation mode is normal

Y1_tcon_0_1_lut_out = Y1L7153 & (Y1_un1_gprbit_1527_1 # !Y1_tcon_0_13_a[1]) # !Y1L7153 & !Y1_un1_gprbit_1527_1 & !Y1_tcon_0_13_a[1];
Y1_tcon_0_1 = DFFEA(Y1_tcon_0_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_state_i_226_i_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o3_0 at LC_X26_Y16_N7
--operation mode is normal

X1_un1_state_i_226_i_0_o3_0 = !X1_un56_s_intblock & !Y1_intpre_o_1_0_a4_3 & Y1L1763Q & X1_un1_state_i_11_i_0_o2;


--X1_un1_state_i_226_i_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_0 at LC_X26_Y16_N0
--operation mode is normal

X1_un1_state_i_226_i_0_0 = Y1L259Q & !Y1_tcon_0_5 & (!Y1_tcon_0_1 # !Y1L849Q) # !Y1L259Q & (!Y1_tcon_0_1 # !Y1L849Q);


--X1_un1_state_i_225_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_225_0_a3 at LC_X26_Y16_N4
--operation mode is normal

X1_un1_state_i_225_0_a3 = Y1_tcon_0_7 & X1_un1_state_i_226_i_0_0 & X1_un1_state_i_226_i_0_o3_0 & X1_un1_state_i_225_0_a3_a;


--X1_un1_state_i_222_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_222_0_a3 at LC_X27_Y16_N5
--operation mode is normal

X1_un1_state_i_222_0_a3 = X1_un1_state_i_226_i_0_o3_0 & X1_un1_state_i_226_i_0_o2_0 & (!Y1L849Q # !Y1_tcon_0_1);


--X1_un1_s_intblock_111_5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_a at LC_X30_Y18_N1
--operation mode is normal

X1_un1_s_intblock_111_5_a = !X1_bdata_mux_o_1_iv_0_a2_0_0[0] # !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] # !Y1L6932 # !Y1_command_o_0;


--U1_addsub_o_1_rom_x is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_o_1_rom_x at LC_X40_Y17_N7
--operation mode is normal

U1_addsub_o_1_rom_x = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_2_iv_0_0 & U1_addsub_o_1_romlut_0 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_addsub_o_1_romlut & X1_alu_cmd_o_2_iv_0_0;


--W1_v_result_2_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c1 at LC_X38_Y13_N8
--operation mode is normal

W1_v_result_2_c1 = U1_opb_o_0_iv_0_1 & U1_opa_o_1_0_0 & !W1_v_result_2_c1_a # !U1_opb_o_0_iv_0_1 & (U1_opa_o_1_0_0 # !W1_v_result_2_c1_a);


--R1_un17_v_tmpda_sum2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum2_a at LC_X43_Y18_N8
--operation mode is normal

R1_un17_v_tmpda_sum2_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_4 # !Y1_acc_3;


--R1_un17_v_tmpda_sum1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum1_a at LC_X43_Y15_N8
--operation mode is normal

R1_un17_v_tmpda_sum1_a = !Y1_acc_1 & !Y1_acc_2 # !Y1_acc_3;


--R1_un17_v_tmpda_anc2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_anc2 at LC_X43_Y18_N1
--operation mode is normal

R1_un17_v_tmpda_anc2 = Y1_acc_5 & Y1_acc_6 & !R1_un17_v_tmpda_anc2_a;


--R1_un28_v_tmpda_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un28_v_tmpda_c1 at LC_X43_Y18_N3
--operation mode is normal

R1_un28_v_tmpda_c1 = Y1_acc_5 & !R1_un28_v_tmpda_c1_a & Y1_acc_6 # !Y1_acc_5 & R1_un28_v_tmpda_c1_a & !Y1_acc_6 # !U1_cy_o_0_iv_0_a2_4_0;


--U1_opb_o_0_iv_0_a2_3_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_0 at LC_X38_Y18_N2
--operation mode is normal

U1_opb_o_0_iv_0_a2_3_0 = !X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_3_iv_0 & U1_opb_o_iv_0_a2_3[0] # !X1_alu_cmd_o_3_iv_0 & U1_opb_o_0_iv_0_a2_3_a[1]);


--U1_opb_o_0_iv_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_o2_0 at LC_X39_Y18_N7
--operation mode is normal

U1_opb_o_0_iv_0_o2_0 = X1_alu_cmd_o_3_iv_0 & (!U1_opb_o_0_iv_0_a2_5[1] # !U1_cy_o_0_iv_0_a2_8[0]) # !X1_alu_cmd_o_3_iv_0 & !U1_cy_o_0_iv_0_a2_3[0];


--U1_opa_o_1_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0] at LC_X36_Y16_N9
--operation mode is normal

U1_opa_o_1_0_a2_2[0] = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_opa_o_1_0_a2_2_a[0] & (X1_alu_cmd_o_2_iv_i_i_0 $ !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_opa_o_1_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2[0] at LC_X40_Y14_N3
--operation mode is normal

U1_opa_o_1_0_o2[0] = U1_opa_o_1_0_o2_s_0_0 & (X1_alu_cmd_o_3_iv_0 # !U1_opa_o_1_0_o2_a[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--W1_un4_v_result_anc2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_anc2 at LC_X38_Y17_N7
--operation mode is normal

W1_un4_v_result_anc2 = !U1_opb_o_0_iv_0_2 & (U1_opb_o_0_iv_0_1 & !U1_opa_o_1_0_0 & V1_v_result_1_0 # !U1_opb_o_0_iv_0_1 & (V1_v_result_1_0 # !U1_opa_o_1_0_0));


--W1_v_result_2_c2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c2 at LC_X38_Y13_N0
--operation mode is normal

W1_v_result_2_c2 = !W1_v_result_2_bnc2_d & W1_v_result_2_bnc2 & (W1_v_result_2_c1 # !U1_opb_o_0_iv_0_2);


--W1_un4_v_result_bnc2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0 at LC_X39_Y17_N9
--operation mode is normal

W1_un4_v_result_bnc2_0 = W1L71 # U1_opa_o_1_0_1 # W1L61 & !V1_v_result_1_0;


--d_m6_0_m4 is d_m6_0_m4 at LC_X40_Y13_N9
--operation mode is normal

d_m6_0_m4 = U1_op_a_o_iv_0_0_3 & (d_m6_0_m4_a & !U1_op_b_o_1_0_3 # !d_m6_0_m4_a & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_3 & (d_m6_0_m4_a $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_3));


--d_m6_0_a3_a is d_m6_0_a3_a at LC_X40_Y13_N6
--operation mode is normal

d_m6_0_a3_a = A1L19 & (U1_op_a_o_iv_0_0_a[5] # A1L09) # !A1L19 & !U1_op_a_o_iv_0_0_2;


--U1_result_a_o_iv_0_0_a2_1[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[4] at LC_X43_Y14_N5
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[4] = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_4 $ (Y1_acc_3 & !R1_un9_v_tmpda1_c1));


--U1_opb_o_0_iv_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_1 at LC_X39_Y14_N9
--operation mode is normal

U1_opb_o_0_iv_0_1 = E1_prog_data_o_4 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_4) # !E1_prog_data_o_4 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_4);


--U1_result_a_o_iv_0_0_0_a[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_a[4] at LC_X40_Y13_N1
--operation mode is normal

U1_result_a_o_iv_0_0_0_a[4] = U1_opa_o_1_0_0 $ (U1_addsub_o_1_rom_x & V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & !V1_v_result_2_carry_4);


--U1_result_a_o_iv_0_0_3_m5_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_a2_0_a at LC_X36_Y14_N0
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_a2_0_a = Y1_acc_3 $ (R1_un5_v_cy # !Y1_acc_1 & !Y1_acc_2);


--U1_result_a_o_iv_0_0tt_3_m3_0_m2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0tt_3_m3_0_m2 at LC_X40_Y17_N1
--operation mode is normal

U1_result_a_o_iv_0_0tt_3_m3_0_m2 = U1_addsub_o_1_rom_x & V1_un3_v_result_add4 # !U1_addsub_o_1_rom_x & V1_v_result_2_add4;


--T1_result_o_7_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_3 at LC_X41_Y15_N8
--operation mode is normal

T1_result_o_7_3 = T1_result_o_sn_m9 & T1_result_o_5[3] # !T1_result_o_sn_m9 & T1_result_o_7_a[3];


--T1_result_o_7_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_6 at LC_X39_Y16_N0
--operation mode is normal

T1_result_o_7_6 = T1_result_o_sn_m9 & T1_result_o_5[6] # !T1_result_o_sn_m9 & T1_result_o_7_a[6];


--T1_result_o_7_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_1 at LC_X36_Y14_N1
--operation mode is normal

T1_result_o_7_1 = T1_result_o_sn_m9 & T1_result_o_sn_m9 & T1_result_o_5[1] # !T1_result_o_sn_m9 & !T1_result_o_7_a[1] & !T1_result_o_sn_m9;


--R1_un5_v_cy is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un5_v_cy at LC_X36_Y14_N5
--operation mode is normal

R1_un5_v_cy = !Y1_psw_o_6 & (R1_un9_v_tmpda1_c1 # !U1_cy_o_0_iv_0_a2_4_0 # !Y1_acc_3);


--U1_result_a_o_iv_0_0_1_m5_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2_0_a at LC_X36_Y14_N7
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2_0_a = !U1_ov_o_iv_0_o2 & (U1_addsub_o_1_rom_x & V1_un3_v_result_add2 # !U1_addsub_o_1_rom_x & V1_v_result_2_add2);


--V1_un3_v_result_add3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add3 at LC_X39_Y17_N4
--operation mode is arithmetic

V1_un3_v_result_add3 = U1_opa_o_1_0_a2_1_1_1 $ U1_opb_o_0_iv_0_0_1 $ !V1L02;

--V1_un3_v_result_carry_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_carry_3 at LC_X39_Y17_N4
--operation mode is arithmetic

V1_un3_v_result_carry_3 = V1L42;


--V1_v_result_2_add3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add3 at LC_X38_Y17_N4
--operation mode is arithmetic

V1_v_result_2_add3 = U1_opa_o_1_0_a2_1_1_1 $ U1_opb_o_0_iv_0_0_1 $ !V1L24;

--V1_v_result_2_carry_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_3 at LC_X38_Y17_N4
--operation mode is arithmetic

V1_v_result_2_carry_3 = V1L54;


--T1_result_o_7_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_2 at LC_X42_Y15_N0
--operation mode is normal

T1_result_o_7_2 = T1_result_o_sn_m9 & T1_result_o_5[2] # !T1_result_o_sn_m9 & T1_result_o_7_a[2];


--R1_un17_v_tmpda_sum3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum3 at LC_X43_Y16_N6
--operation mode is normal

R1_un17_v_tmpda_sum3 = U1_cy_o_0_iv_0_a2_4_0 & U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_anc2 $ Y1_acc_7);


--T1_result_o_7_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_7 at LC_X40_Y14_N8
--operation mode is normal

T1_result_o_7_7 = T1_result_o_sn_m9 & T1_result_o_5[7] # !T1_result_o_sn_m9 & T1_result_o_6[7];


--W1_v_lresult_2_sum1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_2_sum1_0 at LC_X38_Y14_N9
--operation mode is normal

W1_v_lresult_2_sum1_0 = U1_opa_o_1_0_3 $ U1_opb_o_0_iv_0_0_6;


--W1_v_result_2_c3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c3 at LC_X38_Y14_N2
--operation mode is normal

W1_v_result_2_c3 = U1_opb_o_0_iv_0_0_5 & !W1_v_result_2_bnc2_d & U1_opa_o_1_0_2 & !W1_v_result_2_c3_a # !U1_opb_o_0_iv_0_0_5 & (U1_opa_o_1_0_2 # !W1_v_result_2_bnc2_d & !W1_v_result_2_c3_a);


--W1_un4_v_result_c3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c3 at LC_X39_Y14_N6
--operation mode is normal

W1_un4_v_result_c3 = U1_opa_o_1_0_2 & (U1_opb_o_0_iv_0_0_5 # W1_un4_v_result_bnc2_0 & !W1_un4_v_result_anc2) # !U1_opa_o_1_0_2 & U1_opb_o_0_iv_0_0_5 & W1_un4_v_result_bnc2_0 & !W1_un4_v_result_anc2;


--Y1_p0_8_i_m4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[2] at LC_X31_Y15_N7
--operation mode is normal

Y1_p0_8_i_m4[2] = X1_regs_wr_en_o_3_iv_0 & Y1L0253 # !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;


--Y1_un1_gprbit_1527_102_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i at LC_X28_Y14_N0
--operation mode is normal

Y1_un1_gprbit_1527_102_i = Y1L2614 & !Y1L4052 & Y1_s_adr_1_iv[4] & !Y1L7053;


--Y1_un1_gprbit_1527_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_1 at LC_X30_Y10_N6
--operation mode is normal

Y1_un1_gprbit_1527_1 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1L1153 & Y1_un1_gprbit_1527_1_1_2;


--Y1_tcon_0_13_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[3] at LC_X30_Y10_N8
--operation mode is normal

Y1_tcon_0_13_0[3] = Y1_un1_gprbit_1528_68_s & (Y1_tcon_0_13_0_a[3] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[3] & !Y1_tcon_0_5_Z[3]) # !Y1_un1_gprbit_1528_68_s & !Y1_tcon_0_5_Z[3];


--Y1_s_inthigh_d_2_m_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh_d_2_m_0_a2 at LC_X28_Y17_N2
--operation mode is normal

Y1_s_inthigh_d_2_m_0_a2 = Y1L1763Q & Y1_state_o_i_0 & !X1_un1_state_i_226_i_0_o3_0 & X1_un4_s_intblock_0;


--Y1_intlow_en_o_0_iv_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intlow_en_o_0_iv_0_a3 at LC_X28_Y17_N9
--operation mode is normal

Y1_intlow_en_o_0_iv_0_a3 = X1_un4_s_intblock_0 & Y1_state_o_i_0 & X1_un1_state_i_226_i_0_o3_0 & !sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a;


--Y1_intpre_o_1_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_0_2 at LC_X32_Y16_N0
--operation mode is normal

Y1_intpre_o_1_0_a2_0_2 = Y1L549Q & !Y1L779Q;


--Y1_intpre_o_1_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_0 at LC_X30_Y15_N4
--operation mode is normal

Y1_intpre_o_1_0_a4_0 = Y1_tcon_0_1 & Y1L849Q & Y1L3101Q;


--Y1_intpre_o_1_0_a4_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_1 at LC_X33_Y18_N9
--operation mode is normal

Y1_intpre_o_1_0_a4_1 = !Y1L189Q & (X1_un1_state_i_226_1 # X1_un1_state_i_226_i_0_o2_0 # !Y1_intpre_o_1_0_a4_1_a);


--Y1_intpre_o_1_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_a at LC_X28_Y15_N1
--operation mode is normal

Y1_intpre_o_1_0_a2_a = !Y1_intpre_o_1_0_a4_3 & !X1_un56_s_intblock & (!Y1_tcon_0_5 # !Y1L159);


--X1_s_nextstate_iv_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_nextstate_iv_0_a[3] at LC_X34_Y24_N6
--operation mode is normal

X1_s_nextstate_iv_0_a[3] = !Y1_state_o_0 & Y1_state_o_i_0 & !X1_un1_s_intblock_85_0;


--FB1_ram_block1a10 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a10 at M4K_X49_Y26
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a10_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a10_PORT_A_address_reg = DFFE(FB1_ram_block1a10_PORT_A_address, FB1_ram_block1a10_clock_0, , , FB1_ram_block1a10_clock_enable_0);
FB1_ram_block1a10_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a10_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a10_PORT_A_data_out = MEMORY(, , FB1_ram_block1a10_PORT_A_address_reg, , , , , , FB1_ram_block1a10_clock_0, , FB1_ram_block1a10_clock_enable_0, , , );
FB1_ram_block1a10 = FB1_ram_block1a10_PORT_A_data_out[0];


--FB1_ram_block1a2 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a2 at M4K_X49_Y16
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a2_PORT_A_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
FB1_ram_block1a2_PORT_A_address_reg = DFFE(FB1_ram_block1a2_PORT_A_address, FB1_ram_block1a2_clock_0, , , FB1_ram_block1a2_clock_enable_0);
FB1_ram_block1a2_clock_0 = GLOBAL(L1__clk0);
FB1_ram_block1a2_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a2_PORT_A_data_out = MEMORY(, , FB1_ram_block1a2_PORT_A_address_reg, , , , , , FB1_ram_block1a2_clock_0, , FB1_ram_block1a2_clock_enable_0, , , );
FB1_ram_block1a2 = FB1_ram_block1a2_PORT_A_data_out[0];


--CB3L3 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result186w~10 at LC_X48_Y22_N5
--operation mode is normal

CB3L3 = FB1L3Q & FB1_ram_block1a10 # !FB1L3Q & FB1_ram_block1a2;


--AB1_ram_block1a10 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a10 at M4K_X19_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a10_PORT_A_data_in = Y1_acc_2;
AB1_ram_block1a10_PORT_A_data_in_reg = DFFE(AB1_ram_block1a10_PORT_A_data_in, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a10_PORT_A_address_reg = DFFE(AB1_ram_block1a10_PORT_A_address, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a10_PORT_B_address_reg = DFFE(AB1_ram_block1a10_PORT_B_address, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a10_PORT_A_write_enable, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_B_read_enable = VCC;
AB1_ram_block1a10_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a10_PORT_B_read_enable, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a10_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a10_PORT_B_data_out = MEMORY(AB1_ram_block1a10_PORT_A_data_in_reg, , AB1_ram_block1a10_PORT_A_address_reg, AB1_ram_block1a10_PORT_B_address_reg, AB1_ram_block1a10_PORT_A_write_enable_reg, AB1_ram_block1a10_PORT_B_read_enable_reg, , , AB1_ram_block1a10_clock_0, , AB1_ram_block1a10_clock_enable_0, , , );
AB1_ram_block1a10 = AB1_ram_block1a10_PORT_B_data_out[0];


--AB1_ram_block1a2 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a2 at M4K_X19_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a2_PORT_A_data_in = Y1_acc_2;
AB1_ram_block1a2_PORT_A_data_in_reg = DFFE(AB1_ram_block1a2_PORT_A_data_in, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a2_PORT_A_address_reg = DFFE(AB1_ram_block1a2_PORT_A_address, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_B_address = BUS(Y1L2711, Y1L4711, Y1L6711, Y1L8711, Y1L0811, Y1L2811, Y1L4811, Y1L6811, Y1L8811, Y1L0911, Y1L2911, Y1L4911);
AB1_ram_block1a2_PORT_B_address_reg = DFFE(AB1_ram_block1a2_PORT_B_address, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a2_PORT_A_write_enable, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_B_read_enable = VCC;
AB1_ram_block1a2_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a2_PORT_B_read_enable, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_clock_0 = GLOBAL(L1__clk0);
AB1_ram_block1a2_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a2_PORT_B_data_out = MEMORY(AB1_ram_block1a2_PORT_A_data_in_reg, , AB1_ram_block1a2_PORT_A_address_reg, AB1_ram_block1a2_PORT_B_address_reg, AB1_ram_block1a2_PORT_A_write_enable_reg, AB1_ram_block1a2_PORT_B_read_enable_reg, , , AB1_ram_block1a2_clock_0, , AB1_ram_block1a2_clock_enable_0, , , );
AB1_ram_block1a2 = AB1_ram_block1a2_PORT_B_data_out[0];


--CB1L3 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result186w~10 at LC_X21_Y22_N2
--operation mode is normal

CB1L3 = AB1L3Q & AB1_ram_block1a10 # !AB1L3Q & AB1_ram_block1a2;


--Y1L5742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]~42 at LC_X39_Y8_N7
--operation mode is normal

Y1L5742Q_lut_out = Y1_s_adr_2_iv_i_o3_2[1] & Y1_s_adr_2_iv_i_o3_1[1] & !Y1_s_adr_2_iv_i_m3[1] # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1];
Y1L5742Q = DFFEA(Y1L5742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un52_s_preadr_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un52_s_preadr_a at LC_X42_Y11_N3
--operation mode is normal

Y1_un52_s_preadr_a = !Y1L8842Q & Y1L3842Q & !Y1L9742Q & !Y1L2942Q;


--Y1_s_bit_data_8_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_7_0 at LC_X26_Y15_N2
--operation mode is normal

Y1_s_bit_data_8_7_0 = Y1L5742Q & Y1_s_bit_data_8_6_0 # !Y1L5742Q & Y1_s_bit_data_8_3_0_i_m3;


--Y1_bit_data_o_5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_5_a at LC_X25_Y15_N5
--operation mode is normal

Y1_bit_data_o_5_a = Y1L9742Q & !Y1_s_bit_data_10_6_0 # !Y1L9742Q & !Y1_s_bit_data_10_3_0;


--Y1_s_bit_data_5_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_7_0 at LC_X25_Y13_N3
--operation mode is normal

Y1_s_bit_data_5_7_0 = Y1L9742Q & Y1_s_bit_data_5_6_0 # !Y1L9742Q & Y1_s_bit_data_5_3_0;


--Y1_bit_data_o_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_1 at LC_X25_Y12_N9
--operation mode is normal

Y1_bit_data_o_1 = Y1_bit_data_o_1_c & (Y1_s_bit_data_2_6_0 # !Y1L9742Q) # !Y1_bit_data_o_1_c & Y1L9742Q & Y1_s_bit_data_1_6_0;


--Y1_bit_data_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_2 at LC_X43_Y10_N3
--operation mode is normal

Y1_bit_data_o_2 = Y1_bit_data_o_2_c & (Y1_s_bit_data_9_6_0 # !Y1L5742Q) # !Y1_bit_data_o_2_c & Y1L5742Q & Y1_s_bit_data_3_6_0;


--Y1_bit_data_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_4 at LC_X42_Y12_N0
--operation mode is normal

Y1_bit_data_o_4 = Y1_bit_data_o_4_a & Y1_s_bit_data_11_7_0 & !Y1L9742Q # !Y1_bit_data_o_4_a & (Y1_s_bit_data_11_7_0 # Y1L9742Q);


--Y1_bit_data_o_8_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_8_a at LC_X43_Y12_N2
--operation mode is normal

Y1_bit_data_o_8_a = M1_s_rb8 & !Y1_un52_s_preadr & !Y1_bit_data_o_3 # !M1_s_rb8 & (Y1_un52_s_preadr # !Y1_bit_data_o_3);


--Y1_s_bit_data_16_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_7_0 at LC_X37_Y4_N4
--operation mode is normal

Y1_s_bit_data_16_7_0 = Y1_s_bit_data_16_7_0_c & (Y1_s_bit_data_16_5_0 # !Y1L3742Q) # !Y1_s_bit_data_16_7_0_c & Y1L3742Q & Y1_s_bit_data_16_2_0;


--T1_un1_op_a_i is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|un1_op_a_i at LC_X40_Y15_N8
--operation mode is normal

T1_un1_op_a_i_carry_eqn = (!T1_lt_4 & T1L42) # (T1_lt_4 & T1L52);
T1_un1_op_a_i = !T1_un1_op_a_i_carry_eqn;


--U1_cy_o_iv_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a2_a[1] at LC_X43_Y16_N9
--operation mode is normal

U1_cy_o_iv_0_a2_a[1] = T1_result_o_sn_m13 & U1_cy_o_0_iv_0_o2_0_0 # !T1_result_o_sn_m13 & !U1_alu_cmd_o_1_3_0__rom_1_x & !U1_cy_o_0_iv_0_o2_0_0 & U1_alu_cmd_o_1_3_0__rom_2;


--U1_opb_o_iv_0_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_2_0 at LC_X39_Y18_N6
--operation mode is normal

U1_opb_o_iv_0_a2_2_0 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_opb_o_iv_0_a2_2_a[0] & (X1_alu_cmd_o_2_iv_i_i_0 $ !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_opa_o_1_0_o2_s_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2_s_0_0 at LC_X39_Y18_N4
--operation mode is normal

U1_opa_o_1_0_o2_s_0_0 = !U1_cy_o_0_iv_0_a2_3[0] & (U1L392 # !U1_cy_o_0_iv_0_a2_8[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--W1_v_lresult_1_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_1 at LC_X38_Y14_N4
--operation mode is normal

W1_v_lresult_1_1 = W1L53 & (!W1L43 # !W1_un4_v_result_c3) # !W1L53 & W1_v_result_2_c3 & !W1L43;


--X1_state_i_m_4_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_a[2] at LC_X31_Y18_N7
--operation mode is normal

X1_state_i_m_4_a[2] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (Y1L3632 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--Y1_un1_gprbit_1528_46_0_a2_0_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_0_s at LC_X28_Y11_N4
--operation mode is normal

Y1_un1_gprbit_1528_46_0_a2_0_s = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_0_0 & Y1L4152;


--Y1_un1_psw_o_m_d_0_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_0[7] at LC_X25_Y15_N0
--operation mode is normal

Y1_un1_psw_o_m_d_0_0[7] = X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0 # !Y1_un1_psw_o_m_d_0_0_a[7];


--Y1_un1_gprbit_1527_27_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_27_0_a2 at LC_X27_Y11_N1
--operation mode is normal

Y1_un1_gprbit_1527_27_0_a2 = !Y1L7053 & !Y1L4052 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1527_27_0_a2_0;


--Y1_un1_psw_o_m_d_0_2_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_2_a[7] at LC_X27_Y9_N1
--operation mode is normal

Y1_un1_psw_o_m_d_0_2_a[7] = Y1L7824 & (Y1_un1_gprbit_1527_67_0_o4 # Y1_un1_gprbit_1520_1_0_a5_3 & Y1_un1_gprbit_1528_89_a);


--Y1_un1_regs_wr_en_i_6_i_o2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_1_0 at LC_X29_Y11_N6
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_1_0 = X1_regs_wr_en_o_3_iv_0 # X1_regs_wr_en_o_2_iv_0 & (X1_regs_wr_en_o_3_iv_1 # !Y1_un1_gprbit_1527_67_0_o4);


--Y1_un1_gprbit_1528_75_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_75_0_a2 at LC_X27_Y11_N9
--operation mode is normal

Y1_un1_gprbit_1528_75_0_a2 = !Y1L7053 & !Y1L4052 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1528_75_0_a2_0;


--Y1_un1_gprbit_1528_55_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_55_0_a2 at LC_X28_Y11_N7
--operation mode is normal

Y1_un1_gprbit_1528_55_0_a2 = Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_98_0_a2_0_1;


--Y1_psw_31_1_s_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_s_0[7] at LC_X27_Y11_N6
--operation mode is normal

Y1_psw_31_1_s_0[7] = !Y1_un1_gprbit_1528_58_0_a2 & (!Y1_un1_gprbit_1527_82_i_i_a4 # !Y1_un1_gprbit_1527_82_i_o3_i_a4 # !Y1_un1_gprbit_1528_44_0);


--X1_bdata_mux_o_1_iv_0_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_1[0] at LC_X30_Y17_N2
--operation mode is normal

X1_bdata_mux_o_1_iv_0_1[0] = !X1_bdata_mux_o_1_iv_0_a2_1[0] & (X1_bdata_mux_o_1_iv_0_1_a[0] & !X1_bdata_mux_o_1_iv_0_a2_0_2[0] # !X1_un4_s_intblock_0_0);


--X1_un1_s_intblock_38_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_38_0 at LC_X34_Y17_N8
--operation mode is normal

X1_un1_s_intblock_38_0 = !Y1L3632 & Y1L6732 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_un9_s_command is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un9_s_command at LC_X28_Y22_N4
--operation mode is normal

Y1_un9_s_command = Y1_un9_s_command_a & !Y1_command_o_0 & Y1L6932 & Y1_un9_s_command_1;


--Y1_b41_i_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b41_i_o3 at LC_X25_Y18_N6
--operation mode is normal

Y1_b41_i_o3 = !Y1_un1_command_o_2 & !Y1_un1_command_o_4;


--X1_regs_wr_en_o_3_iv_7_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7_a[2] at LC_X26_Y20_N6
--operation mode is normal

X1_regs_wr_en_o_3_iv_7_a[2] = !X1_un1_un6645_s_instr_category_2_0_a2 & (!I_203_0 & !X1_un8929_s_instr_category_0_a3 # !Y1L6663Q);


--X1_un1_state_i_24_i_a2_i_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0_a at LC_X31_Y23_N9
--operation mode is normal

X1_un1_state_i_24_i_a2_i_a2_0_a = Y1_s_ir_3 & Y1L6763Q & !E1_prog_data_o_3 # !Y1_s_ir_3 & (!E1_prog_data_o_3 # !Y1L6763Q);


--X1_un1_un294_s_instr_category_1_0_a2_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_a2_1_1 at LC_X32_Y25_N7
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_a2_1_1 = !Y1L6832 & (Y1L6763Q & !E1_prog_data_o_6 # !Y1L6763Q & !Y1_s_ir_6);


--X1_un1_un1178_s_instr_category_2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1178_s_instr_category_2_0_0_a at LC_X26_Y25_N5
--operation mode is normal

X1_un1_un1178_s_instr_category_2_0_0_a = !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i;


--X1_wrx_mux_o_0_a2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|wrx_mux_o_0_a2_0_a2 at LC_X29_Y21_N5
--operation mode is normal

X1_wrx_mux_o_0_a2_0_a2 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2380_i_i_o2;


--X1_state_i_m_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_3[1] at LC_X28_Y21_N7
--operation mode is normal

X1_state_i_m_3[1] = X1_un4_s_intblock_0_0 & Y1L6663Q & (X1_un1_un294_s_instr_category_1_0_a4 # !X1_un1_un294_s_instr_category_1_0_0);


--X1_un1_s_intblock_47_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_47_1 at LC_X25_Y21_N7
--operation mode is normal

X1_un1_s_intblock_47_1 = Y1L6663Q & !X1_un4_s_intblock_0;


--X1_regs_wr_en_o_3_iv_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_2[2] at LC_X25_Y21_N1
--operation mode is normal

X1_regs_wr_en_o_3_iv_2[2] = X1_regs_wr_en_o_3_iv_2_a[2] & (X1_un4_s_intblock_0 # !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1L6663Q);


--X1_data_mux_o_1_iv_0_a2_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_0_a[3] at LC_X28_Y23_N1
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_0_a[3] = !Y1L7532 & Y1_command_o_0 # !X1_N_2453_i_i_o2 # !Y1L1763Q;


--X1_data_mux_o_1_iv_0_a2_3_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_3_0[3] at LC_X27_Y22_N7
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_3_0[3] = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & Y1_command_o_3 & Y1L2932 & !Y1L6732;


--X1_N_2377_i_0_a2_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2377_i_0_a2_s at LC_X33_Y21_N9
--operation mode is normal

X1_N_2377_i_0_a2_s = !Y1L9832 & (!E1_prog_data_o_6 & !E1_prog_data_o_0 # !Y1L6763Q);


--Y1_un1_command_o_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_a at LC_X29_Y23_N3
--operation mode is normal

Y1_un1_command_o_4_a = !Y1L6832 & (Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3);


--Y1_un1_command_o_4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_2 at LC_X29_Y24_N4
--operation mode is normal

Y1_un1_command_o_4_2 = Y1L2932 & (Y1L6763Q & E1_prog_data_o_7 # !Y1L6763Q & Y1_s_ir_7);


--Y1_un1_command_o_4_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_2_0 at LC_X30_Y20_N8
--operation mode is normal

Y1_un1_command_o_4_2_0 = !Y1L4532 & X1L99 & (!E1_prog_data_o_0 # !Y1L6763Q);


--X1_un1_s_intblock_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_10_a at LC_X28_Y18_N6
--operation mode is normal

X1_un1_s_intblock_10_a = !Y1L3632 & Y1_command_o_0 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & Y1L1763Q;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1] at LC_X32_Y19_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1] = !Y1L3632 & Y1L7532 & (Y1L1763Q # X1_un1_un2025_s_instr_category_0_a2_1_0_a2);


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] at LC_X32_Y20_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] = !Y1L2932 & !Y1_command_o_3 & !Y1L1532 & !Y1L6732;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] at LC_X32_Y20_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] = !Y1L6832 & !Y1L7532 & X1L0381 & Y1L3632;


--X1_alu_cmd_o_2_iv_0_a2_12_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1[4] at LC_X33_Y19_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_12_1[4] = Y1L1763Q & !Y1_command_o_3 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & Y1L3632;


--X1_state_i_m_23_i_5_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_5_a[2] at LC_X28_Y25_N2
--operation mode is normal

X1_state_i_m_23_i_5_a[2] = Y1L2932 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1L2932 & (!X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 # !X1_un1_s_instr_category_7_i_a6_0_1);


--X1_state_i_m_23_i_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_3[2] at LC_X29_Y21_N2
--operation mode is normal

X1_state_i_m_23_i_3[2] = !X1_N_2399_i_i_o2 & !X1_N_2433_i_i & !X1_N_2453_i_i_o2 & !X1_state_i_m_23_i_3_a[2];


--X1_un1_un15_s_instr_category_1_0_a3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_1_0_a3_0_1 at LC_X28_Y25_N6
--operation mode is normal

X1_un1_un15_s_instr_category_1_0_a3_0_1 = !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & Y1L7532 & !Y1L3632 & !Y1_command_o_3;


--X1_un1_un15_s_instr_category_1_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_1_0_a3 at LC_X28_Y25_N9
--operation mode is normal

X1_un1_un15_s_instr_category_1_0_a3 = Y1L3632 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_un15_s_instr_category_1_0_a3_a;


--X1_data_mux_o_2_iv_2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_a[1] at LC_X26_Y24_N1
--operation mode is normal

X1_data_mux_o_2_iv_2_a[1] = !Y1L6663Q & !Y1L1763Q # !X1_un4_s_intblock_0_0 # !Y1_b42;


--Y1_pc_comb_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[1] at LC_X41_Y17_N6
--operation mode is normal

Y1_pc_comb_5[1] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add1 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[1]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[1];


--Y1_pc_comb_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[1] at LC_X36_Y17_N7
--operation mode is normal

Y1_pc_comb_3[1] = Y1_pc_comb_3_c[1] & (Y1_pc[1] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[1] & Y1_s_reg_data_u_1 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[1] at LC_X36_Y17_N3
--operation mode is normal

Y1_pc_comb_9[1] = E1_prog_data_o_1 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[1]) # !E1_prog_data_o_1 & !Y1_pc_comb_9_a[1] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_s_help_11_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[1] at LC_X37_Y24_N4
--operation mode is normal

Y1_s_help_11_a[1] = X1_help_en_o_1_iv_2 & !Y1_s_reg_data_u_1 # !X1_help_en_o_1_iv_2 & !Y1_acc_1;


--Y1_s_help_11_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[1] at LC_X37_Y24_N3
--operation mode is normal

Y1_s_help_11_3[1] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_1 # !Y1_s_help_11_sn_m4_0_a3 & (!U1_result_a_o_iv_0_0_1_m5_0_a2 # !Y1_s_help32_2);


--Y1_un4_pc_plus1_combout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[1] at LC_X42_Y21_N0
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[1] = Y1_pc[0] $ Y1_pc[1];

--Y1L1044 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[1]~COUT0 at LC_X42_Y21_N0
--operation mode is arithmetic

Y1L1044_cout_0 = Y1_pc[0] & Y1_pc[1];
Y1L1044 = CARRY(Y1L1044_cout_0);

--Y1L2044 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[1]~COUT1 at LC_X42_Y21_N0
--operation mode is arithmetic

Y1L2044_cout_1 = Y1_pc[0] & Y1_pc[1];
Y1L2044 = CARRY(Y1L2044_cout_1);


--Y1_s_help16_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[1] at LC_X39_Y23_N2
--operation mode is normal

Y1_s_help16_6_a[1] = X1_help16_en_o_1_iv_0_0_0 & !Y1_un7_s_help16_combout[1] # !X1_help16_en_o_1_iv_0_0_0 & Y1_pc[1];


--Y1_s_help16[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[9] at LC_X38_Y22_N6
--operation mode is normal

Y1_s_help16[9]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[9] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[9]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[9];
Y1_s_help16[9] = DFFEA(Y1_s_help16[9]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_un5_pc_comb_add9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add9 at LC_X40_Y21_N1
--operation mode is arithmetic

Y1_un5_pc_comb_add9_carry_eqn = (!Y1_un5_pc_comb_carry_7 & Y1L8554) # (Y1_un5_pc_comb_carry_7 & Y1L9554);
Y1_un5_pc_comb_add9 = Y1_un4_pc_plus1_combout[9] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add9_carry_eqn;

--Y1L2654 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add9~COUT0 at LC_X40_Y21_N1
--operation mode is arithmetic

Y1L2654_cout_0 = Y1_un4_pc_plus1_combout[9] & !E1_prog_data_o_7 & !Y1L8554 # !Y1_un4_pc_plus1_combout[9] & (!Y1L8554 # !E1_prog_data_o_7);
Y1L2654 = CARRY(Y1L2654_cout_0);

--Y1L3654 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add9~COUT1 at LC_X40_Y21_N1
--operation mode is arithmetic

Y1L3654_cout_1 = Y1_un4_pc_plus1_combout[9] & !E1_prog_data_o_7 & !Y1L9554 # !Y1_un4_pc_plus1_combout[9] & (!Y1L9554 # !E1_prog_data_o_7);
Y1L3654 = CARRY(Y1L3654_cout_1);


--Y1_pc_comb_3_c[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[9] at LC_X37_Y16_N1
--operation mode is normal

Y1_pc_comb_3_c[9] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[9] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & !X1_pc_inc_en_o_2_iv_0 & Y1_un51_pc_comb_add9;


--Y1_un33_pc_comb_add9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add9 at LC_X39_Y21_N1
--operation mode is arithmetic

Y1_un33_pc_comb_add9_carry_eqn = (!Y1_un33_pc_comb_carry_7 & Y1L7074) # (Y1_un33_pc_comb_carry_7 & Y1L8074);
Y1_un33_pc_comb_add9 = Y1L142Q $ Y1_un33_pc_comb_add9_carry_eqn;

--Y1L1174 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add9~COUT0 at LC_X39_Y21_N1
--operation mode is arithmetic

Y1L1174_cout_0 = !Y1L7074 # !Y1L142Q;
Y1L1174 = CARRY(Y1L1174_cout_0);

--Y1L2174 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add9~COUT1 at LC_X39_Y21_N1
--operation mode is arithmetic

Y1L2174_cout_1 = !Y1L8074 # !Y1L142Q;
Y1L2174 = CARRY(Y1L2174_cout_1);


--Y1_pc_comb_9_c[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_c[9] at LC_X37_Y16_N3
--operation mode is normal

Y1_pc_comb_9_c[9] = X1_pc_inc_en_o_2_iv_0 & (Y1_s_help16[9] # X1_pc_inc_en_o_1_iv_i_i_0) # !X1_pc_inc_en_o_2_iv_0 & Y1L2522Q & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[2] at LC_X40_Y19_N4
--operation mode is normal

Y1_pc_comb_11_a[2] = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (X1L8401 & !Y1_pc_comb_3[2] # !X1L8401 & !Y1_pc_comb_5[2]) # !X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & !Y1_pc_comb_5[2];


--Y1_pc_comb_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[2] at LC_X40_Y19_N5
--operation mode is normal

Y1_pc_comb_10[2] = X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[2] # !X1_pc_inc_en_o_0_iv_0_0 & Y1_pc[2];


--Y1_un4_pc_plus1_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[2] at LC_X43_Y21_N1
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[2] = Y1_pc[2] $ Y1L3444;

--Y1L4044 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[2]~COUT0 at LC_X43_Y21_N1
--operation mode is arithmetic

Y1L4044_cout_0 = !Y1L3444 # !Y1_pc[3] # !Y1_pc[2];
Y1L4044 = CARRY(Y1L4044_cout_0);

--Y1L5044 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[2]~COUT1 at LC_X43_Y21_N1
--operation mode is arithmetic

Y1L5044_cout_1 = !Y1L4444 # !Y1_pc[3] # !Y1_pc[2];
Y1L5044 = CARRY(Y1L5044_cout_1);


--Y1_s_help16_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[2] at LC_X41_Y23_N9
--operation mode is normal

Y1_s_help16_6_a[2] = Y1_un7_s_help16_combout[2] & !Y1_un4_pc_plus2_combout[2] & X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[2] & (!X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[2]);


--Y1_s_help16[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[10] at LC_X38_Y22_N9
--operation mode is normal

Y1_s_help16[10]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[10] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[10]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[10];
Y1_s_help16[10] = DFFEA(Y1_s_help16[10]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_un5_pc_comb_add10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add10 at LC_X40_Y21_N2
--operation mode is arithmetic

Y1_un5_pc_comb_add10_carry_eqn = (!Y1_un5_pc_comb_carry_7 & Y1L2654) # (Y1_un5_pc_comb_carry_7 & Y1L3654);
Y1_un5_pc_comb_add10 = Y1_un4_pc_plus1_combout[10] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add10_carry_eqn;

--Y1L6654 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add10~COUT0 at LC_X40_Y21_N2
--operation mode is arithmetic

Y1L6654_cout_0 = Y1_un4_pc_plus1_combout[10] & (E1_prog_data_o_7 # !Y1L2654) # !Y1_un4_pc_plus1_combout[10] & E1_prog_data_o_7 & !Y1L2654;
Y1L6654 = CARRY(Y1L6654_cout_0);

--Y1L7654 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add10~COUT1 at LC_X40_Y21_N2
--operation mode is arithmetic

Y1L7654_cout_1 = Y1_un4_pc_plus1_combout[10] & (E1_prog_data_o_7 # !Y1L3654) # !Y1_un4_pc_plus1_combout[10] & E1_prog_data_o_7 & !Y1L3654;
Y1L7654 = CARRY(Y1L7654_cout_1);


--Y1_pc_comb_3_c[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[10] at LC_X38_Y19_N1
--operation mode is normal

Y1_pc_comb_3_c[10] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[10] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add10 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un33_pc_comb_add10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add10 at LC_X39_Y21_N2
--operation mode is arithmetic

Y1_un33_pc_comb_add10_carry_eqn = (!Y1_un33_pc_comb_carry_7 & Y1L1174) # (Y1_un33_pc_comb_carry_7 & Y1L2174);
Y1_un33_pc_comb_add10 = Y1L342Q $ !Y1_un33_pc_comb_add10_carry_eqn;

--Y1L5174 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add10~COUT0 at LC_X39_Y21_N2
--operation mode is arithmetic

Y1L5174_cout_0 = Y1L342Q & !Y1L1174;
Y1L5174 = CARRY(Y1L5174_cout_0);

--Y1L6174 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add10~COUT1 at LC_X39_Y21_N2
--operation mode is arithmetic

Y1L6174_cout_1 = Y1L342Q & !Y1L2174;
Y1L6174 = CARRY(Y1L6174_cout_1);


--Y1_pc_comb_9_c[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_c[10] at LC_X38_Y19_N6
--operation mode is normal

Y1_pc_comb_9_c[10] = X1_pc_inc_en_o_2_iv_0 & (Y1_s_help16[10] # X1_pc_inc_en_o_1_iv_i_i_0) # !X1_pc_inc_en_o_2_iv_0 & Y1_s_help_2 & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[3] at LC_X40_Y20_N2
--operation mode is normal

Y1_pc_comb_11_a[3] = Y1_pc_comb_5[3] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[3] # !Y1_pc_comb_5[3] & (!Y1_pc_comb_3[3] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[3] at LC_X40_Y20_N5
--operation mode is normal

Y1_pc_comb_10[3] = Y1_pc[3] & (Y1_pc_comb_9[3] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[3] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[3];


--Y1_un4_pc_plus1_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[3] at LC_X42_Y21_N1
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[3] = Y1_pc[3] $ (Y1_pc[2] & Y1L1044);

--Y1L7044 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[3]~COUT0 at LC_X42_Y21_N1
--operation mode is arithmetic

Y1L7044_cout_0 = !Y1L1044 # !Y1_pc[2] # !Y1_pc[3];
Y1L7044 = CARRY(Y1L7044_cout_0);

--Y1L8044 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[3]~COUT1 at LC_X42_Y21_N1
--operation mode is arithmetic

Y1L8044_cout_1 = !Y1L2044 # !Y1_pc[2] # !Y1_pc[3];
Y1L8044 = CARRY(Y1L8044_cout_1);


--Y1_s_help16_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[3] at LC_X41_Y24_N2
--operation mode is normal

Y1_s_help16_6_a[3] = Y1_un4_pc_plus2_combout[3] & X1_help16_en_o_1_iv_0_0_0 & !Y1_un7_s_help16_combout[3] # !Y1_un4_pc_plus2_combout[3] & (!Y1_un7_s_help16_combout[3] # !X1_help16_en_o_1_iv_0_0_0);


--Y1_s_help16[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11] at LC_X41_Y22_N8
--operation mode is normal

Y1_s_help16[11]_lut_out = X1_state_i_m_4_1_0 & (X1_un1_state_i_34_0_a2_2_0 & Y1_un4_pc_plus1_combout[11] # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[11]) # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[11];
Y1_s_help16[11] = DFFEA(Y1_s_help16[11]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_help16_en_i_1_i, , );


--Y1_un5_pc_comb_add11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add11 at LC_X40_Y21_N3
--operation mode is arithmetic

Y1_un5_pc_comb_add11_carry_eqn = (!Y1_un5_pc_comb_carry_7 & Y1L6654) # (Y1_un5_pc_comb_carry_7 & Y1L7654);
Y1_un5_pc_comb_add11 = Y1_un4_pc_plus1_combout[11] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add11_carry_eqn;

--Y1L0754 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add11~COUT0 at LC_X40_Y21_N3
--operation mode is arithmetic

Y1L0754_cout_0 = Y1_un4_pc_plus1_combout[11] & !E1_prog_data_o_7 & !Y1L6654 # !Y1_un4_pc_plus1_combout[11] & (!Y1L6654 # !E1_prog_data_o_7);
Y1L0754 = CARRY(Y1L0754_cout_0);

--Y1L1754 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add11~COUT1 at LC_X40_Y21_N3
--operation mode is arithmetic

Y1L1754_cout_1 = Y1_un4_pc_plus1_combout[11] & !E1_prog_data_o_7 & !Y1L7654 # !Y1_un4_pc_plus1_combout[11] & (!Y1L7654 # !E1_prog_data_o_7);
Y1L1754 = CARRY(Y1L1754_cout_1);


--Y1_pc_comb_3_c[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[11] at LC_X41_Y19_N3
--operation mode is normal

Y1_pc_comb_3_c[11] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[11] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add11 & !X1_pc_inc_en_o_2_iv_0;


--Y1_b42_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b42_a at LC_X32_Y24_N8
--operation mode is normal

Y1_b42_a = !Y1_command_o_3 & !Y1L6732 & !Y1L2932;


--Y1_un7_s_help16_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[4] at LC_X42_Y23_N2
--operation mode is arithmetic

Y1_un7_s_help16_combout[4] = Y1_pc[4] $ !Y1L0264;

--Y1L6264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[4]~COUT0 at LC_X42_Y23_N2
--operation mode is arithmetic

Y1L6264_cout_0 = Y1_pc[4] & Y1_pc[5] & !Y1L0264;
Y1L6264 = CARRY(Y1L6264_cout_0);

--Y1L7264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[4]~COUT1 at LC_X42_Y23_N2
--operation mode is arithmetic

Y1L7264_cout_1 = Y1_pc[4] & Y1_pc[5] & !Y1L1264;
Y1L7264 = CARRY(Y1L7264_cout_1);


--Y1_pc_comb_6_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[12] at LC_X37_Y23_N2
--operation mode is normal

Y1_pc_comb_6_a[12] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add12) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[12];


--Y1_pc_comb_3[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[12] at LC_X37_Y23_N4
--operation mode is normal

Y1_pc_comb_3[12] = Y1_pc_comb_3_c[12] & (Y1_pc[12] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[12] & Y1L1622Q & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[12] at LC_X37_Y23_N0
--operation mode is normal

Y1_pc_comb_9[12] = X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_9_a[12] # !X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[12] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1L1622Q);


--Y1_pc_comb_5[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[4] at LC_X41_Y20_N8
--operation mode is normal

Y1_pc_comb_5[4] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add4 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[4]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[4];


--Y1_pc_comb_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[4] at LC_X41_Y20_N1
--operation mode is normal

Y1_pc_comb_3[4] = Y1_pc_comb_3_c[4] & (Y1_pc[4] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[4] & Y1_s_reg_data_u_4 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[4] at LC_X41_Y20_N4
--operation mode is normal

Y1_pc_comb_9[4] = Y1_pc_comb_9_a[4] & E1_prog_data_o_4 & (X1_pc_inc_en_o_1_iv_i_i_0 $ !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_9_a[4] & (E1_prog_data_o_4 # X1_pc_inc_en_o_1_iv_i_i_0 $ X1_pc_inc_en_o_2_iv_0);


--Y1_un4_pc_plus1_combout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[12] at LC_X43_Y21_N6
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[12]_carry_eqn = (!Y1_un4_pc_plus1_cout[8] & Y1L8244) # (Y1_un4_pc_plus1_cout[8] & Y1L9244);
Y1_un4_pc_plus1_combout[12] = Y1_pc[12] $ !Y1_un4_pc_plus1_combout[12]_carry_eqn;

--Y1L4344 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[12]~COUT0 at LC_X43_Y21_N6
--operation mode is arithmetic

Y1L4344_cout_0 = Y1_pc[12] & Y1_pc[13] & !Y1L8244;
Y1L4344 = CARRY(Y1L4344_cout_0);

--Y1L5344 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[12]~COUT1 at LC_X43_Y21_N6
--operation mode is arithmetic

Y1L5344_cout_1 = Y1_pc[12] & Y1_pc[13] & !Y1L9244;
Y1L5344 = CARRY(Y1L5344_cout_1);


--Y1_s_help16_6_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[12] at LC_X39_Y23_N1
--operation mode is normal

Y1_s_help16_6_a[12] = Y1_un7_s_help16_combout[12] & !X1_help16_en_o_1_iv_0_0_0 & !Y1_un4_pc_plus2_combout[12] # !Y1_un7_s_help16_combout[12] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[12]);


--Y1_un7_s_help16_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[5] at LC_X40_Y23_N2
--operation mode is arithmetic

Y1_un7_s_help16_combout[5] = Y1_pc[5] $ (Y1_pc[4] & !Y1L3264);

--Y1L9264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[5]~COUT0 at LC_X40_Y23_N2
--operation mode is arithmetic

Y1L9264_cout_0 = Y1_pc[5] & Y1_pc[4] & !Y1L3264;
Y1L9264 = CARRY(Y1L9264_cout_0);

--Y1L0364 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[5]~COUT1 at LC_X40_Y23_N2
--operation mode is arithmetic

Y1L0364_cout_1 = Y1_pc[5] & Y1_pc[4] & !Y1L4264;
Y1L0364 = CARRY(Y1L0364_cout_1);


--Y1_pc_comb_6_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[13] at LC_X38_Y16_N9
--operation mode is normal

Y1_pc_comb_6_a[13] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add13) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[13];


--Y1_pc_comb_3[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[13] at LC_X38_Y16_N2
--operation mode is normal

Y1_pc_comb_3[13] = Y1_pc_comb_3_c[13] & (Y1_pc[13] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[13] & Y1L7622Q & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[13] at LC_X36_Y19_N5
--operation mode is normal

Y1_pc_comb_9[13] = X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_9_a[13] # !X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[13] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1L7622Q);


--Y1_pc_comb_5[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[5] at LC_X37_Y17_N5
--operation mode is normal

Y1_pc_comb_5[5] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add5 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[5]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[5];


--Y1_pc_comb_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[5] at LC_X37_Y17_N0
--operation mode is normal

Y1_pc_comb_3[5] = Y1_pc_comb_3_c[5] & (Y1_pc[5] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[5] & Y1_s_reg_data_u_5 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[5] at LC_X37_Y17_N7
--operation mode is normal

Y1_pc_comb_9[5] = X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & E1_prog_data_o_5 # !X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[5]) # !X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[5] # !X1_pc_inc_en_o_1_iv_i_i_0 & E1_prog_data_o_5);


--Y1_un4_pc_plus1_combout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[13] at LC_X42_Y21_N6
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[13]_carry_eqn = (!Y1_un4_pc_plus1_cout[9] & Y1L1344) # (Y1_un4_pc_plus1_cout[9] & Y1L2344);
Y1_un4_pc_plus1_combout[13] = Y1_pc[13] $ (Y1_pc[12] & !Y1_un4_pc_plus1_combout[13]_carry_eqn);

--Y1L7344 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[13]~COUT0 at LC_X42_Y21_N6
--operation mode is arithmetic

Y1L7344_cout_0 = Y1_pc[13] & Y1_pc[12] & !Y1L1344;
Y1L7344 = CARRY(Y1L7344_cout_0);

--Y1L8344 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[13]~COUT1 at LC_X42_Y21_N6
--operation mode is arithmetic

Y1L8344_cout_1 = Y1_pc[13] & Y1_pc[12] & !Y1L2344;
Y1L8344 = CARRY(Y1L8344_cout_1);


--Y1_s_help16_6_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[13] at LC_X41_Y23_N8
--operation mode is normal

Y1_s_help16_6_a[13] = Y1_un7_s_help16_combout[13] & X1_help16_en_o_1_iv_0_0 & !Y1_un4_pc_plus2_combout[13] # !Y1_un7_s_help16_combout[13] & (!Y1_un4_pc_plus2_combout[13] # !X1_help16_en_o_1_iv_0_0);


--Y1_un7_s_help16_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[6] at LC_X42_Y23_N3
--operation mode is arithmetic

Y1_un7_s_help16_combout[6] = Y1_pc[6] $ Y1L6264;

--Y1L2364 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[6]~COUT0 at LC_X42_Y23_N3
--operation mode is arithmetic

Y1L2364_cout_0 = !Y1L6264 # !Y1_pc[6] # !Y1_pc[7];
Y1L2364 = CARRY(Y1L2364_cout_0);

--Y1L3364 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[6]~COUT1 at LC_X42_Y23_N3
--operation mode is arithmetic

Y1L3364_cout_1 = !Y1L7264 # !Y1_pc[6] # !Y1_pc[7];
Y1L3364 = CARRY(Y1L3364_cout_1);


--Y1_s_reg_data_30_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[6] at LC_X40_Y12_N2
--operation mode is normal

Y1_s_reg_data_30_a[6] = Y1L1842Q & (Y1L8942Q & !Y1_s_reg_data_22[6] # !Y1L8942Q & !Y1_s_reg_data_23[6]) # !Y1L1842Q & !Y1_s_reg_data_23[6];


--Y1_s_reg_data_28[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[6] at LC_X40_Y6_N3
--operation mode is normal

Y1_s_reg_data_28[6] = Y1_s_reg_data_sn_m13 & !Y1_s_reg_data_28_a[6] # !Y1_s_reg_data_sn_m13 & Y1_s_reg_data_25[6];


--Y1_s_reg_data_18[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[6] at LC_X44_Y16_N1
--operation mode is normal

Y1_s_reg_data_18[6] = Y1_s_reg_data_18_c[6] & (Y1_b[6] # !Y1L2942Q) # !Y1_s_reg_data_18_c[6] & Y1L2942Q & Y1_acc_6;


--Y1_s_reg_data_21[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[6] at LC_X40_Y9_N7
--operation mode is normal

Y1_s_reg_data_21[6] = Y1L1842Q & !Y1_s_reg_data_21_a[6] # !Y1L1842Q & Y1_s_reg_data_18[6];


--Y1_pc_comb_10_d[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d[14] at LC_X35_Y19_N4
--operation mode is normal

Y1_pc_comb_10_d[14] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_s_help16[14] # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_10_d_a[14]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_10_d_a[14];


--Y1_pc_comb_10_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_a[14] at LC_X35_Y19_N9
--operation mode is normal

Y1_pc_comb_10_a[14] = Y1_un33_pc_comb_add14 & !Y1_s_help16[14] & X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add14 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[14]);


--Y1_pc_comb_6_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[14] at LC_X35_Y19_N5
--operation mode is normal

Y1_pc_comb_6_a[14] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add14) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[14];


--Y1_pc_comb_3[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[14] at LC_X35_Y19_N8
--operation mode is normal

Y1_pc_comb_3[14] = Y1_pc_comb_3_c[14] & (Y1_pc[14] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[14] & Y1L2722Q & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_5[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[6] at LC_X41_Y17_N4
--operation mode is normal

Y1_pc_comb_5[6] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add6 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[6]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[6];


--Y1_pc_comb_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[6] at LC_X41_Y17_N8
--operation mode is normal

Y1_pc_comb_3[6] = Y1_pc_comb_3_c[6] & (Y1_pc[6] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[6] & Y1_s_reg_data_u_6 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[6] at LC_X41_Y17_N0
--operation mode is normal

Y1_pc_comb_9[6] = E1_prog_data_o_6 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[6]) # !E1_prog_data_o_6 & !Y1_pc_comb_9_a[6] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_combout[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[14] at LC_X43_Y21_N7
--operation mode is normal

Y1_un4_pc_plus1_combout[14]_carry_eqn = (!Y1_un4_pc_plus1_cout[8] & Y1L4344) # (Y1_un4_pc_plus1_cout[8] & Y1L5344);
Y1_un4_pc_plus1_combout[14] = Y1_un4_pc_plus1_combout[14]_carry_eqn $ Y1_pc[14];


--Y1_s_help16_6_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[14] at LC_X42_Y22_N0
--operation mode is normal

Y1_s_help16_6_a[14] = Y1_un7_s_help16_combout[14] & !Y1_un4_pc_plus2_combout[14] & !X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[14] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[14]);


--Y1_un7_s_help16_combout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[7] at LC_X40_Y23_N3
--operation mode is arithmetic

Y1_un7_s_help16_combout[7] = Y1_pc[7] $ (Y1_pc[6] & Y1L9264);

--Y1L5364 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[7]~COUT0 at LC_X40_Y23_N3
--operation mode is arithmetic

Y1L5364_cout_0 = !Y1L9264 # !Y1_pc[6] # !Y1_pc[7];
Y1L5364 = CARRY(Y1L5364_cout_0);

--Y1L6364 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[7]~COUT1 at LC_X40_Y23_N3
--operation mode is arithmetic

Y1L6364_cout_1 = !Y1L0364 # !Y1_pc[6] # !Y1_pc[7];
Y1L6364 = CARRY(Y1L6364_cout_1);


--Y1_s_reg_data_30[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[7] at LC_X30_Y5_N6
--operation mode is normal

Y1_s_reg_data_30[7] = Y1_s_reg_data_28[7] & (Y1_s_reg_data_sn_m26_0 # !Y1_s_reg_data_30_a[7]) # !Y1_s_reg_data_28[7] & !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[7];


--Y1_s_reg_data_29[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[7] at LC_X32_Y16_N7
--operation mode is normal

Y1_s_reg_data_29[7] = Y1L5942Q & !Y1_s_reg_data_29_a[7] # !Y1L5942Q & Y1_s_reg_data_27[7];


--Y1_pc_comb_10_d[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d[15] at LC_X38_Y20_N8
--operation mode is normal

Y1_pc_comb_10_d[15] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_s_help16[15] # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_10_d_a[15]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_10_d_a[15];


--Y1_pc_comb_10_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_a[15] at LC_X38_Y19_N0
--operation mode is normal

Y1_pc_comb_10_a[15] = Y1_s_help16[15] & !Y1_un33_pc_comb_add15 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[15] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add15);


--Y1_pc_comb_6_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[15] at LC_X39_Y19_N5
--operation mode is normal

Y1_pc_comb_6_a[15] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add15) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[15];


--Y1_pc_comb_3[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[15] at LC_X37_Y19_N6
--operation mode is normal

Y1_pc_comb_3[15] = Y1_pc_comb_3_c[15] & (Y1_pc[15] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[15] & Y1L6722Q & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_5[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[7] at LC_X35_Y16_N8
--operation mode is normal

Y1_pc_comb_5[7] = X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_0_iv_0_0 & Y1_un5_pc_comb_add7 # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[7]) # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[7];


--Y1_pc_comb_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[7] at LC_X35_Y16_N7
--operation mode is normal

Y1_pc_comb_3[7] = Y1_pc_comb_3_c[7] & (Y1_pc[7] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[7] & Y1_s_reg_data_u_7 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[7] at LC_X35_Y16_N0
--operation mode is normal

Y1_pc_comb_9[7] = E1_prog_data_o_7 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[7]) # !E1_prog_data_o_7 & !Y1_pc_comb_9_a[7] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_combout[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[15] at LC_X42_Y21_N7
--operation mode is normal

Y1_un4_pc_plus1_combout[15]_carry_eqn = (!Y1_un4_pc_plus1_cout[9] & Y1L7344) # (Y1_un4_pc_plus1_cout[9] & Y1L8344);
Y1_un4_pc_plus1_combout[15] = Y1_pc[15] $ (Y1_pc[14] & Y1_un4_pc_plus1_combout[15]_carry_eqn);


--Y1_s_help16_6_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[15] at LC_X40_Y24_N1
--operation mode is normal

Y1_s_help16_6_a[15] = Y1_un4_pc_plus2_combout[15] & X1_help16_en_o_1_iv_0_0_0 & !Y1_un7_s_help16_combout[15] # !Y1_un4_pc_plus2_combout[15] & (!Y1_un7_s_help16_combout[15] # !X1_help16_en_o_1_iv_0_0_0);


--I_298_a is I_298_a at LC_X44_Y11_N5
--operation mode is normal

I_298_a = Y1_sbuf_0_2 & !M1_s_tran_sh_3 & I_413 # !Y1_sbuf_0_2 & (!I_413 # !M1_s_tran_sh_3);


--I_288 is I_288 at LC_X44_Y11_N8
--operation mode is normal

I_288 = I_405 & I_288_a # !I_405 & (Y1_scon_0_6 & !Y1_sbuf_0_2 # !Y1_scon_0_6 & I_288_a);


--M1_un1_un22_s_mode_48_0_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_2_a at LC_X46_Y18_N7
--operation mode is normal

M1_un1_un22_s_mode_48_0_2_a = !M1_s_tran_state_2 & !M1_s_tran_state_1 & M1_s_tran_state_3;


--M1_un1_un22_s_mode_48_0_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_1_a at LC_X46_Y18_N5
--operation mode is normal

M1_un1_un22_s_mode_48_0_1_a = M1_s_tran_state_0 & !Y1_scon_0_7 & !M1_s_tran_state_1 & Y1_scon_0_6 # !M1_s_tran_state_0 & (Y1_scon_0_7 # !M1_s_tran_state_1);


--N1_tf1_o is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|tf1_o at LC_X27_Y5_N2
--operation mode is normal

N1_tf1_o_lut_out = N1_un33_s_tmr_ctr1_en_0_a2 & N1_un1_s_tf115_12_i_a2_1 & N1_un1_tmod_i_26_0_a2_0_1 # !N1_un1_tmod_i_26_0_0;
N1_tf1_o = DFFEA(N1_tf1_o_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_N_2576_i, , );


--M1_s_recv_state_2_0_a3_1[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_1[0] at LC_X45_Y16_N4
--operation mode is normal

M1_s_recv_state_2_0_a3_1[0] = !Y1_scon_0_6 & M1_s_recv_state[0] & M1_s_recv_state_2_0_a3_1_a[0] & M1_un1_un18_s_mode_19_0_o3_1;


--M1_s_recv_state_2_0_a3_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_2[0] at LC_X46_Y15_N8
--operation mode is normal

M1_s_recv_state_2_0_a3_2[0] = !M1_s_recv_state[1] & M1_s_recv_state[0] & M1_un1_un18_s_mode_19_0_o3_1 & M1_s_recv_state_2_0_a3_2_a[0];


--M1_s_recv_state_2_0_o3_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3_2[0] at LC_X45_Y15_N9
--operation mode is normal

M1_s_recv_state_2_0_o3_2[0] = M1_s_recv_state_2_0_o3_0[0] & !M1_s_recv_state_2_0_a3_3[0] & !M1_s_recv_state_2_0_a3[0];


--M1_v_rxstep_62_0_iv_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_a2_a[0] at LC_X45_Y14_N5
--operation mode is normal

M1_v_rxstep_62_0_iv_0_a2_a[0] = !M1_s_rxm13_ff1 & M1_s_rxm13_ff0 & !M1_s_recv_state[0];


--M1_un1_un22_s_mode_38_0_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a3 at LC_X45_Y13_N8
--operation mode is normal

M1_un1_un22_s_mode_38_0_a3 = !M1_N_450_i & Y1_scon_0_4 & M1_s_recv_sh_59_i_a3[0];


--M1_v_rxstep_62_0_iv_0_m2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_m2_a[0] at LC_X45_Y13_N5
--operation mode is normal

M1_v_rxstep_62_0_iv_0_m2_a[0] = !M1_un1_un22_s_mode_51_i_o3_2 & M1_s_rxm13_ff0 & !M1_s_rxm13_ff1;


--M1_v_rxstep_62_0_iv_0_o3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3[0] at LC_X46_Y12_N1
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3[0] = M1_v_rxstep_62_0_iv_0_o3_2[0] & (!M1_v_rxstep_62_0_iv_0_o3_a[0] & !M1_un1_un22_s_mode_38_0_a3 # !Y1_scon_0_7);


--Y1_s_reg_data_sn_m18_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m18_1 at LC_X39_Y12_N4
--operation mode is normal

Y1_s_reg_data_sn_m18_1 = !Y1L2942Q & !Y1L8842Q & !Y1L9742Q;


--Y1_s_reg_data_22[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[4] at LC_X40_Y10_N2
--operation mode is normal

Y1_s_reg_data_22[4] = Y1L5742Q & !Y1_s_reg_data_22_a[4] # !Y1L5742Q & Y1_s_reg_data_3[4];


--Y1_s_reg_data_23[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23[4] at LC_X40_Y9_N9
--operation mode is normal

Y1_s_reg_data_23[4] = Y1_s_reg_data_23_a[4] & Y1_s_reg_data_5[4] & !Y1L8942Q # !Y1_s_reg_data_23_a[4] & (Y1_s_reg_data_5[4] # Y1L8942Q);


--Y1_s_reg_data_sn_m29_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29_a at LC_X40_Y12_N7
--operation mode is normal

Y1_s_reg_data_sn_m29_a = Y1L1842Q & (Y1L5742Q & !Y1_s_reg_data_sn_m18_1 # !Y1L5742Q & Y1L0942Q) # !Y1L1842Q & !Y1_s_reg_data_sn_m18_1;


--Y1_s_reg_data_sn_m23_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m23_1_a at LC_X44_Y14_N8
--operation mode is normal

Y1_s_reg_data_sn_m23_1_a = Y1L3742Q & Y1L1842Q # !Y1L3742Q & !Y1L7742Q & Y1L3842Q & !Y1L1842Q;


--Y1_s_reg_data_28_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_a[4] at LC_X28_Y6_N4
--operation mode is normal

Y1_s_reg_data_28_a[4] = Y1_s_reg_data_24_i_m2_0[4] & Y1L1842Q & !Y1_s_reg_data_24_i_m2_1[4] # !Y1_s_reg_data_24_i_m2_0[4] & (!Y1_s_reg_data_24_i_m2_1[4] # !Y1L1842Q);


--Y1_s_reg_data_25[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25[4] at LC_X40_Y7_N9
--operation mode is normal

Y1_s_reg_data_25[4] = Y1_s_reg_data_19_i_m2[4] & (Y1_s_reg_data_20[4] # !Y1L8942Q) # !Y1_s_reg_data_19_i_m2[4] & Y1L8942Q & Y1_s_reg_data_20[4];


--Y1_s_reg_data_sn_m13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m13 at LC_X41_Y9_N5
--operation mode is normal

Y1_s_reg_data_sn_m13 = Y1L8942Q & (!Y1L1842Q # !Y1L7742Q) # !Y1L8942Q & !Y1L3842Q;


--Y1_b[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4] at LC_X26_Y13_N5
--operation mode is normal

Y1_b[4]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1L6253 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[4] = DFFEA(Y1_b[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2197_i, , );


--Y1_s_reg_data_18_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[4] at LC_X42_Y11_N4
--operation mode is normal

Y1_s_reg_data_18_c[4] = Y1L3842Q & (Y1L2942Q # !Y1_s_p3_i[4]) # !Y1L3842Q & !Y1_s_p2_i[4] & !Y1L2942Q;


--Y1_s_reg_data_21_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_a[4] at LC_X25_Y9_N3
--operation mode is normal

Y1_s_reg_data_21_a[4] = Y1_scon_0_4 & Y1L3742Q & !M1_s_recv_buf_4 # !Y1_scon_0_4 & (!M1_s_recv_buf_4 # !Y1L3742Q);


--Y1_s_reg_data_4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_4[4] at LC_X26_Y10_N5
--operation mode is normal

Y1_s_reg_data_4[4] = Y1L1942Q & Y1_s_reg_data_35_15_0[4] # !Y1L1942Q & DB1_q_a[4];


--X1_un1_s_intblock_68_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_68_0 at LC_X26_Y20_N8
--operation mode is normal

X1_un1_s_intblock_68_0 = !X1_un4_s_intblock_0 & Y1L6732 & (Y1L6763Q # Y1L1763Q);


--X1_adr_mux_o_2_iv_3_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3_1_a[0] at LC_X26_Y20_N4
--operation mode is normal

X1_adr_mux_o_2_iv_3_1_a[0] = I_203_0 & !Y1L1763Q & (!Y1L6763Q # !Y1_un9_s_command) # !I_203_0 & (!Y1L6763Q # !Y1_un9_s_command);


--X1_un12684_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12684_s_instr_category_0_a3_0_a2 at LC_X27_Y22_N2
--operation mode is normal

X1_un12684_s_instr_category_0_a3_0_a2 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_N_2435_i_i_o2 & Y1L2932 & !Y1L6732;


--X1_un1_s_intblock_92_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_2 at LC_X25_Y24_N4
--operation mode is normal

X1_un1_s_intblock_92_2 = X1_un4_s_intblock_0 # X1_un1_s_intblock_92_2_a # !X1_N_2435_i_i_o2 # !Y1L6763Q;


--X1_un1_s_intblock_92_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_0 at LC_X25_Y24_N3
--operation mode is normal

X1_un1_s_intblock_92_0 = !X1_un1_s_intblock_18 & (X1_un4_s_intblock_0 # !X1_un4987_s_instr_category_0_a2 # !Y1L6663Q);


--X1_un1_state_i_13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_13 at LC_X27_Y21_N8
--operation mode is normal

X1_un1_state_i_13 = X1_un4_s_intblock_0_0 & Y1_command_o_3 & (X1_N_2397_i_i_o2 # X1_un1_state_i_13_a);


--X1_adr_mux_o_1_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_1_0[2] at LC_X27_Y21_N0
--operation mode is normal

X1_adr_mux_o_1_0[2] = !X1_un1_state_i_46_i & (!X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 # !X1_N_2435_i_i_o2 # !X1_un4_s_intblock_0_0);


--X1_un1_un26_s_instr_category_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un26_s_instr_category_4 at LC_X28_Y22_N9
--operation mode is normal

X1_un1_un26_s_instr_category_4 = !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & X1_un1_un26_s_instr_category_4_a & !X1_N_2446_i_i_o2 # !X1_N_2435_i_i_o2;


--X1_state_i_m_4_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_a[3] at LC_X25_Y22_N0
--operation mode is normal

X1_state_i_m_4_a[3] = !X1_un11512_s_instr_category_0_a3 & !X1_un88_s_instr_category_0_a2_0_a3 & (!X1_N_2435_i_i_o2 # !X1_un37_s_instr_category_0_a2_1_a3_0_a2_1);


--X1_un1_state_i_4_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0_a2_1 at LC_X25_Y16_N5
--operation mode is normal

X1_un1_state_i_4_0_a2_1 = !X1_un1_state_i_11_i_0_a2 & Y1L1763Q & X1_un1_state_i_6_i_0_o2;


--X1_un1_s_intblock_87_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_3 at LC_X26_Y23_N9
--operation mode is normal

X1_un1_s_intblock_87_3 = !X1_un1_s_intblock_87_3_a & X1_un1_s_intblock_87_1 & (!X1_un1_state_i_195_0 # !X1_un4_s_intblock_0_0);


--X1_un1_un2025_s_instr_category_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_0 at LC_X28_Y18_N2
--operation mode is normal

X1_un1_un2025_s_instr_category_0_0 = !X1_un1_un2025_s_instr_category_0_0_a # !Y1L8632 # !X1_N_2399_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_un1_state_i_27_i_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_27_i_a2_2 at LC_X28_Y20_N2
--operation mode is normal

X1_un1_state_i_27_i_a2_2 = !X1_un52_s_instr_category_0_a3 & (!X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !Y1_command_o_3);


--X1_state_i_m_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_3_a[3] at LC_X28_Y19_N5
--operation mode is normal

X1_state_i_m_3_a[3] = !X1_un11060_s_instr_category_0_a3 & X1_un1_state_i_27_i_a2_1 & (!Y1_command_o_3 # !X1_N_2446_i_i_o2);


--X1_state_i_m[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m[1] at LC_X27_Y19_N2
--operation mode is normal

X1_state_i_m[1] = Y1L6663Q & X1_un1_state_i_26;


--X1_adr_mux_o_2_iv_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[1] at LC_X26_Y21_N3
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[1] = X1_un1_un145_state_m_1_0 & (X1_adr_mux_o_2_iv_1_a[1] # !Y1L1763Q & !Y1L6763Q);


--X1_adr_mux_o_2_iv_7_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_7_a[1] at LC_X26_Y19_N7
--operation mode is normal

X1_adr_mux_o_2_iv_7_a[1] = !X1_state_i_m_3[3] & (!X1_un1_state_i_222_0_a3 & !X1_un1_state_i_5_0_a2 # !X1_un4_s_intblock_0);


--X1_adr_mux_o_2_iv_2_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_2_Z[1] at LC_X26_Y20_N1
--operation mode is normal

X1_adr_mux_o_2_iv_2_Z[1] = !X1_state_i_m_4[3] & !X1_un1_s_intblock_71 & (!X1_un1_s_intblock_68_0 # !X1_data_mux_o_1_iv_0_a2_10[3]);


--X1_adrx_mux_o_0_a2_1_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_1_a2_0_a2_0 at LC_X33_Y25_N3
--operation mode is normal

X1_adrx_mux_o_0_a2_1_a2_0_a2_0 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_un4_s_intblock_0_0 & X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0[0];


--X1_wrx_mux_o_0_a3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|wrx_mux_o_0_a3_0_a2_a at LC_X31_Y25_N9
--operation mode is normal

X1_wrx_mux_o_0_a3_0_a2_a = !Y1L7532 & (Y1L6763Q & E1_prog_data_o_0 # !Y1L6763Q & Y1_s_ir_0);


--C1_pram_en_o_0_a is mc8051_chipsel:i_mc8051_chipsel|pram_en_o_0_a at LC_X34_Y18_N6
--operation mode is normal

C1_pram_en_o_0_a = !Y1L162Q & !Y1L852Q & Y1L552Q & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--X1_adrx_mux_o_0_a2_0_a3_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_0_a2_0 at LC_X33_Y24_N1
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_0_a2_0 = !X1_adrx_mux_o_0_a2_0_a3_0_a2_a[1] & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_un4_s_intblock_0_0;


--Y1_adrx_o_3_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_a[1] at LC_X28_Y13_N1
--operation mode is normal

Y1_adrx_o_3_0_a[1] = Y1_psw_o[4] & !Y1_ramout_6[1] # !Y1_psw_o[4] & !Y1_ramout_3[1];


--Y1_adrx_o_3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_a[5] at LC_X26_Y14_N9
--operation mode is normal

Y1_adrx_o_3_0_a[5] = Y1_psw_o[4] & !Y1_ramout_6[5] # !Y1_psw_o[4] & !Y1_ramout_3[5];


--Y1_sp_4_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[2] at LC_X42_Y13_N7
--operation mode is arithmetic

Y1_sp_4_Z[2] = Y1_sp_i[2] $ Y1L8063;

--Y1L2953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[2]~COUT0 at LC_X42_Y13_N7
--operation mode is arithmetic

Y1L2953_cout_0 = Y1_sp_i[2] & !Y1_sp[3] & !Y1L8063;
Y1L2953 = CARRY(Y1L2953_cout_0);

--Y1L3953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[2]~COUT1 at LC_X42_Y13_N7
--operation mode is arithmetic

Y1L3953_cout_1 = Y1_sp_i[2] & !Y1_sp[3] & !Y1L9063;
Y1L3953 = CARRY(Y1L3953_cout_1);


--Y1_sp17 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp17 at LC_X29_Y17_N9
--operation mode is normal

Y1_sp17 = X1_un1_un15_s_instr_category_2_0_a4_3_0 & Y1L6832 & !Y1L6932 & Y1_sp17_a;


--Y1_un1_s_regs_wr_en is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_regs_wr_en at LC_X35_Y13_N9
--operation mode is normal

Y1_un1_s_regs_wr_en = !X1_regs_wr_en_o_2_iv_0 & (!X1_un1_s_intblock_111 # !X1_regs_wr_en_o_3_iv_12[2] # !X1_regs_wr_en_o_3_iv_11[2]);


--Y1_gprbit_1524 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1524 at LC_X35_Y13_N0
--operation mode is normal

Y1_gprbit_1524 = !X1_regs_wr_en_o_2_iv_0 & X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_3_iv_1;


--Y1_un1_un49_sp_1_0_a5_2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_1_a at LC_X31_Y13_N0
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2_1_a = !Y1_gprbit_1527_i_0_i_a3_0_a2 & (X1_regs_wr_en_o_2_iv_0 # !X1_regs_wr_en_o_3_iv_0 # !X1_regs_wr_en_o_3_iv_1);


--Y1_psw_31_2_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_2_a[7] at LC_X27_Y10_N0
--operation mode is normal

Y1_psw_31_2_a[7] = Y1L4052 # !Y1_s_adr_1_iv_7[3];


--Y1_psw_31_0_iv_0_o3_s[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_s[3] at LC_X28_Y11_N0
--operation mode is normal

Y1_psw_31_0_iv_0_o3_s[3] = !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1L4152;


--Y1_un1_gprbit_1528_46_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2 at LC_X27_Y9_N7
--operation mode is normal

Y1_un1_gprbit_1528_46_0_a2 = Y1_un1_gprbit_1528_46_0_a2_0_s & !Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_regs_wr_en_i_6_i_o2_d_s_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_d_s_a at LC_X27_Y10_N3
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_d_s_a = !Y1L4052 & !Y1L7053 & Y1_s_adr_1_iv_7[3] & !Y1L0152;


--Y1_gprbit_1529_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1529_0_a2_0 at LC_X29_Y14_N3
--operation mode is normal

Y1_gprbit_1529_0_a2_0 = !X1_regs_wr_en_o_3_iv_1 & (!X1_un1_s_intblock_111 # !X1_regs_wr_en_o_3_iv_12[1]);


--Y1_un1_regs_wr_en_i_6_i_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_a2_0_a at LC_X29_Y12_N6
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_a2_0_a = Y1_gprbit_1529_0_a2_0 & Y1L4152 & !Y1_s_adr_1_iv_0_0 & !Y1L0152;


--Y1_gprbit_1528_0_a5_0_a2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1528_0_a5_0_a2_0_a2 at LC_X26_Y11_N4
--operation mode is normal

Y1_gprbit_1528_0_a5_0_a2_0_a2 = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1528_89_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_a at LC_X30_Y11_N6
--operation mode is normal

Y1_un1_gprbit_1528_89_a = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & !Y1L1153 & Y1L4052;


--Y1_un1_gprbit_1520_1_0_a5_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1520_1_0_a5_3 at LC_X28_Y9_N5
--operation mode is normal

Y1_un1_gprbit_1520_1_0_a5_3 = !Y1_s_adr_1_iv_0_0 & Y1L4152 & Y1L7053 & !Y1L0152;


--Y1_un1_gprbit_1528_44_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_44_0 at LC_X28_Y12_N4
--operation mode is normal

Y1_un1_gprbit_1528_44_0 = Y1L7053 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_0_0;


--X1_un1_s_intblock_102_i_a6_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_1 at LC_X32_Y26_N2
--operation mode is normal

X1_un1_s_intblock_102_i_a6_1 = !X1_un1_s_instr_category_7_i_a6_0_1 & X1_un611_s_instr_category_2_0_a2_0_0_a2_i & Y1_un1_command_o_4_2;


--X1_un1_state_i_227_0_0_o2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_a at LC_X35_Y23_N7
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_a = X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 & Y1L6932 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i) # !X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_state_i_227_0_0_o2_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_0 at LC_X33_Y24_N0
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_0 = Y1L2932 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !Y1L2932 & !X1_un1_state_i_227_0_0_o2_2_0_a;


--X1_un1_state_i_227_0_0_o2_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_2 at LC_X29_Y25_N1
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_2 = Y1_command_o_0 & (!Y1_un1_command_o_4_2 # !X1_un1_un781_s_instr_category_1_0_a6_0_4) # !Y1_command_o_0 & !X1_wrx_mux_o_0_a2_0_a2 & (!Y1_un1_command_o_4_2 # !X1_un1_un781_s_instr_category_1_0_a6_0_4);


--X1_un1_state_i_227_0_0_a3_1_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_1_0 at LC_X28_Y26_N6
--operation mode is normal

X1_un1_state_i_227_0_0_a3_1_1_0 = !Y1L6832 & (Y1L6932 & Y1L6732 & Y1L2932 # !Y1L6932 & !Y1L2932);


--X1_un509_s_instr_category_0_a2_0_a2_i_2_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un509_s_instr_category_0_a2_0_a2_i_2_0_o2 at LC_X30_Y26_N5
--operation mode is normal

X1_un509_s_instr_category_0_a2_0_a2_i_2_0_o2 = X1_un1_s_instr_category_7_i_a6_0_1 & (Y1L6763Q & E1_prog_data_o_2 # !Y1L6763Q & Y1_s_ir_2);


--X1_un1_state_i_227_0_0_a3_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_2_0 at LC_X27_Y24_N7
--operation mode is normal

X1_un1_state_i_227_0_0_a3_2_0 = !X1_un1_state_i_227_0_0_a3_2_0_a & X1_N_2442_i_i_o2 & !Y1_command_o_3 & X1_N_2433_i_i;


--X1_un1_state_i_227_0_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2 at LC_X28_Y26_N8
--operation mode is normal

X1_un1_state_i_227_0_0_a2 = !X1_un4_s_intblock_0 & X1_un1_state_i_227_0_0_a2_a & X1_un1_state_i_227_0_0_a2_4_0 & X1_un1_state_i_227_0_0_a2_1_1;


--X1_un1_state_i_46_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_46_i_a at LC_X29_Y25_N8
--operation mode is normal

X1_un1_state_i_46_i_a = Y1L6832 & !Y1L2932 & !Y1_command_o_3 & Y1L7532;


--Y1_un1_command_o_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_2_a at LC_X26_Y17_N7
--operation mode is normal

Y1_un1_command_o_2_a = Y1L6732 & Y1L7532 & !Y1_command_o_3 & !Y1L3632;


--X1_un1_un781_s_instr_category_1_0_a6_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_4 at LC_X32_Y20_N1
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_4 = !Y1L6932 & Y1L3632 & !Y1L7532 & Y1L6732;


--Y1_sp_11_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[7] at LC_X37_Y13_N5
--operation mode is normal

Y1_sp_11_a[7] = Y1_sp_4_Z[7] & !Y1_un43_s_adr_combout_6 & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[7] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout_6);


--Y1_ramout_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[7] at LC_X30_Y5_N8
--operation mode is normal

Y1_ramout_6[7] = Y1_ramout_6_c[7] & (Y1L1172Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[7] & Y1_psw_o[3] & Y1L6062Q;


--Y1_ramout_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[7] at LC_X29_Y4_N5
--operation mode is normal

Y1_ramout_3[7] = Y1_ramout_3_c[7] & (Y1L1662Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[7] & Y1_psw_o[3] & Y1L6552Q;


--Y1_s_reg_data_30[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[1] at LC_X29_Y13_N8
--operation mode is normal

Y1_s_reg_data_30[1] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[1] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[1];


--Y1_s_reg_data_29[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[1] at LC_X33_Y16_N2
--operation mode is normal

Y1_s_reg_data_29[1] = Y1L5942Q & !Y1_s_reg_data_29_a[1] # !Y1L5942Q & Y1_s_reg_data_27[1];


--Y1_ramout_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[1] at LC_X25_Y8_N8
--operation mode is normal

Y1_ramout_3[1] = Y1_ramout_3_c[1] & (Y1L9462Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[1] & Y1L4452Q & Y1_psw_o[3];


--Y1_ramout_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[1] at LC_X27_Y8_N5
--operation mode is normal

Y1_ramout_6[1] = Y1_ramout_6_c[1] & (Y1L9962Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[1] & Y1L4952Q & Y1_psw_o[3];


--Y1_sp_4_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[1] at LC_X42_Y13_N0
--operation mode is arithmetic

Y1_sp_4_Z[1] = Y1_sp_i_0[1] $ !Y1_sp_i_0[0];

--Y1L9853 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[1]~COUT0 at LC_X42_Y13_N0
--operation mode is arithmetic

Y1L9853_cout_0 = !Y1_sp_i_0[0] # !Y1_sp_i_0[1];
Y1L9853 = CARRY(Y1L9853_cout_0);

--Y1L0953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[1]~COUT1 at LC_X42_Y13_N0
--operation mode is arithmetic

Y1L0953_cout_1 = !Y1_sp_i_0[0] # !Y1_sp_i_0[1];
Y1L0953 = CARRY(Y1L0953_cout_1);


--Y1_s_reg_data_30[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[2] at LC_X30_Y4_N9
--operation mode is normal

Y1_s_reg_data_30[2] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[2] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[2];


--Y1_s_reg_data_29[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[2] at LC_X39_Y19_N8
--operation mode is normal

Y1_s_reg_data_29[2] = Y1L5942Q & !Y1_s_reg_data_29_a[2] # !Y1L5942Q & Y1_s_reg_data_27[2];


--Y1_ramout_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[2] at LC_X30_Y4_N4
--operation mode is normal

Y1_ramout_6[2] = Y1_ramout_6_c[2] & (Y1L1072Q # !Y1_psw_o[3]) # !Y1_ramout_6_c[2] & Y1_psw_o[3] & Y1L6952Q;


--Y1_ramout_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[2] at LC_X28_Y6_N8
--operation mode is normal

Y1_ramout_3[2] = Y1_ramout_3_c[2] & (Y1L1562Q # !Y1_psw_o[3]) # !Y1_ramout_3_c[2] & Y1_psw_o[3] & Y1L6452Q;


--X1_un1_un145_state_m_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un145_state_m_1_0 at LC_X27_Y21_N5
--operation mode is normal

X1_un1_un145_state_m_1_0 = X1_un4_s_intblock_0 # X1_un145_state_0_a2 # X1_un1_un145_state_m_1_0_a # !Y1L6663Q;


--X1_adr_mux_o_2_iv_1_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[3] at LC_X26_Y20_N3
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[3] = !X1_un100_s_intblock_m_0 & !X1_un1_s_intblock_71 & (!X1_un1_s_intblock_68_0 # !X1_data_mux_o_1_iv_0_a2_10[3]);


--X1_state_i_m_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_1[2] at LC_X30_Y24_N9
--operation mode is normal

X1_state_i_m_1[2] = X1_state_i_m_12_1[2] & (X1_un1_un15_s_instr_category_2_0_a4_1 # X1_un1_un15_s_instr_category_2_0_a4 # X1_un1_un15_s_instr_category_2_0_a4_0);


--X1_un1_s_intblock_84 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_84 at LC_X26_Y21_N7
--operation mode is normal

X1_un1_s_intblock_84 = !X1_un4_s_intblock_0 & (X1_un1_un8929_s_instr_category_2 # !X1_un1_un462_s_instr_category_1_3 # !X1_un1_s_intblock_84_a);


--X1_un1_state_i_26 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_26 at LC_X29_Y19_N9
--operation mode is normal

X1_un1_state_i_26 = X1_un4_s_intblock_0_0 & (!X1_un1_un333_s_instr_category_1_0 # !X1_help_en_o_1_iv_0_o2_1[0] # !X1_un1_un333_s_instr_category_0);


--X1_un1_state_i_29 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_29 at LC_X27_Y21_N6
--operation mode is normal

X1_un1_state_i_29 = X1_un4_s_intblock_0_0 & (!X1_un1_un294_s_instr_category_1 # !X1_un1_un294_s_instr_category_0 # !X1_un1_state_i_29_a);


--X1_un1_s_intblock_72_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_72_a at LC_X26_Y21_N1
--operation mode is normal

X1_un1_s_intblock_72_a = !Y1L1763Q & !Y1L6763Q # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2399_i_i_o2;


--X1_adr_mux_o_2_iv_1_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[0] at LC_X26_Y20_N2
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[0] = !X1_state_i_m_4[3] & X1_un1_un145_state_m_1_0 & (X1_adr_mux_o_1_0[2] # X1_adr_mux_o_2_iv_1_a[0]);


--Y1L0942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~10 at LC_X37_Y7_N9
--operation mode is normal

Y1L0942Q_lut_out = Y1L0152 # !Y1_s_adr_1_iv_0_0;
Y1L0942Q = DFFEA(Y1L0942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~21 at LC_X39_Y10_N9
--operation mode is normal

Y1L2742Q_lut_out = Y1L7053 & !Y1L1153;
Y1L2742Q = DFFEA(Y1L2742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_sn_b14_0_a5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5 at LC_X41_Y11_N2
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5 = !Y1L8742Q & !Y1L3842Q & !Y1L2942Q & !Y1L8842Q;


--Y1L4942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~17 at LC_X36_Y9_N1
--operation mode is normal

Y1L4942Q_lut_out = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] & !Y1_s_adr_1_iv_7[3];
Y1L4942Q = DFFEA(Y1L4942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_sn_m38_0_a5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0 at LC_X40_Y7_N5
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_0 = !Y1L3742Q & Y1L4942Q & (Y1L5742Q # !Y1L7842Q);


--Y1_s_reg_data_sn_m38_0_a5_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3 at LC_X39_Y7_N6
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_0_3 = !Y1L1842Q & Y1L6942Q & !Y1L5742Q & !Y1L3742Q;


--Y1_s_reg_data_sn_m38_0_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0 at LC_X40_Y7_N7
--operation mode is normal

Y1_s_reg_data_sn_m38_0_2_0 = Y1L7942Q # !Y1L8942Q & (Y1L9742Q # Y1L0942Q);


--Y1_s_reg_data_sn_m26_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m26_0 at LC_X30_Y7_N6
--operation mode is normal

Y1_s_reg_data_sn_m26_0 = Y1L1842Q & Y1L5742Q # !Y1L1842Q & Y1L0942Q # !Y1L4842Q;


--Y1_s_reg_data_30_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[0] at LC_X29_Y8_N2
--operation mode is normal

Y1_s_reg_data_30_a[0] = Y1_s_reg_data_17[0] & !Y1_s_reg_data_20[0] & !Y1L3742Q # !Y1_s_reg_data_17[0] & (Y1L3742Q # !Y1_s_reg_data_20[0]);


--Y1_s_reg_data_28[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[0] at LC_X29_Y8_N6
--operation mode is normal

Y1_s_reg_data_28[0] = Y1_s_reg_data_28_c[0] & (Y1_s_reg_data_12[0] # !Y1L9942Q) # !Y1_s_reg_data_28_c[0] & Y1L9942Q & Y1_s_reg_data_6[0];


--Y1L5942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~22 at LC_X40_Y11_N0
--operation mode is normal

Y1L5942Q_lut_out = Y1L4152 & !Y1L2633 & (Y1L4052 # !Y1L7733);
Y1L5942Q = DFFEA(Y1L5942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_29_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[0] at LC_X37_Y13_N8
--operation mode is normal

Y1_s_reg_data_29_a[0] = Y1L1842Q & !Y1_s_reg_data_18[0] # !Y1L1842Q & !Y1_s_reg_data_21[0];


--Y1_s_reg_data_27_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2[0] at LC_X36_Y15_N0
--operation mode is normal

Y1_s_reg_data_27_i_m2[0] = Y1_s_reg_data_27_i_m2_0[0] & (Y1L8942Q # Y1_s_reg_data_35_15_0_i_m2[0]) # !Y1_s_reg_data_27_i_m2_0[0] & !Y1L8942Q & DB1_q_a[0];


--Y1_ramout_6_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[0] at LC_X29_Y6_N7
--operation mode is normal

Y1_ramout_6_c[0] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L2762Q) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L7652Q;


--Y1_ramout_3_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[0] at LC_X26_Y7_N3
--operation mode is normal

Y1_ramout_3_c[0] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L2262Q) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L7152Q;


--Y1_psw_31_0_iv_0_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_6[3] at LC_X27_Y12_N0
--operation mode is normal

Y1_psw_31_0_iv_0_6[3] = !Y1_psw_31_0_iv_0_6_a[3] & (Y1_psw_o[3] # Y1_psw_31_0_iv_0_o3_0[3] # !X1_regs_wr_en_o_3_iv_0);


--Y1_psw_31_0_iv_0_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5[3] at LC_X31_Y12_N5
--operation mode is normal

Y1_psw_31_0_iv_0_5[3] = Y1_psw_31_0_iv_0_o3_s[3] & (Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1_psw_31_0_iv_0_5_a[3] # !Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1_psw_31_0_iv_0_a2_11[3]) # !Y1_psw_31_0_iv_0_o3_s[3] & !Y1_psw_31_0_iv_0_a2_11[3];


--Y1_s_reg_data_30_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[3] at LC_X26_Y10_N6
--operation mode is normal

Y1_s_reg_data_30_a[3] = Y1L3742Q & !Y1_s_reg_data_17[3] # !Y1L3742Q & !Y1_s_reg_data_20[3];


--Y1_s_reg_data_28[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[3] at LC_X29_Y13_N2
--operation mode is normal

Y1_s_reg_data_28[3] = Y1_s_reg_data_28_c[3] & (Y1L9942Q # Y1_s_reg_data_15[3]) # !Y1_s_reg_data_28_c[3] & Y1_s_reg_data_1[3] & !Y1L9942Q;


--Y1_s_reg_data_29_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[3] at LC_X41_Y12_N4
--operation mode is normal

Y1_s_reg_data_29_a[3] = Y1_s_reg_data_18[3] & !Y1L1842Q & !Y1_s_reg_data_21[3] # !Y1_s_reg_data_18[3] & (Y1L1842Q # !Y1_s_reg_data_21[3]);


--Y1_s_reg_data_27[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[3] at LC_X37_Y15_N0
--operation mode is normal

Y1_s_reg_data_27[3] = Y1_s_reg_data_22[3] & (Y1L8942Q # Y1_s_reg_data_35_15_0[3]) # !Y1_s_reg_data_22[3] & !Y1L8942Q & DB1_q_a[3];


--Y1_s_reg_data_22[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[5] at LC_X42_Y10_N3
--operation mode is normal

Y1_s_reg_data_22[5] = Y1L5742Q & !Y1_s_reg_data_22_a[5] # !Y1L5742Q & Y1_s_reg_data_3[5];


--Y1_s_reg_data_23[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23[5] at LC_X42_Y10_N8
--operation mode is normal

Y1_s_reg_data_23[5] = Y1L3842Q & !Y1_s_reg_data_23_a[5] # !Y1L3842Q & Y1_s_reg_data_5_i_m2[5];


--Y1_s_reg_data_28_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_a[5] at LC_X42_Y10_N0
--operation mode is normal

Y1_s_reg_data_28_a[5] = Y1L1842Q & !Y1_s_reg_data_17[5] # !Y1L1842Q & !Y1_s_reg_data_16[5];


--Y1_s_reg_data_25[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25[5] at LC_X42_Y10_N5
--operation mode is normal

Y1_s_reg_data_25[5] = Y1_s_reg_data_20[5] & (Y1L8942Q # Y1_s_reg_data_19[5]) # !Y1_s_reg_data_20[5] & !Y1L8942Q & Y1_s_reg_data_19[5];


--Y1_b[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5] at LC_X26_Y13_N2
--operation mode is normal

Y1_b[5]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1L9253 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[5] = DFFEA(Y1_b[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2209_i, , );


--Y1_s_reg_data_18_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[5] at LC_X43_Y11_N2
--operation mode is normal

Y1_s_reg_data_18_c[5] = Y1L3842Q & (Y1L2942Q # !Y1_s_p3_i[5]) # !Y1L3842Q & !Y1L2942Q & !Y1_s_p2_i[5];


--Y1_s_reg_data_21_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_a[5] at LC_X43_Y11_N9
--operation mode is normal

Y1_s_reg_data_21_a[5] = Y1_scon_0_5 & Y1L3742Q & !M1_s_recv_buf_5 # !Y1_scon_0_5 & (!M1_s_recv_buf_5 # !Y1L3742Q);


--Y1_s_reg_data_4[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_4[5] at LC_X43_Y11_N5
--operation mode is normal

Y1_s_reg_data_4[5] = Y1_s_reg_data_35_15_0[5] & (Y1L1942Q # DB1_q_a[5]) # !Y1_s_reg_data_35_15_0[5] & !Y1L1942Q & DB1_q_a[5];


--Y1_un1_gprbit_1527_23_i_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i_2 at LC_X31_Y9_N3
--operation mode is normal

Y1_un1_gprbit_1527_23_i_2 = !Y1L4052 & !Y1_s_adr_1_iv_7[3] & !Y1L0152 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_7_1_0_i_2_0_i_a3 at LC_X31_Y8_N8
--operation mode is normal

Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 = Y1L5183 & (!sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7]);


--Y1_un1_gprbit_1527_37_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_37_i_i_a2 at LC_X35_Y12_N4
--operation mode is normal

Y1_un1_gprbit_1527_37_i_i_a2 = Y1_un1_gprbit_1527_81_0_a4_0 & Y1L1153 & Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_un1_gprbit_1527_37_i_i_a2_a;


--Y1_un1_gprbit_1527_34_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_34_i_i_a2 at LC_X31_Y8_N7
--operation mode is normal

Y1_un1_gprbit_1527_34_i_i_a2 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un92_s_adr_5_i_i_o3 & Y1_un1_gprbit_1527_34_i_i_a2_1;


--Y1_un1_gprbit_1527_33_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_33_i_i_a2_a at LC_X31_Y8_N0
--operation mode is normal

Y1_un1_gprbit_1527_33_i_i_a2_a = Y1_s_adr_1_iv_0_0 & !Y1L0152 & Y1L1153 & !Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1527_24_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2 at LC_X29_Y9_N1
--operation mode is normal

Y1_un1_gprbit_1527_24_i_i_a2 = Y1_un1_gprbit_1527_24_i_i_a2_0 & !Y1_s_adr_1_iv[4] & Y1L7053 & Y1_un1_gprbit_1527_24_i_i_a2_a;


--Y1_un1_gprbit_1527_28_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_28_i_i_a2 at LC_X29_Y7_N0
--operation mode is normal

Y1_un1_gprbit_1527_28_i_i_a2 = !Y1_s_adr_1_iv[4] & Y1_un92_s_adr_5_i_i_o3 & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_28_i_i_a2_1;


--X1_un4987_s_instr_category_0_a2_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4987_s_instr_category_0_a2_1_1 at LC_X29_Y25_N3
--operation mode is normal

X1_un4987_s_instr_category_0_a2_1_1 = Y1L6832 & !Y1L6732 & !Y1_command_o_3 & X1_un4987_s_instr_category_0_a2_1_1_a;


--X1_un3214_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un3214_s_instr_category_0_a3 at LC_X28_Y20_N6
--operation mode is normal

X1_un3214_s_instr_category_0_a3 = X1_N_2433_i_i & Y1L2932 & !Y1L6732 & !X1_un3214_s_instr_category_0_a3_a;


--Y1_un3_s_ieip_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a4 at LC_X31_Y13_N1
--operation mode is normal

Y1_un3_s_ieip_0_a4 = !Y1L4052 & Y1L1153 & !Y1_s_adr_1_iv_7[3] & !Y1L7053;


--Y1_un1_s_reti is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_reti at LC_X29_Y21_N0
--operation mode is normal

Y1_un1_s_reti = !Y1L6932 & !Y1L2932 & X1_N_2453_i_i_o2 & Y1_un1_s_reti_0;


--Y1_un1_gprbit_1528_4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_2 at LC_X35_Y11_N9
--operation mode is normal

Y1_un1_gprbit_1528_4_2 = Y1L0152 & !Y1_s_adr_1_iv_7[3];


--X1_un12444_s_instr_category_0_a3_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12444_s_instr_category_0_a3_0_a2_1_a at LC_X30_Y18_N4
--operation mode is normal

X1_un12444_s_instr_category_0_a3_0_a2_1_a = Y1L6763Q & !E1_prog_data_o_2 # !Y1L6763Q & !Y1_s_ir_2 # !Y1L2932;


--X1_un56_s_intblock is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un56_s_intblock at LC_X28_Y15_N0
--operation mode is normal

X1_un56_s_intblock = Y1L569Q & Y1L3201Q & (Y1_scon_0_1 # Y1_scon_0_0);


--X1_un1_state_i_4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0_a at LC_X26_Y17_N9
--operation mode is normal

X1_un1_state_i_4_0_a = !X1_un1_state_i_226_i_0_o3 # !X1_un1_state_i_226_1 # !X1_un1_state_i_226_i_0_0 # !X1_un1_state_i_226_i_0_o3_0;


--X1_un1_state_i_11_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_11_i_0_a2 at LC_X26_Y16_N6
--operation mode is normal

X1_un1_state_i_11_i_0_a2 = Y1_tcon_0_3 & Y1L959Q & Y1L9101Q;


--X1_un1_state_i_6_i_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_6_i_0_o2 at LC_X27_Y16_N1
--operation mode is normal

X1_un1_state_i_6_i_0_o2 = !Y1_intpre_o_1_0_a4_0 & (!Y1_tcon_0_5 # !Y1L259Q # !Y1_ip_1);


--X1_help_en_o_1_iv_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_a[2] at LC_X28_Y17_N1
--operation mode is normal

X1_help_en_o_1_iv_2_a[2] = !X1_un1_state_i_222_0_a3 & !X1_un1_state_i_5_0_a2 & (!Y1_intpre_o_1_0_a4_0 # !Y1L1763Q);


--X1_help_en_o_1_iv_0_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_Z[2] at LC_X26_Y24_N9
--operation mode is normal

X1_help_en_o_1_iv_0_Z[2] = !X1_help_en_o_1_iv_0_a[2] & (X1_un1_un1488_s_instr_category # !X1_un4_s_intblock_0_0) # !Y1L6763Q;


--Y1_p2_7_i_m4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_7_i_m4[0] at LC_X31_Y15_N2
--operation mode is normal

Y1_p2_7_i_m4[0] = X1_regs_wr_en_o_3_iv_0 & Y1L4153 # !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;


--X1_help_en_o_1_iv_0_7_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_7_a[0] at LC_X26_Y18_N1
--operation mode is normal

X1_help_en_o_1_iv_0_7_a[0] = X1_un4_s_intblock_0 & !X1_un1_state_i_4_0 # !X1_un4_s_intblock_0 & Y1L6663Q & X1_un12444_s_instr_category_0_a3_0_a2;


--X1_help_en_o_1_iv_0_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_1[0] at LC_X28_Y18_N5
--operation mode is normal

X1_help_en_o_1_iv_0_1[0] = !X1_un14433_s_instr_category_0_a3 & !X1_help_en_o_1_iv_0_1_a[0] # !Y1L1763Q # !X1_un4_s_intblock_0_0;


--X1_help_en_o_1_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2[0] at LC_X29_Y19_N4
--operation mode is normal

X1_help_en_o_1_iv_0_a2[0] = X1_state_i_m_12_1[2] & (X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & X1_N_2446_i_i_o2 # !X1_help_en_o_1_iv_0_a2_a[0]);


--X1_help_en_o_1_iv_0_4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_4[0] at LC_X27_Y20_N9
--operation mode is normal

X1_help_en_o_1_iv_0_4[0] = !X1_help_en_o_1_iv_0_a2_6[0] & !X1_help_en_o_1_iv_0_a2_2[0] & !X1_help_en_o_1_iv_0_a2_3[0] & X1_help_en_o_1_iv_0_o2[0];


--X1_un1_state_i_50_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_50_0_0_a2_0 at LC_X29_Y26_N8
--operation mode is normal

X1_un1_state_i_50_0_0_a2_0 = Y1L3632 & (Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0);


--X1_help_en_o_1_iv_2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_a[1] at LC_X27_Y19_N1
--operation mode is normal

X1_help_en_o_1_iv_2_a[1] = !X1_un12444_s_instr_category_0_a3_0_a2_1 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !Y1L6663Q;


--X1_help_en_o_1_iv_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2[0] at LC_X27_Y19_N0
--operation mode is normal

X1_help_en_o_1_iv_0_o2[0] = !X1_help_en_o_1_iv_0_o2_a[0] & (!X1_un1_state_i_224_0_a3 & !X1_un1_state_i_2_0_a2 # !X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_1_Z[1] at LC_X30_Y24_N7
--operation mode is normal

X1_help_en_o_1_iv_1_Z[1] = !X1_un1_s_intblock_12 & (Y1L6932 # !X1_help_en_o_1_iv_1_a[1] # !Y1L6832);


--X1_un1_s_intblock_86_0_o2_0_o2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_86_0_o2_0_o2_a at LC_X35_Y25_N3
--operation mode is normal

X1_un1_s_intblock_86_0_o2_0_o2_a = !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !X1_un7558_s_instr_category_0_a2_0_a2_s # !Y1_state_o_i_0;


--Y1_un51_pc_comb_add0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add0 at LC_X42_Y20_N2
--operation mode is arithmetic

Y1_un51_pc_comb_add0 = Y1_acc_0 $ !Y1_pc[0];

--Y1L5874 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add0~COUT0 at LC_X42_Y20_N2
--operation mode is arithmetic

Y1L5874_cout_0 = Y1_acc_0 & !Y1_pc[0];
Y1L5874 = CARRY(Y1L5874_cout_0);

--Y1L6874 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add0~COUT1 at LC_X42_Y20_N2
--operation mode is arithmetic

Y1L6874_cout_1 = Y1_acc_0 & !Y1_pc[0];
Y1L6874 = CARRY(Y1L6874_cout_1);


--X1_pc_inc_en_o_2_iv_10[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_10[0] at LC_X37_Y14_N7
--operation mode is normal

X1_pc_inc_en_o_2_iv_10[0] = X1_pc_inc_en_o_2_iv_10_a[0] & !X1_s_pc_inc_en_46_m_0[0] & !X1_un1_s_intblock_102_i_a3_0_2 # !X1_pc_inc_en_o_2_iv_10_a[0] & (Y1_bit_data_o_u & !X1_un1_s_intblock_102_i_a3_0_2 # !Y1_bit_data_o_u & !X1_s_pc_inc_en_46_m_0[0]);


--X1_pc_inc_en_o_2_iv_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_9[0] at LC_X30_Y18_N2
--operation mode is normal

X1_pc_inc_en_o_2_iv_9[0] = X1_pc_inc_en_o_2_iv_6[0] & !X1_un100_s_intblock_m_1 & X1_pc_inc_en_o_2_iv_7[0];


--X1_un131_state_m is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_m at LC_X38_Y16_N6
--operation mode is normal

X1_un131_state_m = !X1_un131_state_0_a2_4_2_a & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 & X1L599 & X1_un131_state_0_a2_5;


--X1_pc_inc_en_o_2_iv_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_a[0] at LC_X38_Y16_N8
--operation mode is normal

X1_pc_inc_en_o_2_iv_a[0] = Y1L6663Q & (!X1_un131_state_0_a2_5 # !X1_un131_state_0_a2_4) # !X1_s_pc_inc_en_38_m_2[0];


--X1_pc_inc_en_o_1_iv_i_i_o2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_a[1] at LC_X41_Y13_N4
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_a[1] = !Y1L6663Q # !Y1_state_o_i_0;


--X1_pc_inc_en_o_1_iv_i_i_a2_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_5[1] at LC_X35_Y17_N6
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_5[1] = !Y1_command_o_0 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_pc_inc_en_o_1_iv_i_i_a2_5_a[1];


--X1_pc_inc_en_o_1_iv_i_i_o2_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0[1] at LC_X38_Y16_N3
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0[1] = X1_pc_inc_en_o_1_iv_i_i_o2_0_0[1] & (X1_pc_inc_en_o_1_iv_i_i_o2_0_a[1] # X1_un131_state_0_a2_4 & X1_un131_state_0_a2_5);


--X1_pc_inc_en_o_1_iv_i_i_m2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2[1] at LC_X37_Y14_N9
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_m2[1] = X1L1801 & !X1L9701 # !X1L1801 & !X1L0801 & !X1_pc_inc_en_o_1_iv_i_i_a2_7[1];


--X1_pc_inc_en_o_1_iv_i_i_a2_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_1[1] at LC_X37_Y14_N6
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_1[1] = !X1_un4_s_intblock_0 & X1_pc_inc_en_o_1_iv_i_i_a2_1_1[1] & (X1L3011 # X1_pc_inc_en_o_1_iv_i_i_a2_7[1]);


--X1_pc_inc_en_o_1_iv_i_i_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2[1] at LC_X38_Y16_N4
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2[1] = Y1L6663Q & X1_un4_s_intblock_0_0 & !X1_pc_inc_en_o_1_iv_i_i_o2_0[1];


--Y1_un5_pc_comb_add0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add0 at LC_X40_Y22_N2
--operation mode is arithmetic

Y1_un5_pc_comb_add0 = Y1_pc[0] $ !E1_prog_data_o_0;

--Y1L0354 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add0~COUT0 at LC_X40_Y22_N2
--operation mode is arithmetic

Y1L0354_cout_0 = !Y1_pc[0] & E1_prog_data_o_0;
Y1L0354 = CARRY(Y1L0354_cout_0);

--Y1L1354 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add0~COUT1 at LC_X40_Y22_N2
--operation mode is arithmetic

Y1L1354_cout_1 = !Y1_pc[0] & E1_prog_data_o_0;
Y1L1354 = CARRY(Y1L1354_cout_1);


--Y1_un33_pc_comb_add0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add0 at LC_X39_Y22_N2
--operation mode is arithmetic

Y1_un33_pc_comb_add0 = Y1_acc_0 $ Y1L562Q;

--Y1L9764 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add0~COUT0 at LC_X39_Y22_N2
--operation mode is arithmetic

Y1L9764_cout_0 = Y1_acc_0 & Y1L562Q;
Y1L9764 = CARRY(Y1L9764_cout_0);

--Y1L0864 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add0~COUT1 at LC_X39_Y22_N2
--operation mode is arithmetic

Y1L0864_cout_1 = Y1_acc_0 & Y1L562Q;
Y1L0864 = CARRY(Y1L0864_cout_1);


--Y1_un1_gprbit_1528_23_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_23_0 at LC_X30_Y8_N7
--operation mode is normal

Y1_un1_gprbit_1528_23_0 = !Y1_un1_gprbit_1527_67_0_o4 & Y1_un1_gprbit_1528_23_0_a & !Y1_s_adr_1_iv_0_0 & Y1L4152;


--X1_help16_en_o_1_iv_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_0_a[1] at LC_X30_Y24_N0
--operation mode is normal

X1_help16_en_o_1_iv_0_0_a[1] = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & !Y1L2932 & Y1_command_o_0 & X1_N_2453_i_i_o2;


--Y1_un4_pc_plus2_combout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[8] at LC_X42_Y22_N4
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[8] = Y1_pc[8] $ (Y1_pc[7] & Y1L7844);

--Y1_un4_pc_plus2_cout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[8] at LC_X42_Y22_N4
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[8] = Y1L3944;


--Y1_un7_s_help16_combout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[8] at LC_X42_Y23_N4
--operation mode is arithmetic

Y1_un7_s_help16_combout[8] = Y1_pc[8] $ !Y1L2364;

--Y1_un7_s_help16_cout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[8] at LC_X42_Y23_N4
--operation mode is arithmetic

Y1_un7_s_help16_cout[8] = Y1L8364;


--Y1_un5_pc_comb_add8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add8 at LC_X40_Y21_N0
--operation mode is arithmetic

Y1_un5_pc_comb_add8_carry_eqn = Y1_un5_pc_comb_carry_7;
Y1_un5_pc_comb_add8 = Y1_un4_pc_plus1_combout[8] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add8_carry_eqn;

--Y1L8554 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add8~COUT0 at LC_X40_Y21_N0
--operation mode is arithmetic

Y1L8554_cout_0 = Y1_un4_pc_plus1_combout[8] & (E1_prog_data_o_7 # !Y1_un5_pc_comb_carry_7) # !Y1_un4_pc_plus1_combout[8] & E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_7;
Y1L8554 = CARRY(Y1L8554_cout_0);

--Y1L9554 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add8~COUT1 at LC_X40_Y21_N0
--operation mode is arithmetic

Y1L9554_cout_1 = Y1_un4_pc_plus1_combout[8] & (E1_prog_data_o_7 # !Y1_un5_pc_comb_carry_7) # !Y1_un4_pc_plus1_combout[8] & E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_7;
Y1L9554 = CARRY(Y1L9554_cout_1);


--Y1_pc_comb_3_c[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[8] at LC_X38_Y20_N4
--operation mode is normal

Y1_pc_comb_3_c[8] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[8] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add8 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un33_pc_comb_add8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add8 at LC_X39_Y21_N0
--operation mode is arithmetic

Y1_un33_pc_comb_add8_carry_eqn = Y1_un33_pc_comb_carry_7;
Y1_un33_pc_comb_add8 = Y1L932Q $ !Y1_un33_pc_comb_add8_carry_eqn;

--Y1L7074 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add8~COUT0 at LC_X39_Y21_N0
--operation mode is arithmetic

Y1L7074_cout_0 = Y1L932Q & !Y1_un33_pc_comb_carry_7;
Y1L7074 = CARRY(Y1L7074_cout_0);

--Y1L8074 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add8~COUT1 at LC_X39_Y21_N0
--operation mode is arithmetic

Y1L8074_cout_1 = Y1L932Q & !Y1_un33_pc_comb_carry_7;
Y1L8074 = CARRY(Y1L8074_cout_1);


--Y1_pc_comb_9_c[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_c[8] at LC_X37_Y20_N3
--operation mode is normal

Y1_pc_comb_9_c[8] = X1_pc_inc_en_o_2_iv_0 & (Y1_s_help16[8] # X1_pc_inc_en_o_1_iv_i_i_0) # !X1_pc_inc_en_o_2_iv_0 & Y1L8422Q & !X1_pc_inc_en_o_1_iv_i_i_0;


--X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2_1_0 at LC_X36_Y20_N3
--operation mode is normal

X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 = !X1L2381 & (!E1_prog_data_o_6 & !E1_prog_data_o_5 # !Y1L6763Q);


--X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_5_0_o2[4] at LC_X31_Y21_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] = Y1L1763Q & X1_un1_state_i_39_0_0_o2_0_o2 & (!X1_un1_state_i_227_0_0_a3_1_0 # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0) # !Y1L1763Q & (!X1_un1_state_i_227_0_0_a3_1_0 # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0);


--X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e at LC_X34_Y23_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e = Y1L3632 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1L543;


--X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3_a[4] at LC_X35_Y20_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] = !X1_alu_cmd_o_2_iv_i_o2_7_0[1] & (!X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !Y1L6663Q;


--X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 at LC_X34_Y21_N1
--operation mode is normal

X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 = Y1L1763Q & X1_data_mux_o_1_iv_0_a2_8[3] & Y1_command_o_3 & X1_N_2380_i_i_o2;


--X1_alu_cmd_o_2_iv_i_i_a2_11[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_11[2] at LC_X33_Y17_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_11[2] = Y1L1763Q & X1_N_2380_i_i_o2 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1L115;


--X1_alu_cmd_o_2_iv_0_a2_12[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12[4] at LC_X33_Y19_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_12[4] = X1L482 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_N_2380_i_i_o2 & Y1L3632;


--X1_alu_cmd_o_2_iv_0_a2_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10[4] at LC_X36_Y21_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_10[4] = X1_N_2433_i_i & (Y1_un9_s_command_1 & X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_alu_cmd_o_2_iv_0_a2_10_a[4]);


--X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_4_c_0[3] at LC_X35_Y22_N9
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] = Y1L6663Q & X1_un4_s_intblock_0_0 & X1_N_2438_i_i_o2 & !X1_alu_cmd_o_3_iv_i_a2_4_c_0_a[3];


--X1_alu_cmd_o_2_iv_i_i_o2_1_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_1_3[2] at LC_X34_Y19_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_1_3[2] = X1_N_2397_i_i_o2 & X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] & (!X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] # !X1_N_2446_i_i_o2) # !X1_N_2397_i_i_o2 & (!X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] # !X1_N_2446_i_i_o2);


--X1_un1_state_i_40_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_40_i_a2 at LC_X33_Y23_N1
--operation mode is normal

X1_un1_state_i_40_i_a2 = !X1_un7186_s_instr_category_i_i_a3 & (!X1_N_2435_i_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 at LC_X33_Y19_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 = Y1L1763Q & (X1_alu_cmd_o_2_iv_0_a2_12_1[4] & X1_un7186_s_instr_category_i_i_a3_1 # !X1_un1_state_i_40_i_a2) # !Y1L1763Q & X1_alu_cmd_o_2_iv_0_a2_12_1[4] & X1_un7186_s_instr_category_i_i_a3_1;


--X1_alu_cmd_o_2_iv_i_i_a2_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_1[2] at LC_X34_Y20_N4
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_1[2] = !X1_un4_s_intblock_0 & (X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] # Y1L1763Q & !X1_alu_cmd_o_2_iv_i_i_a2_1_a[2]);


--X1_alu_cmd_o_2_iv_i_i_a2_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_6[2] at LC_X36_Y22_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_6[2] = Y1L6663Q & X1_un4_s_intblock_0_0 & (X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] # !X1_alu_cmd_o_2_iv_i_i_a2_6_a[2]);


--X1_alu_cmd_o_2_iv_i_i_o2_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_2[2] at LC_X31_Y19_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_2[2] = Y1L6663Q & !X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] & (X1_alu_cmd_o_2_iv_0_a2_12_1[4] $ !X1_alu_cmd_o_2_iv_i_i_o2_2_a[2]) # !Y1L6663Q & (X1_alu_cmd_o_2_iv_i_i_o2_2_a[2] # !X1_alu_cmd_o_2_iv_0_a2_12_1[4]);


--X1_alu_cmd_o_2_iv_i_i_a2_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_4[2] at LC_X37_Y21_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_4[2] = X1_un4_s_intblock_0_0 & X1_N_2433_i_i & (X1L372 # !X1_alu_cmd_o_2_iv_0_a2_10_a[4]);


--X1_alu_cmd_o_2_iv_i_i_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_1[2] at LC_X37_Y18_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_1[2] = X1_alu_cmd_o_2_iv_i_i_a2_4[2] # X1_un4_s_intblock_0_0 & Y1L6663Q & !X1_alu_cmd_o_2_iv_i_i_1_a[2];


--X1_alu_cmd_o_2_iv_0_5_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m1_e at LC_X29_Y20_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_5_m1_e = !X1_alu_cmd_o_2_iv_0_o2_3_0[5] & X1_alu_cmd_o_2_iv_0_o4_1[5] & X1_alu_cmd_o_2_iv_0_o4_6[5] & X1_alu_cmd_o_2_iv_0tt_5_m3_0_a2_0;


--X1_alu_cmd_o_2_iv_0_5_m6_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i_0 at LC_X32_Y18_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_0_5_m6_i_0 = X1_un4_s_intblock_0 & X1_un4_s_intblock_0 # !X1_un4_s_intblock_0 & !X1_un4_s_intblock_0 & !X1_alu_cmd_o_2_iv_0_a4_1_1[5] & !X1L223;


--X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_0[1] at LC_X34_Y19_N8
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] = X1_alu_cmd_o_2_iv_i_i_o2_3[1] & (X1_alu_cmd_o_2_iv_i_i_o2_4[1] & X1_alu_cmd_o_2_iv_i_i_o2_8_0[1] # !Y1L6663Q);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4[1] at LC_X33_Y17_N4
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] & X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_o2_3[1]);


--X1_alu_cmd_o_3_iv_12[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_12[0] at LC_X36_Y18_N2
--operation mode is normal

X1_alu_cmd_o_3_iv_12[0] = !X1_state_i_m_13_d[2] & X1_alu_cmd_o_3_iv_9[0] & X1_alu_cmd_o_3_iv_10[0] & X1_alu_cmd_o_3_iv_8[0];


--X1_alu_cmd_o_3_iv_10[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_10[0] at LC_X36_Y18_N8
--operation mode is normal

X1_alu_cmd_o_3_iv_10[0] = !X1_alu_cmd_o_3_iv_7[0] & X1_alu_cmd_o_3_iv_7_a[0] & (X1_un4_s_intblock_0 # !X1_un1_s_intblock_75_i_i2_i_a2);


--X1_alu_cmd_o_3_iv_8[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_8[0] at LC_X35_Y19_N1
--operation mode is normal

X1_alu_cmd_o_3_iv_8[0] = X1_alu_cmd_o_3_iv_1[0] & X1_alu_cmd_o_2_iv_i_i_0_Z[2] & (X1_alu_cmd_o_3_iv_8_a[0] # !Y1L1763Q);


--X1_alu_cmd_o_3_iv_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_9[0] at LC_X36_Y18_N0
--operation mode is normal

X1_alu_cmd_o_3_iv_9[0] = !X1_alu_cmd_o_3_iv_6_0_a2[0] & X1_alu_cmd_o_3_iv_2[0] & (!X1_alu_cmd_o_3_iv_6[0] # !X1_un11741_s_instr_category_0_a3);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 at LC_X34_Y20_N6
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & !X1_un4_s_intblock_0 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e;


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a at LC_X33_Y22_N8
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a = X1_regs_wr_en_o_3_iv_0_Z[1] & (X1_alu_cmd_o_3_iv_i_o2_8[3] # !Y1L6663Q # !X1_un4_s_intblock_0_0);


--X1_alu_cmd_o_3_iv_i_a2_1_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10[3] at LC_X31_Y18_N9
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_1_10[3] = Y1L1763Q & (X1_state_i_m_12_1[2] & X1L226 # !X1_un4_s_intblock_0) # !Y1L1763Q & X1_state_i_m_12_1[2] & X1L226;


--X1_alu_cmd_o_3_iv_i_a2_c_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c_1[3] at LC_X38_Y19_N3
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_c_1[3] = X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 # X1_alu_cmd_o_3_iv_i_a2_c_1_a[3] & (!X1_un1_un1251_s_instr_category # !X1_alu_cmd_o_3_iv_i_o2_8[3]);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e at LC_X31_Y22_N4
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e = !X1L026 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a & !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1];


--X1_alu_cmd_o_3_iv_i_a2_5_3_m2_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e at LC_X32_Y18_N3
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m2_e = !X1L536 & !X1L736 & !X1L636 & !X1L436;


--U1_opb_o_iv_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3[0] at LC_X39_Y18_N0
--operation mode is normal

U1_opb_o_iv_0_a2_3[0] = !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_opb_o_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2[0] at LC_X37_Y18_N2
--operation mode is normal

U1_opb_o_iv_0_a2[0] = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & U1L503;


--U1_opb_o_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a[0] at LC_X37_Y18_N5
--operation mode is normal

U1_opb_o_iv_0_a[0] = !U1_opb_o_iv_0_a2_0_1[0] & (X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_3_iv_0 # !Y1_s_reg_data_u_0);


--U1_opa_o_1_0_a2_0[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0[0] at LC_X39_Y18_N2
--operation mode is normal

U1_opa_o_1_0_a2_0[0] = Y1_s_reg_data_u_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_2_iv_0_0 & U1L122;


--U1_opa_o_1_0_a2_c[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_c[0] at LC_X38_Y21_N5
--operation mode is normal

U1_opa_o_1_0_a2_c[0] = U1_opa_o_1_0_a2_c_a[0] & (X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_0_0 # !X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_addsub_cy_o_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0 at LC_X35_Y18_N4
--operation mode is normal

U1_addsub_cy_o_0 = U1_cy_o_0_iv_0_a2_8[0] & !U1_addsub_cy_o_0_a & (!U1_addsub_cy_o_0_a2_0_0 # !U1_opb_o_iv_0_a2_3[0]) # !U1_cy_o_0_iv_0_a2_8[0] & (!U1_addsub_cy_o_0_a2_0_0 # !U1_opb_o_iv_0_a2_3[0]);


--U1_alu_cmd_o_1_3_0__romlut_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_7 at LC_X38_Y21_N8
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_7 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_2_iv_i_i_0 & (!X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_3_iv_0));


--U1_alu_cmd_o_1_3_0__rom_1_c_x is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_1_c_x at LC_X38_Y21_N2
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_1_c_x = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_0_0);


--U1_alu_cmd_o_1_3_0__romlut_9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_9 at LC_X38_Y18_N5
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_9 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0);


--U1_alu_cmd_o_1_3_0__romlut_10 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_10 at LC_X42_Y15_N9
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_10 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_alu_cmd_o_1_3_0__romlut_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_0 at LC_X42_Y15_N8
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_0 = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_i_i_0 $ X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_alu_cmd_o_1_3_0__rom_c is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_c at LC_X42_Y15_N4
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_c = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (U1_alu_cmd_o_1_3_0__romlut_1 # !X1_alu_cmd_o_2_iv_0_0) # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_3;


--U1_alu_cmd_o_1_3_0__romlut_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_4 at LC_X36_Y15_N3
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_4 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_0);


--U1_alu_cmd_o_1_3_0__rom_0_c is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_0_c at LC_X41_Y15_N1
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_0_c = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (U1_alu_cmd_o_1_3_0__romlut_5 # !X1_alu_cmd_o_2_iv_0_0) # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_3;


--T1_result_o_5_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[0] at LC_X43_Y15_N3
--operation mode is normal

T1_result_o_5_a[0] = U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2);


--U1_op_b_o_1_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_0_0 at LC_X41_Y16_N1
--operation mode is normal

U1_op_b_o_1_0_0_0 = E1_prog_data_o_0 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_0) # !E1_prog_data_o_0 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_0);


--U1_op_a_o_iv_0_0_0_m5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0_m5 at LC_X41_Y18_N1
--operation mode is normal

U1_op_a_o_iv_0_0_0_m5 = !U1_op_a_o_iv_0_0_0_m5_a & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_0);


--U1_op_a_o_iv_0_0_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_6 at LC_X40_Y16_N7
--operation mode is normal

U1_op_a_o_iv_0_0_6 = !U1_op_a_o_iv_0_0_a[7] & (U1_op_a_o_iv_0_0_o2_3[0] # !Y1_s_reg_data_u_7 # !X1_alu_cmd_o_2_iv_i_i_0);


--T1_result_o_6_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6_a[0] at LC_X38_Y15_N8
--operation mode is normal

T1_result_o_6_a[0] = U1_alu_cmd_o_1_3_0__rom & !U1_op_a_o_iv_0_0_0 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_a_o_iv_0_0_0 # !U1_alu_cmd_o_1_3_0__rom_0 & Y1_psw_o_7);


--T1_I_8 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_8 at LC_X40_Y15_N7
--operation mode is arithmetic

T1_I_8 = U1_op_b_o_1_0_6 $ !U1_op_a_o_iv_0_0_6;

--T1L42 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_8~COUT0 at LC_X40_Y15_N7
--operation mode is arithmetic

T1L42_cout_0 = U1_op_b_o_1_0_6 & (!T1L02 # !U1_op_a_o_iv_0_0_6) # !U1_op_b_o_1_0_6 & !U1_op_a_o_iv_0_0_6 & !T1L02;
T1L42 = CARRY(T1L42_cout_0);

--T1L52 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_8~COUT1 at LC_X40_Y15_N7
--operation mode is arithmetic

T1L52_cout_1 = U1_op_b_o_1_0_6 & (!T1L12 # !U1_op_a_o_iv_0_0_6) # !U1_op_b_o_1_0_6 & !U1_op_a_o_iv_0_0_6 & !T1L12;
T1L52 = CARRY(T1L52_cout_1);


--X1_un1_un9339_s_instr_category_2_0_a12_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_1_1 at LC_X30_Y25_N2
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_1_1 = X1_un1_un9339_s_instr_category_2_0_a12_1_1_a & (Y1L6832 # Y1L6732 $ Y1L7532);


--X1_un1_un9339_s_instr_category_2_0_a12_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_0 at LC_X29_Y25_N0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_0 = !Y1L3632 & !Y1L6932 & X1_un1_un9339_s_instr_category_2_0_a12_0_a & Y1L8632;


--X1_un4685_s_instr_category_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4685_s_instr_category_0_a2_0 at LC_X32_Y26_N9
--operation mode is normal

X1_un4685_s_instr_category_0_a2_0 = !Y1_command_o_3 & (Y1L6763Q & E1_prog_data_o_0 # !Y1L6763Q & Y1_s_ir_0);


--X1_un1_un9339_s_instr_category_2_0_o2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_1_a at LC_X32_Y24_N7
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_1_a = !Y1L6732 & X1_data_mux_o_1_iv_0_a2_8[3] & X1_un1_un15_s_instr_category_2_0_a4_3_0 & !Y1L7532;


--X1_un1_un9339_s_instr_category_2_0_o2_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_4_a at LC_X30_Y26_N9
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_4_a = !Y1L6732 & !Y1L7532 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !Y1L3632;


--X1_un1_un9339_s_instr_category_2_0_a12_9_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_9_1 at LC_X31_Y26_N0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_9_1 = Y1L3632 & X1_un4685_s_instr_category_0_a2_0 & !Y1L6732 & !Y1L7532;


--X1_un1_un9339_s_instr_category_2_0_a12_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_2 at LC_X29_Y25_N6
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_2 = X1_data_mux_o_1_iv_0_a2_8[3] & Y1L8632 & (Y1L6932 $ !Y1L3632);


--X1_un1_un9339_s_instr_category_2_0_o2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_3 at LC_X30_Y25_N5
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_3 = Y1_command_o_3 # X1_un1_un9339_s_instr_category_2_0_o2_3_a # !Y1L6932 # !Y1L3632;


--X1_un1_state_i_52_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_1_a at LC_X26_Y26_N2
--operation mode is normal

X1_un1_state_i_52_0_a2_1_a = Y1L6832 & Y1L6932 & !Y1L2932;


--X1_un1_state_i_52_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_0_a at LC_X27_Y23_N3
--operation mode is normal

X1_un1_state_i_52_0_a2_0_a = X1_N_2442_i_i_o2 & (Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0);


--X1_un1_state_i_52_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_2_a at LC_X27_Y23_N5
--operation mode is normal

X1_un1_state_i_52_0_a2_2_a = !Y1_command_o_0 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & Y1L2932 & Y1L6832;


--X1_un1_un161_s_instr_category_1_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2_a at LC_X29_Y25_N5
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2_a = !Y1_command_o_3 & (!Y1L3632 # !Y1L7532);


--X1_un1_un161_s_instr_category_1_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_1_a at LC_X29_Y21_N6
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_1_a = !Y1L7532 & (Y1L3632 # Y1_command_o_0) # !Y1L6832;


--X1_un1_un161_s_instr_category_1_0_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2_0_a2 at LC_X29_Y26_N1
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2_0_a2 = Y1L3632 & X1_un7558_s_instr_category_0_a2_0_a2_s & !Y1L7532 & X1_un1_un161_s_instr_category_1_0_2_0_a2_a;


--Y1_ip_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_1 at LC_X29_Y15_N8
--operation mode is normal

Y1_ip_1_lut_out = Y1L7153 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1L7153 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;
Y1_ip_1 = DFFEA(Y1_ip_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2964_i, , );


--Y1_un1_gprbit_1527_72_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_72_i_i_a2 at LC_X29_Y14_N5
--operation mode is normal

Y1_un1_gprbit_1527_72_i_i_a2 = Y1_un1_gprbit_1527_44_i_i_o4 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_82_i_i_a4;


--Y1_tcon_0_13_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[5] at LC_X27_Y8_N1
--operation mode is normal

Y1_tcon_0_13_0[5] = Y1_tcon_0_13_0_a[5] & (Y1_un1_s_adr_3_i_i_a3 & Y1_s_bdata_12_0 # !Y1_un1_s_adr_3_i_i_a3 & !Y1_tcon_0_5_Z[5]) # !Y1_tcon_0_13_0_a[5] & !Y1_tcon_0_5_Z[5];


--Y1_tcon_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_7 at LC_X29_Y16_N5
--operation mode is normal

Y1_tcon_0_7_lut_out = Y1_un1_gprbit_1527_1 & Y1L0943 # !Y1_un1_gprbit_1527_1 & !Y1_tcon_0_13_a[7];
Y1_tcon_0_7 = DFFEA(Y1_tcon_0_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_p0_8_i_m4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[3] at LC_X29_Y15_N6
--operation mode is normal

Y1_p0_8_i_m4[3] = Y1L3253 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1L3253 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;


--X1_un1_state_i_226_i_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o2_0 at LC_X28_Y15_N2
--operation mode is normal

X1_un1_state_i_226_i_0_o2_0 = Y1L259Q & Y1_tcon_0_5;


--Y1_un1_gprbit_1527_105_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_105_i_i_a2 at LC_X30_Y15_N6
--operation mode is normal

Y1_un1_gprbit_1527_105_i_i_a2 = Y1_un1_gprbit_1527_82_i_i_a4 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_105_i_i_a2_a;


--Y1_tcon_0_13_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[1] at LC_X30_Y15_N1
--operation mode is normal

Y1_tcon_0_13_a[1] = Y1_un1_gprbit_1528_68_s & (Y1_G_362 & !Y1_s_bdata_12_0 # !Y1_G_362 & Y1_tcon_0_5_Z[1]) # !Y1_un1_gprbit_1528_68_s & Y1_tcon_0_5_Z[1];


--X1_un1_state_i_225_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_225_0_a3_a at LC_X26_Y16_N3
--operation mode is normal

X1_un1_state_i_225_0_a3_a = Y1L269Q & (!Y1_tcon_0_3 # !Y1L959Q);


--X1_bdata_mux_o_1_iv_0_a2_0_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_0[0] at LC_X30_Y18_N6
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_0[0] = Y1L6732 & (Y1L2932 $ Y1L6832);


--U1_addsub_o_1_romlut is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_o_1_romlut at LC_X40_Y17_N5
--operation mode is normal

U1_addsub_o_1_romlut = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 $ (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # X1_alu_cmd_o_3_iv_0));


--U1_addsub_o_1_romlut_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_o_1_romlut_0 at LC_X40_Y17_N6
--operation mode is normal

U1_addsub_o_1_romlut_0 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0;


--U1_opa_o_1_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_1 at LC_X39_Y14_N2
--operation mode is normal

U1_opa_o_1_0_1 = Y1_acc_5 & U1_opa_o_1_0_o2[0] & (!U1_opa_o_1_0_a2_2_a[0] # !U1L842) # !Y1_acc_5 & (!U1_opa_o_1_0_a2_2_a[0] # !U1L842);


--U1_opa_o_1_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_0 at LC_X39_Y14_N0
--operation mode is normal

U1_opa_o_1_0_0 = Y1_acc_4 & U1_opa_o_1_0_o2[0] & (!U1L942 # !U1_opa_o_1_0_a2_2_a[0]) # !Y1_acc_4 & (!U1L942 # !U1_opa_o_1_0_a2_2_a[0]);


--W1_v_result_2_c1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c1_a at LC_X38_Y13_N7
--operation mode is normal

W1_v_result_2_c1_a = V1_v_result_2_carry_4 & (!V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x) # !V1_v_result_2_carry_4 & U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4;


--T1_result_o_5[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[5] at LC_X41_Y16_N6
--operation mode is normal

T1_result_o_5[5] = U1_op_a_o_iv_0_0_4 & (T1_result_o_5_a[5] & !U1_op_b_o_1_0_4 # !T1_result_o_5_a[5] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_4 & (T1_result_o_5_a[5] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_4));


--T1_result_o_7_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[5] at LC_X40_Y14_N2
--operation mode is normal

T1_result_o_7_a[5] = T1_result_o_sn_m6 & (U1L09 # U1_op_a_o_iv_0_0_a[4]) # !T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_5;


--R1_un17_v_tmpda_anc2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_anc2_a at LC_X43_Y18_N0
--operation mode is normal

R1_un17_v_tmpda_anc2_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_4 # !Y1_acc_3;


--R1_un28_v_tmpda_c1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un28_v_tmpda_c1_a at LC_X43_Y18_N5
--operation mode is normal

R1_un28_v_tmpda_c1_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_4 # !Y1_acc_3;


--U1_opb_o_0_iv_0_a2_3_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a[1] at LC_X38_Y18_N1
--operation mode is normal

U1_opb_o_0_iv_0_a2_3_a[1] = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_2_0 & U1L982 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0;


--U1_opb_o_0_iv_0_a2_5[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5[1] at LC_X39_Y18_N9
--operation mode is normal

U1_opb_o_0_iv_0_a2_5[1] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] & !X1L964 & !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_opa_o_1_0_a2_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_a[0] at LC_X36_Y18_N1
--operation mode is normal

U1_opa_o_1_0_a2_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_0_a2_0 # !X1L752);


--U1_opa_o_1_0_o2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2_a[0] at LC_X40_Y17_N4
--operation mode is normal

U1_opa_o_1_0_o2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_0_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_opb_o_0_iv_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_2 at LC_X39_Y14_N5
--operation mode is normal

U1_opb_o_0_iv_0_2 = E1_prog_data_o_5 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_5) # !E1_prog_data_o_5 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_5);


--V1_v_result_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_1_0 at LC_X39_Y17_N8
--operation mode is normal

V1_v_result_1_0 = U1_addsub_o_1_rom_x & V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & !V1_v_result_2_carry_4;


--W1_v_result_2_bnc2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2 at LC_X38_Y13_N5
--operation mode is normal

W1_v_result_2_bnc2 = U1_opa_o_1_0_1 # !U1_opb_o_0_iv_0_2 & (!W1_v_result_2_bnc2_a # !U1_opb_o_0_iv_0_1);


--W1_v_result_2_bnc2_d is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2_d at LC_X39_Y17_N0
--operation mode is normal

W1_v_result_2_bnc2_d = !U1_opa_o_1_0_0 & !U1_opa_o_1_0_1 & (U1_opb_o_0_iv_0_1 # !V1_v_result_1_0);


--d_m6_0_m4_a is d_m6_0_m4_a at LC_X40_Y13_N8
--operation mode is normal

d_m6_0_m4_a = U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2);


--U1_op_b_o_1_0_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_3 at LC_X41_Y13_N3
--operation mode is normal

U1_op_b_o_1_0_3 = E1_prog_data_o_4 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_4) # !E1_prog_data_o_4 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_4);


--U1_op_a_o_iv_0_0_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_3 at LC_X41_Y15_N6
--operation mode is normal

U1_op_a_o_iv_0_0_3 = !U1_op_a_o_iv_0_0_a[4] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_4);


--U1_op_a_o_iv_0_0_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_4 at LC_X40_Y15_N9
--operation mode is normal

U1_op_a_o_iv_0_0_4 = !U1_op_a_o_iv_0_0_a[5] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_5);


--U1_op_a_o_iv_0_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2 at LC_X41_Y18_N8
--operation mode is normal

U1_op_a_o_iv_0_0_2 = !U1_op_a_o_iv_0_0_a[3] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_3);


--T1_result_o_sn_m6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m6 at LC_X40_Y14_N9
--operation mode is normal

T1_result_o_sn_m6 = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--R1_un9_v_tmpda1_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un9_v_tmpda1_c1 at LC_X43_Y14_N4
--operation mode is normal

R1_un9_v_tmpda1_c1 = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !R1L9 # !U1_cy_o_0_iv_0_a2_4_a[0];


--V1_v_result_2_carry_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_4 at LC_X38_Y17_N6
--operation mode is normal

V1_v_result_2_carry_4_carry_eqn = (!V1_v_result_2_carry_3 & V1L94) # (V1_v_result_2_carry_3 & V1L05);
V1_v_result_2_carry_4 = V1_v_result_2_carry_4_carry_eqn;


--V1_un3_v_result_carry_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_carry_4 at LC_X39_Y17_N6
--operation mode is normal

V1_un3_v_result_carry_4_carry_eqn = (!V1_un3_v_result_carry_3 & V1L03) # (V1_un3_v_result_carry_3 & V1L13);
V1_un3_v_result_carry_4 = !V1_un3_v_result_carry_4_carry_eqn;


--V1_un3_v_result_add4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add4 at LC_X39_Y17_N5
--operation mode is arithmetic

V1_un3_v_result_add4_carry_eqn = (!V1_un3_v_result_carry_3 & GND) # (V1_un3_v_result_carry_3 & VCC);
V1_un3_v_result_add4 = U1_opa_o_1_0_a2_1_3 $ U1_opb_o_0_iv_0_0 $ V1_un3_v_result_add4_carry_eqn;

--V1L03 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add4~COUT0 at LC_X39_Y17_N5
--operation mode is arithmetic

V1L03_cout_0 = U1_opa_o_1_0_a2_1_3 & (U1_opb_o_0_iv_0_0 # !V1_un3_v_result_carry_3) # !U1_opa_o_1_0_a2_1_3 & U1_opb_o_0_iv_0_0 & !V1_un3_v_result_carry_3;
V1L03 = CARRY(V1L03_cout_0);

--V1L13 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add4~COUT1 at LC_X39_Y17_N5
--operation mode is arithmetic

V1L13_cout_1 = U1_opa_o_1_0_a2_1_3 & (U1_opb_o_0_iv_0_0 # !V1_un3_v_result_carry_3) # !U1_opa_o_1_0_a2_1_3 & U1_opb_o_0_iv_0_0 & !V1_un3_v_result_carry_3;
V1L13 = CARRY(V1L13_cout_1);


--V1_v_result_2_add4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add4 at LC_X38_Y17_N5
--operation mode is arithmetic

V1_v_result_2_add4_carry_eqn = (!V1_v_result_2_carry_3 & GND) # (V1_v_result_2_carry_3 & VCC);
V1_v_result_2_add4 = U1_opa_o_1_0_a2_1_3 $ U1_opb_o_0_iv_0_0 $ V1_v_result_2_add4_carry_eqn;

--V1L94 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add4~COUT0 at LC_X38_Y17_N5
--operation mode is arithmetic

V1L94_cout_0 = U1_opa_o_1_0_a2_1_3 & U1_opb_o_0_iv_0_0 & !V1_v_result_2_carry_3 # !U1_opa_o_1_0_a2_1_3 & (U1_opb_o_0_iv_0_0 # !V1_v_result_2_carry_3);
V1L94 = CARRY(V1L94_cout_0);

--V1L05 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add4~COUT1 at LC_X38_Y17_N5
--operation mode is arithmetic

V1L05_cout_1 = U1_opa_o_1_0_a2_1_3 & U1_opb_o_0_iv_0_0 & !V1_v_result_2_carry_3 # !U1_opa_o_1_0_a2_1_3 & (U1_opb_o_0_iv_0_0 # !V1_v_result_2_carry_3);
V1L05 = CARRY(V1L05_cout_1);


--T1_result_o_5[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[3] at LC_X42_Y15_N1
--operation mode is normal

T1_result_o_5[3] = U1_op_a_o_iv_0_0_2 & (T1_result_o_5_a[3] & !U1_op_b_o_1_0_2 # !T1_result_o_5_a[3] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_2 & (T1_result_o_5_a[3] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_2));


--T1_result_o_7_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[3] at LC_X41_Y15_N7
--operation mode is normal

T1_result_o_7_a[3] = T1_result_o_sn_m6 & (U1_op_a_o_iv_0_0_a[2] # U1L48) # !T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_3;


--T1_result_o_5[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[6] at LC_X40_Y16_N5
--operation mode is normal

T1_result_o_5[6] = U1_op_a_o_iv_0_0_5 & (T1_result_o_5_a[6] & !U1_op_b_o_1_0_5 # !T1_result_o_5_a[6] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_5 & (T1_result_o_5_a[6] $ (!U1_op_b_o_1_0_5 & U1_alu_cmd_o_1_3_0__rom_0));


--T1_result_o_7_a[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[6] at LC_X39_Y16_N6
--operation mode is normal

T1_result_o_7_a[6] = T1_result_o_sn_m6 & (U1_op_a_o_iv_0_0_a[5] # U1L39) # !T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_6;


--T1_result_o_7_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[1] at LC_X36_Y14_N4
--operation mode is normal

T1_result_o_7_a[1] = T1_result_o_sn_m6 & U1_op_a_o_iv_0_0_0_m5 # !T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_a[2] & !U1L58;


--Y1_psw_o_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_6 at LC_X28_Y12_N3
--operation mode is normal

Y1_psw_o_6_lut_out = Y1_psw_o_i_m_c_d_0_s[6] & (Y1_psw_o_6 # Y1_psw_31_2[2] & Y1_psw_31_1[6]);
Y1_psw_o_6 = DFFEA(Y1_psw_o_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--V1_v_result_2_add2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add2 at LC_X38_Y17_N3
--operation mode is arithmetic

V1_v_result_2_add2 = U1_opb_o_0_iv_0_0_0 $ U1_opa_o_1_0_a2_1_1_0 $ V1L25;

--V1L24 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add2~COUT0 at LC_X38_Y17_N3
--operation mode is arithmetic

V1L24_cout_0 = U1_opb_o_0_iv_0_0_0 & (!V1L25 # !U1_opa_o_1_0_a2_1_1_0) # !U1_opb_o_0_iv_0_0_0 & !U1_opa_o_1_0_a2_1_1_0 & !V1L25;
V1L24 = CARRY(V1L24_cout_0);

--V1L34 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add2~COUT1 at LC_X38_Y17_N3
--operation mode is arithmetic

V1L34_cout_1 = U1_opb_o_0_iv_0_0_0 & (!V1L35 # !U1_opa_o_1_0_a2_1_1_0) # !U1_opb_o_0_iv_0_0_0 & !U1_opa_o_1_0_a2_1_1_0 & !V1L35;
V1L34 = CARRY(V1L34_cout_1);


--V1_un3_v_result_add2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add2 at LC_X39_Y17_N3
--operation mode is arithmetic

V1_un3_v_result_add2 = U1_opb_o_0_iv_0_0_0 $ U1_opa_o_1_0_a2_1_1_0 $ V1L61;

--V1L02 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add2~COUT0 at LC_X39_Y17_N3
--operation mode is arithmetic

V1L02_cout_0 = U1_opb_o_0_iv_0_0_0 & (U1_opa_o_1_0_a2_1_1_0 # !V1L61) # !U1_opb_o_0_iv_0_0_0 & U1_opa_o_1_0_a2_1_1_0 & !V1L61;
V1L02 = CARRY(V1L02_cout_0);

--V1L12 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add2~COUT1 at LC_X39_Y17_N3
--operation mode is arithmetic

V1L12_cout_1 = U1_opb_o_0_iv_0_0_0 & (U1_opa_o_1_0_a2_1_1_0 # !V1L71) # !U1_opb_o_0_iv_0_0_0 & U1_opa_o_1_0_a2_1_1_0 & !V1L71;
V1L12 = CARRY(V1L12_cout_1);


--U1_opb_o_0_iv_0_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_1 at LC_X38_Y18_N6
--operation mode is normal

U1_opb_o_0_iv_0_0_1 = E1_prog_data_o_2 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_2) # !E1_prog_data_o_2 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_2);


--U1_opa_o_1_0_a2_1_1_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_1 at LC_X38_Y17_N8
--operation mode is normal

U1_opa_o_1_0_a2_1_1_1 = U1_opa_o_1_0_a2_1_1_a[2] & (!U1_opa_o_1_0_a2_1[0] & U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_2);


--T1_result_o_5[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[2] at LC_X42_Y15_N7
--operation mode is normal

T1_result_o_5[2] = U1_op_a_o_iv_0_0_1 & (T1L76 & !U1_alu_cmd_o_1_3_0__rom_0 # !T1L76 & T1L66) # !U1_op_a_o_iv_0_0_1 & (T1L76 $ (!T1L66 # !U1_alu_cmd_o_1_3_0__rom_0));


--T1_result_o_7_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[2] at LC_X42_Y15_N6
--operation mode is normal

T1_result_o_7_a[2] = U1_op_a_o_iv_0_0_0 & !U1_op_a_o_iv_0_0_2 & !T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_0 & (T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_2);


--T1_result_o_5[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[7] at LC_X40_Y14_N4
--operation mode is normal

T1_result_o_5[7] = U1_op_a_o_iv_0_0_6 & (T1_result_o_5_a[7] & !U1_alu_cmd_o_1_3_0__rom_0 # !T1_result_o_5_a[7] & !U1_op_b_o_1_0_6) # !U1_op_a_o_iv_0_0_6 & (T1_result_o_5_a[7] $ (U1_op_b_o_1_0_6 # !U1_alu_cmd_o_1_3_0__rom_0));


--T1_result_o_6[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6[7] at LC_X40_Y14_N7
--operation mode is normal

T1_result_o_6[7] = T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_5 & T1_result_o_sn_m6 # !T1_result_o_sn_m6 & !T1_result_o_sn_m6 & T1_result_o_6_a[7];


--U1_opb_o_0_iv_0_0_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_6 at LC_X39_Y13_N6
--operation mode is normal

U1_opb_o_0_iv_0_0_6 = E1_prog_data_o_7 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_7) # !E1_prog_data_o_7 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_7);


--U1_opa_o_1_0_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_3 at LC_X36_Y16_N6
--operation mode is normal

U1_opa_o_1_0_3 = Y1_s_reg_data_u_7 & !U1_opa_o_1_0_a2_2[0] & (U1_opa_o_1_0_o2[0] # !Y1_acc_7) # !Y1_s_reg_data_u_7 & (U1_opa_o_1_0_o2[0] # !Y1_acc_7);


--W1_v_result_2_c3_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c3_a at LC_X38_Y13_N4
--operation mode is normal

W1_v_result_2_c3_a = W1L11 & (W1_v_result_2_c1_a # !W1L01) # !W1L11 & W1L01 & W1L9;


--Y1_N_3150_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3150_i at LC_X33_Y15_N2
--operation mode is normal

Y1_N_3150_i = !Y1L4052 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & Y1_un1_s_adr_9 & Y1L6814;


--Y1_tcon_0_5_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5_Z[3] at LC_X28_Y7_N4
--operation mode is normal

Y1_s_int1_h3_i_0__Z_qfbk = Y1_s_int1_h3_i_0__Z;
Y1_tcon_0_5_Z[3] = !Y1_tcon_0_3 & (Y1_tcon_0[2] & Y1_s_int1_h3_i_0__Z_qfbk # !Y1_s_int1_h2_i_0[0]);

--Y1_s_int1_h3_i_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h3_i_0__Z at LC_X28_Y7_N4
--operation mode is normal

Y1_s_int1_h3_i_0__Z_sload_eqn = Y1_s_int1_h2_i_0[0];
Y1_s_int1_h3_i_0__Z = DFFEA(Y1_s_int1_h3_i_0__Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un1_gprbit_1528_68_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_68_s at LC_X30_Y8_N0
--operation mode is normal

Y1_un1_gprbit_1528_68_s = Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv[4];


--Y1_tcon_0_13_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[3] at LC_X29_Y10_N4
--operation mode is normal

Y1_tcon_0_13_0_a[3] = !Y1L0152 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv_7[3] & Y1_un1_s_adr_5_0_0_a3;


--Y1_ip[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[7] at LC_X32_Y15_N5
--operation mode is normal

Y1_ip[7]_lut_out = Y1L0943 & (Y1_s_bdata_12_0 # X1_regs_wr_en_o_3_iv_0) # !Y1L0943 & Y1_s_bdata_12_0 & !X1_regs_wr_en_o_3_iv_0;
Y1_ip[7] = DFFEA(Y1_ip[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2963_i, , );


--Y1_un1_gprbit_1527_52_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i at LC_X33_Y15_N4
--operation mode is normal

Y1_un1_gprbit_1527_52_i = Y1_s_adr_1_iv[4] & Y1L1493 & (Y1L4052 $ !Y1L7053);


--sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a is sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a at LC_X26_Y17_N3
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a = X1_un1_state_i_226_i_0_0 & !X1_un1_state_i_226_1 & X1_un1_state_i_226_i_0_o3;


--X1_N_3184_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_3184_i at LC_X29_Y18_N1
--operation mode is normal

X1_N_3184_i = Y1_intlow_en_o_0_iv_0_a3 # X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_un4_s_intblock_0_0 & X1_intlow_en_o_0_iv_0_a3_0_4;


--Y1_intpre_o_1_0_a4_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_1_a at LC_X29_Y15_N9
--operation mode is normal

Y1_intpre_o_1_0_a4_1_a = Y1_tcon_0_1 & !Y1L849Q & (!Y1_tcon_0_7 # !Y1L269Q) # !Y1_tcon_0_1 & (!Y1_tcon_0_7 # !Y1L269Q);


--X1_un1_state_i_226_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_1 at LC_X28_Y15_N8
--operation mode is normal

X1_un1_state_i_226_1 = Y1L569Q & (Y1_scon_0_1 # Y1_scon_0_0);


--Y1_s_bit_data_8_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_6_0 at LC_X28_Y16_N2
--operation mode is normal

Y1_s_bit_data_8_6_0 = Y1_s_bit_data_8_6_0_c & (Y1L549Q # !Y1L9742Q) # !Y1_s_bit_data_8_6_0_c & Y1L349Q & Y1L9742Q;


--Y1_s_bit_data_8_3_0_i_m3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_3_0_i_m3 at LC_X26_Y15_N1
--operation mode is normal

Y1_s_bit_data_8_3_0_i_m3 = Y1_s_bit_data_8_3_0_i_m3_c & (Y1L149Q # !Y1L9742Q) # !Y1_s_bit_data_8_3_0_i_m3_c & Y1L569Q & Y1L9742Q;


--Y1_s_bit_data_10_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_3_0 at LC_X27_Y15_N1
--operation mode is normal

Y1_s_bit_data_10_3_0 = Y1_s_bit_data_10_3_0_c & (Y1L5001Q # !Y1L5742Q) # !Y1_s_bit_data_10_3_0_c & Y1L9101Q & Y1L5742Q;


--Y1_s_bit_data_10_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_6_0 at LC_X25_Y15_N9
--operation mode is normal

Y1_s_bit_data_10_6_0 = Y1_s_bit_data_10_6_0_c & (Y1_ip[7] # !Y1L5742Q) # !Y1_s_bit_data_10_6_0_c & Y1L5742Q & Y1L9001Q;


--Y1_s_bit_data_5_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_6_0 at LC_X28_Y13_N6
--operation mode is normal

Y1_s_bit_data_5_6_0 = Y1_s_bit_data_5_6_0_c & (Y1_scon_0_7 # !Y1L3742Q) # !Y1_s_bit_data_5_6_0_c & Y1_scon_0_5 & Y1L3742Q;


--Y1_s_bit_data_5_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_3_0 at LC_X25_Y13_N2
--operation mode is normal

Y1_s_bit_data_5_3_0 = Y1_s_bit_data_5_3_0_c & (Y1_scon_0_3 # !Y1L5742Q) # !Y1_s_bit_data_5_3_0_c & Y1L5742Q & Y1_scon_0[2];


--Y1_s_bit_data_2_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_6_0 at LC_X25_Y9_N0
--operation mode is normal

Y1_s_bit_data_2_6_0 = Y1_s_bit_data_2_6_0_c & (Y1_tcon_0_7 # !Y1L5742Q) # !Y1_s_bit_data_2_6_0_c & Y1L5742Q & Y1_tcon_0_6;


--Y1_s_bit_data_1_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_6_0 at LC_X44_Y15_N8
--operation mode is normal

Y1_s_bit_data_1_6_0 = Y1_s_bit_data_1_6_0_c & (!Y1_s_p0_i[7] # !Y1L5742Q) # !Y1_s_bit_data_1_6_0_c & !Y1_s_p0_i[6] & Y1L5742Q;


--Y1_bit_data_o_1_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_1_c at LC_X25_Y12_N1
--operation mode is normal

Y1_bit_data_o_1_c = Y1L1842Q & (Y1L9742Q # Y1_s_bit_data_2_3_0) # !Y1L1842Q & Y1_s_bit_data_1_3_0 & !Y1L9742Q;


--Y1_s_bit_data_9_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_6_0 at LC_X44_Y15_N0
--operation mode is normal

Y1_s_bit_data_9_6_0 = Y1_s_bit_data_9_6_0_c & (!Y1_s_p3_i[7] # !Y1L3742Q) # !Y1_s_bit_data_9_6_0_c & Y1L3742Q & !Y1_s_p1_i[7];


--Y1_s_bit_data_3_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_6_0 at LC_X43_Y10_N4
--operation mode is normal

Y1_s_bit_data_3_6_0 = Y1_s_bit_data_3_6_0_c & (!Y1L3742Q # !Y1_s_p3_i[3]) # !Y1_s_bit_data_3_6_0_c & !Y1_s_p1_i[3] & Y1L3742Q;


--Y1_bit_data_o_2_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_2_c at LC_X43_Y10_N2
--operation mode is normal

Y1_bit_data_o_2_c = Y1L9742Q & (Y1_s_bit_data_9_3_0 # Y1L5742Q) # !Y1L9742Q & !Y1L5742Q & Y1_s_bit_data_3_3_0;


--Y1_s_bit_data_11_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_7_0 at LC_X27_Y14_N4
--operation mode is normal

Y1_s_bit_data_11_7_0 = Y1_s_bit_data_11_7_0_c & (Y1_s_reg_data_12[3] # !Y1L5742Q) # !Y1_s_bit_data_11_7_0_c & Y1L5742Q & Y1_s_bit_data_11_4_0;


--Y1_bit_data_o_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_4_a at LC_X26_Y13_N6
--operation mode is normal

Y1_bit_data_o_4_a = Y1_s_bit_data_11_6_0 & !Y1_s_bit_data_13_6_0 & Y1L5742Q # !Y1_s_bit_data_11_6_0 & (!Y1L5742Q # !Y1_s_bit_data_13_6_0);


--M1_s_rb8 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rb8 at LC_X44_Y12_N1
--operation mode is normal

M1_s_rb8_lut_out = M1_s_rxd_ff2 & (M1_s_rxd_ff0 # M1_s_rxd_ff1) # !M1_s_rxd_ff2 & M1_s_rxd_ff0 & M1_s_rxd_ff1;
M1_s_rb8 = DFFEA(M1_s_rb8_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un18_s_mode_19_i_i_0, , );


--Y1_bit_data_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_3 at LC_X44_Y16_N4
--operation mode is normal

Y1_bit_data_o_3 = Y1_bit_data_o_3_c & (Y1_s_bit_data_12_6_0 # !Y1L9742Q) # !Y1_bit_data_o_3_c & Y1L9742Q & Y1_s_bit_data_7_6_0;


--Y1_s_bit_data_16_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_2_0 at LC_X36_Y4_N3
--operation mode is normal

Y1_s_bit_data_16_2_0 = Y1_s_bit_data_16_2_0_c & (Y1_un156_s_bit_data_14[5] # !Y1L9742Q) # !Y1_s_bit_data_16_2_0_c & Y1L9742Q & Y1_un156_s_bit_data_7[5];


--Y1_s_bit_data_16_5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_5_0 at LC_X37_Y4_N5
--operation mode is normal

Y1_s_bit_data_16_5_0 = Y1L1842Q & Y1_un156_s_bit_data_15[7] # !Y1L1842Q & Y1_un156_s_bit_data_15[3];


--Y1_s_bit_data_16_7_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_7_0_c at LC_X37_Y4_N3
--operation mode is normal

Y1_s_bit_data_16_7_0_c = Y1L5742Q & (Y1L3742Q # Y1_s_bit_data_16_4_0) # !Y1L5742Q & !Y1L3742Q & Y1_s_bit_data_16_1_0;


--T1_cy_o_2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|cy_o_2_0 at LC_X43_Y16_N8
--operation mode is normal

T1_cy_o_2_0 = U1_alu_cmd_o_1_3_0__rom & Y1_psw_o_7 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_1_x & Y1_psw_o_7 # !U1_alu_cmd_o_1_3_0__rom_1_x & T1_cy_o_2_a[1]);


--U1_opb_o_iv_0_a2_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_2_a[0] at LC_X38_Y21_N7
--operation mode is normal

U1_opb_o_iv_0_a2_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1L652 # X1_alu_cmd_o_2_iv_0_a2_0 # !X1_alu_cmd_o_2_iv_0_2_a[4]);


--Y1_un1_psw_o_m_d_0_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_0_a[7] at LC_X25_Y15_N8
--operation mode is normal

Y1_un1_psw_o_m_d_0_0_a[7] = Y1_psw_o_m[7] & !Y1L1332 & X1_regs_wr_en_o_3_iv_1 # !Y1_psw_o_m[7] & (Y1_b41_i_o3 & !X1_regs_wr_en_o_3_iv_1 # !Y1L1332);


--Y1_un1_gprbit_1527_27_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_27_0_a2_0 at LC_X27_Y11_N0
--operation mode is normal

Y1_un1_gprbit_1527_27_0_a2_0 = Y1_s_adr_1_iv_7[3] & Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1L1153 & !Y1L0152;


--Y1_un1_gprbit_1528_75_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_75_0_a2_0 at LC_X27_Y11_N8
--operation mode is normal

Y1_un1_gprbit_1528_75_0_a2_0 = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L1153 & !Y1L0152;


--Y1_un1_gprbit_1528_58_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_0_a2 at LC_X27_Y11_N5
--operation mode is normal

Y1_un1_gprbit_1528_58_0_a2 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_4_i_2;


--X1_bdata_mux_o_1_iv_0_a2_0_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_2[0] at LC_X30_Y17_N8
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_2[0] = !Y1L2932 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_bdata_mux_o_1_iv_0_a2_0_2_a[0] & Y1L6932;


--X1_bdata_mux_o_1_iv_0_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_1_a[0] at LC_X30_Y17_N0
--operation mode is normal

X1_bdata_mux_o_1_iv_0_1_a[0] = !Y1L6932 # !Y1_command_o_0 # !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] # !X1_bdata_mux_o_1_iv_0_a2_0_0[0];


--X1_bdata_mux_o_1_iv_0_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_1[0] at LC_X30_Y17_N9
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_1[0] = X1_N_2380_i_i_o2 & X1_state_i_m_12_1[2] & X1_data_mux_o_1_iv_0_a2_8[3] & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--Y1_un9_s_command_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un9_s_command_a at LC_X28_Y22_N6
--operation mode is normal

Y1_un9_s_command_a = !Y1L7532 & !Y1L3632 & !Y1L6832 & !Y1_command_o_3;


--X1_un1_un294_s_instr_category_1_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_0 at LC_X28_Y22_N8
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_0 = X1_un1_un294_s_instr_category_1_0_0_a & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_N_2433_i_i # !X1_N_2442_i_i_o2);


--X1_un1_un294_s_instr_category_1_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_a4 at LC_X28_Y23_N3
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_a4 = X1_N_2438_i_i_o2 & (X1_un1_un294_s_instr_category_1_0_a4_a # !X1_N_2380_i_i_o2 & X1_un1_un294_s_instr_category_1_0_a2_1_1);


--X1_regs_wr_en_o_3_iv_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_2_a[2] at LC_X25_Y21_N0
--operation mode is normal

X1_regs_wr_en_o_3_iv_2_a[2] = !X1_un1_state_i_195_0 & (!X1_wrx_mux_o_0_a2_0_a2 # !X1_N_2435_i_i_o2) # !X1_un4_s_intblock_0_0;


--Y1_s_ir_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0 at LC_X31_Y24_N2
--operation mode is normal

Y1_s_ir_0_sload_eqn = E1_prog_data_o_0;
Y1_s_ir_0 = DFFEA(Y1_s_ir_0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_state_o_0_Z[3], , );


--X1_state_i_m_23_i_3_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_3_a[2] at LC_X29_Y21_N1
--operation mode is normal

X1_state_i_m_23_i_3_a[2] = !Y1L7532 & !Y1_command_o_3 & Y1_command_o_0;


--X1_un1_un15_s_instr_category_1_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_1_0_a3_a at LC_X28_Y25_N8
--operation mode is normal

X1_un1_un15_s_instr_category_1_0_a3_a = Y1L6932 & !Y1L6832 & Y1L6732 # !Y1L6932 & (!Y1L6832 & Y1L6732 # !Y1_un9_s_command_1);


--Y1_un5_pc_comb_add1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add1 at LC_X40_Y22_N3
--operation mode is arithmetic

Y1_un5_pc_comb_add1 = E1_prog_data_o_1 $ Y1_un4_pc_plus1_combout[1] $ Y1L0354;

--Y1L4354 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add1~COUT0 at LC_X40_Y22_N3
--operation mode is arithmetic

Y1L4354_cout_0 = E1_prog_data_o_1 & !Y1_un4_pc_plus1_combout[1] & !Y1L0354 # !E1_prog_data_o_1 & (!Y1L0354 # !Y1_un4_pc_plus1_combout[1]);
Y1L4354 = CARRY(Y1L4354_cout_0);

--Y1L5354 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add1~COUT1 at LC_X40_Y22_N3
--operation mode is arithmetic

Y1L5354_cout_1 = E1_prog_data_o_1 & !Y1_un4_pc_plus1_combout[1] & !Y1L1354 # !E1_prog_data_o_1 & (!Y1L1354 # !Y1_un4_pc_plus1_combout[1]);
Y1L5354 = CARRY(Y1L5354_cout_1);


--Y1_pc_comb_5_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[1] at LC_X36_Y17_N0
--operation mode is normal

Y1_pc_comb_5_a[1] = Y1_pc[1] & !Y1L2522Q & X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[1] & (!X1_pc_inc_en_o_0_iv_0_0 # !Y1L2522Q);


--Y1_pc_comb_3_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[1] at LC_X36_Y17_N6
--operation mode is normal

Y1_pc_comb_3_c[1] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[1] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add1 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[1] at LC_X36_Y17_N2
--operation mode is normal

Y1_pc_comb_9_a[1] = Y1_s_help16[1] & !Y1_un33_pc_comb_add1 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[1] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add1);


--Y1_un7_s_help16_combout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[1] at LC_X40_Y23_N0
--operation mode is arithmetic

Y1_un7_s_help16_combout[1] = Y1_pc[1] $ !Y1_pc[0];

--Y1L7164 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[1]~COUT0 at LC_X40_Y23_N0
--operation mode is arithmetic

Y1L7164_cout_0 = Y1_pc[1] # Y1_pc[0];
Y1L7164 = CARRY(Y1L7164_cout_0);

--Y1L8164 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[1]~COUT1 at LC_X40_Y23_N0
--operation mode is arithmetic

Y1L8164_cout_1 = Y1_pc[1] # Y1_pc[0];
Y1L8164 = CARRY(Y1L8164_cout_1);


--Y1_un4_pc_plus1_combout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[9] at LC_X42_Y21_N4
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[9] = Y1_pc[9] $ (Y1_pc[8] & !Y1L9144);

--Y1_un4_pc_plus1_cout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[9] at LC_X42_Y21_N4
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[9] = Y1L5244;


--Y1_s_help16_6_a[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[9] at LC_X39_Y23_N9
--operation mode is normal

Y1_s_help16_6_a[9] = Y1_un7_s_help16_combout[9] & !X1_help16_en_o_1_iv_0_0_0 & !Y1_un4_pc_plus2_combout[9] # !Y1_un7_s_help16_combout[9] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[9]);


--Y1_un51_pc_comb_add9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add9 at LC_X42_Y19_N1
--operation mode is arithmetic

Y1_un51_pc_comb_add9_carry_eqn = (!Y1_un51_pc_comb_carry_7 & Y1L3184) # (Y1_un51_pc_comb_carry_7 & Y1L4184);
Y1_un51_pc_comb_add9 = Y1_un4_pc_plus1_combout[9] $ Y1_un51_pc_comb_add9_carry_eqn;

--Y1L7184 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add9~COUT0 at LC_X42_Y19_N1
--operation mode is arithmetic

Y1L7184_cout_0 = !Y1L3184 # !Y1_un4_pc_plus1_combout[9];
Y1L7184 = CARRY(Y1L7184_cout_0);

--Y1L8184 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add9~COUT1 at LC_X42_Y19_N1
--operation mode is arithmetic

Y1L8184_cout_1 = !Y1L4184 # !Y1_un4_pc_plus1_combout[9];
Y1L8184 = CARRY(Y1L8184_cout_1);


--Y1_pc_comb_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[2] at LC_X39_Y20_N0
--operation mode is normal

Y1_pc_comb_5[2] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add2 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[2]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[2];


--Y1_pc_comb_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[2] at LC_X40_Y19_N3
--operation mode is normal

Y1_pc_comb_3[2] = Y1_pc_comb_3_c[2] & (Y1_pc[2] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[2] & Y1_s_reg_data_u_2 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[2] at LC_X40_Y19_N1
--operation mode is normal

Y1_pc_comb_9[2] = Y1_pc_comb_9_a[2] & E1_prog_data_o_2 & (X1_pc_inc_en_o_1_iv_i_i_0 $ !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_9_a[2] & (E1_prog_data_o_2 # X1_pc_inc_en_o_1_iv_i_i_0 $ X1_pc_inc_en_o_2_iv_0);


--Y1L3444 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[0]~COUT0 at LC_X43_Y21_N0
--operation mode is arithmetic

Y1L3444_cout_0 = Y1_pc[0] & Y1_pc[1];
Y1L3444 = CARRY(Y1L3444_cout_0);

--Y1L4444 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[0]~COUT1 at LC_X43_Y21_N0
--operation mode is arithmetic

Y1L4444_cout_1 = Y1_pc[0] & Y1_pc[1];
Y1L4444 = CARRY(Y1L4444_cout_1);


--Y1_un7_s_help16_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[2] at LC_X42_Y23_N1
--operation mode is arithmetic

Y1_un7_s_help16_combout[2] = Y1_pc[2] $ Y1L9564;

--Y1L0264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[2]~COUT0 at LC_X42_Y23_N1
--operation mode is arithmetic

Y1L0264_cout_0 = !Y1L9564 # !Y1_pc[2] # !Y1_pc[3];
Y1L0264 = CARRY(Y1L0264_cout_0);

--Y1L1264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[2]~COUT1 at LC_X42_Y23_N1
--operation mode is arithmetic

Y1L1264_cout_1 = !Y1L0664 # !Y1_pc[2] # !Y1_pc[3];
Y1L1264 = CARRY(Y1L1264_cout_1);


--Y1_un4_pc_plus1_combout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[10] at LC_X43_Y21_N5
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[10]_carry_eqn = (!Y1_un4_pc_plus1_cout[8] & GND) # (Y1_un4_pc_plus1_cout[8] & VCC);
Y1_un4_pc_plus1_combout[10] = Y1_pc[10] $ Y1_un4_pc_plus1_combout[10]_carry_eqn;

--Y1L8244 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[10]~COUT0 at LC_X43_Y21_N5
--operation mode is arithmetic

Y1L8244_cout_0 = !Y1_un4_pc_plus1_cout[8] # !Y1_pc[10] # !Y1_pc[11];
Y1L8244 = CARRY(Y1L8244_cout_0);

--Y1L9244 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[10]~COUT1 at LC_X43_Y21_N5
--operation mode is arithmetic

Y1L9244_cout_1 = !Y1_un4_pc_plus1_cout[8] # !Y1_pc[10] # !Y1_pc[11];
Y1L9244 = CARRY(Y1L9244_cout_1);


--Y1_s_help16_6_a[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[10] at LC_X42_Y22_N9
--operation mode is normal

Y1_s_help16_6_a[10] = Y1_un7_s_help16_combout[10] & !Y1_un4_pc_plus2_combout[10] & !X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[10] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[10]);


--Y1_un51_pc_comb_add10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add10 at LC_X42_Y19_N2
--operation mode is arithmetic

Y1_un51_pc_comb_add10_carry_eqn = (!Y1_un51_pc_comb_carry_7 & Y1L7184) # (Y1_un51_pc_comb_carry_7 & Y1L8184);
Y1_un51_pc_comb_add10 = Y1_un4_pc_plus1_combout[10] $ !Y1_un51_pc_comb_add10_carry_eqn;

--Y1L1284 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add10~COUT0 at LC_X42_Y19_N2
--operation mode is arithmetic

Y1L1284_cout_0 = Y1_un4_pc_plus1_combout[10] & !Y1L7184;
Y1L1284 = CARRY(Y1L1284_cout_0);

--Y1L2284 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add10~COUT1 at LC_X42_Y19_N2
--operation mode is arithmetic

Y1L2284_cout_1 = Y1_un4_pc_plus1_combout[10] & !Y1L8184;
Y1L2284 = CARRY(Y1L2284_cout_1);


--Y1_pc_comb_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[3] at LC_X40_Y20_N8
--operation mode is normal

Y1_pc_comb_5[3] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add3 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[3]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[3];


--Y1_pc_comb_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[3] at LC_X40_Y20_N1
--operation mode is normal

Y1_pc_comb_3[3] = Y1_pc_comb_3_c[3] & (Y1_pc[3] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[3] & Y1_s_reg_data_u_3 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[3] at LC_X40_Y20_N4
--operation mode is normal

Y1_pc_comb_9[3] = E1_prog_data_o_3 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[3]) # !E1_prog_data_o_3 & !Y1_pc_comb_9_a[3] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un7_s_help16_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[3] at LC_X40_Y23_N1
--operation mode is arithmetic

Y1_un7_s_help16_combout[3] = Y1_pc[3] $ (Y1_pc[2] & Y1L7164);

--Y1L3264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[3]~COUT0 at LC_X40_Y23_N1
--operation mode is arithmetic

Y1L3264_cout_0 = !Y1L7164 # !Y1_pc[3] # !Y1_pc[2];
Y1L3264 = CARRY(Y1L3264_cout_0);

--Y1L4264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[3]~COUT1 at LC_X40_Y23_N1
--operation mode is arithmetic

Y1L4264_cout_1 = !Y1L8164 # !Y1_pc[3] # !Y1_pc[2];
Y1L4264 = CARRY(Y1L4264_cout_1);


--Y1_un4_pc_plus1_combout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[11] at LC_X42_Y21_N5
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[11]_carry_eqn = (!Y1_un4_pc_plus1_cout[9] & GND) # (Y1_un4_pc_plus1_cout[9] & VCC);
Y1_un4_pc_plus1_combout[11] = Y1_pc[11] $ (Y1_pc[10] & Y1_un4_pc_plus1_combout[11]_carry_eqn);

--Y1L1344 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[11]~COUT0 at LC_X42_Y21_N5
--operation mode is arithmetic

Y1L1344_cout_0 = !Y1_un4_pc_plus1_cout[9] # !Y1_pc[11] # !Y1_pc[10];
Y1L1344 = CARRY(Y1L1344_cout_0);

--Y1L2344 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[11]~COUT1 at LC_X42_Y21_N5
--operation mode is arithmetic

Y1L2344_cout_1 = !Y1_un4_pc_plus1_cout[9] # !Y1_pc[11] # !Y1_pc[10];
Y1L2344 = CARRY(Y1L2344_cout_1);


--Y1_s_help16_6_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[11] at LC_X40_Y23_N9
--operation mode is normal

Y1_s_help16_6_a[11] = X1_help16_en_o_1_iv_0_0 & !Y1_un4_pc_plus2_combout[11] # !X1_help16_en_o_1_iv_0_0 & !Y1_un7_s_help16_combout[11];


--Y1_un51_pc_comb_add11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add11 at LC_X42_Y19_N3
--operation mode is arithmetic

Y1_un51_pc_comb_add11_carry_eqn = (!Y1_un51_pc_comb_carry_7 & Y1L1284) # (Y1_un51_pc_comb_carry_7 & Y1L2284);
Y1_un51_pc_comb_add11 = Y1_un4_pc_plus1_combout[11] $ Y1_un51_pc_comb_add11_carry_eqn;

--Y1L5284 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add11~COUT0 at LC_X42_Y19_N3
--operation mode is arithmetic

Y1L5284_cout_0 = !Y1L1284 # !Y1_un4_pc_plus1_combout[11];
Y1L5284 = CARRY(Y1L5284_cout_0);

--Y1L6284 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add11~COUT1 at LC_X42_Y19_N3
--operation mode is arithmetic

Y1L6284_cout_1 = !Y1L2284 # !Y1_un4_pc_plus1_combout[11];
Y1L6284 = CARRY(Y1L6284_cout_1);


--Y1_un33_pc_comb_add11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add11 at LC_X39_Y21_N3
--operation mode is arithmetic

Y1_un33_pc_comb_add11_carry_eqn = (!Y1_un33_pc_comb_carry_7 & Y1L5174) # (Y1_un33_pc_comb_carry_7 & Y1L6174);
Y1_un33_pc_comb_add11 = Y1L542Q $ Y1_un33_pc_comb_add11_carry_eqn;

--Y1L9174 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add11~COUT0 at LC_X39_Y21_N3
--operation mode is arithmetic

Y1L9174_cout_0 = !Y1L5174 # !Y1L542Q;
Y1L9174 = CARRY(Y1L9174_cout_0);

--Y1L0274 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add11~COUT1 at LC_X39_Y21_N3
--operation mode is arithmetic

Y1L0274_cout_1 = !Y1L6174 # !Y1L542Q;
Y1L0274 = CARRY(Y1L0274_cout_1);


--Y1_un5_pc_comb_add12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add12 at LC_X40_Y21_N4
--operation mode is arithmetic

Y1_un5_pc_comb_add12_carry_eqn = (!Y1_un5_pc_comb_carry_7 & Y1L0754) # (Y1_un5_pc_comb_carry_7 & Y1L1754);
Y1_un5_pc_comb_add12 = Y1_un4_pc_plus1_combout[12] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add12_carry_eqn;

--Y1_un5_pc_comb_carry_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_12 at LC_X40_Y21_N4
--operation mode is arithmetic

Y1_un5_pc_comb_carry_12 = CARRY(Y1_un4_pc_plus1_combout[12] & (E1_prog_data_o_7 # !Y1L1754) # !Y1_un4_pc_plus1_combout[12] & E1_prog_data_o_7 & !Y1L1754);


--Y1_pc_comb_3_c[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[12] at LC_X37_Y23_N3
--operation mode is normal

Y1_pc_comb_3_c[12] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[12] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add12 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[12] at LC_X37_Y23_N6
--operation mode is normal

Y1_pc_comb_9_a[12] = Y1_un33_pc_comb_add12 & X1_pc_inc_en_o_2_iv_0 & !Y1_s_help16[12] # !Y1_un33_pc_comb_add12 & (!Y1_s_help16[12] # !X1_pc_inc_en_o_2_iv_0);


--Y1_un5_pc_comb_add4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add4 at LC_X40_Y22_N6
--operation mode is arithmetic

Y1_un5_pc_comb_add4_carry_eqn = (!Y1_un5_pc_comb_carry_2 & Y1L0454) # (Y1_un5_pc_comb_carry_2 & Y1L1454);
Y1_un5_pc_comb_add4 = Y1_un4_pc_plus1_combout[4] $ E1_prog_data_o_4 $ !Y1_un5_pc_comb_add4_carry_eqn;

--Y1L4454 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add4~COUT0 at LC_X40_Y22_N6
--operation mode is arithmetic

Y1L4454_cout_0 = Y1_un4_pc_plus1_combout[4] & (E1_prog_data_o_4 # !Y1L0454) # !Y1_un4_pc_plus1_combout[4] & E1_prog_data_o_4 & !Y1L0454;
Y1L4454 = CARRY(Y1L4454_cout_0);

--Y1L5454 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add4~COUT1 at LC_X40_Y22_N6
--operation mode is arithmetic

Y1L5454_cout_1 = Y1_un4_pc_plus1_combout[4] & (E1_prog_data_o_4 # !Y1L1454) # !Y1_un4_pc_plus1_combout[4] & E1_prog_data_o_4 & !Y1L1454;
Y1L5454 = CARRY(Y1L5454_cout_1);


--Y1_pc_comb_5_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[4] at LC_X40_Y20_N9
--operation mode is normal

Y1_pc_comb_5_a[4] = Y1_pc[4] & X1_pc_inc_en_o_0_iv_0_0 & !Y1L1622Q # !Y1_pc[4] & (!Y1L1622Q # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_pc_comb_3_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[4] at LC_X41_Y20_N0
--operation mode is normal

Y1_pc_comb_3_c[4] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[4] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add4 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[4] at LC_X41_Y20_N7
--operation mode is normal

Y1_pc_comb_9_a[4] = Y1_s_help16[4] & !Y1_un33_pc_comb_add4 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[4] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add4);


--Y1_un4_pc_plus2_combout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[12] at LC_X42_Y22_N6
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[12]_carry_eqn = (!Y1_un4_pc_plus2_cout[8] & Y1L9944) # (Y1_un4_pc_plus2_cout[8] & Y1L0054);
Y1_un4_pc_plus2_combout[12] = Y1_pc[12] $ (Y1_pc[11] & Y1_un4_pc_plus2_combout[12]_carry_eqn);

--Y1L5054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[12]~COUT0 at LC_X42_Y22_N6
--operation mode is arithmetic

Y1L5054_cout_0 = !Y1L9944 # !Y1_pc[11] # !Y1_pc[12];
Y1L5054 = CARRY(Y1L5054_cout_0);

--Y1L6054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[12]~COUT1 at LC_X42_Y22_N6
--operation mode is arithmetic

Y1L6054_cout_1 = !Y1L0054 # !Y1_pc[11] # !Y1_pc[12];
Y1L6054 = CARRY(Y1L6054_cout_1);


--Y1_un7_s_help16_combout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[12] at LC_X42_Y23_N6
--operation mode is arithmetic

Y1_un7_s_help16_combout[12]_carry_eqn = (!Y1_un7_s_help16_cout[8] & Y1L4464) # (Y1_un7_s_help16_cout[8] & Y1L5464);
Y1_un7_s_help16_combout[12] = Y1_pc[12] $ !Y1_un7_s_help16_combout[12]_carry_eqn;

--Y1L0564 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[12]~COUT0 at LC_X42_Y23_N6
--operation mode is arithmetic

Y1L0564_cout_0 = Y1_pc[13] & Y1_pc[12] & !Y1L4464;
Y1L0564 = CARRY(Y1L0564_cout_0);

--Y1L1564 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[12]~COUT1 at LC_X42_Y23_N6
--operation mode is arithmetic

Y1L1564_cout_1 = Y1_pc[13] & Y1_pc[12] & !Y1L5464;
Y1L1564 = CARRY(Y1L1564_cout_1);


--Y1_un5_pc_comb_add13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add13 at LC_X40_Y21_N5
--operation mode is arithmetic

Y1_un5_pc_comb_add13_carry_eqn = Y1_un5_pc_comb_carry_12;
Y1_un5_pc_comb_add13 = E1_prog_data_o_7 $ Y1_un4_pc_plus1_combout[13] $ Y1_un5_pc_comb_add13_carry_eqn;

--Y1L6754 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add13~COUT0 at LC_X40_Y21_N5
--operation mode is arithmetic

Y1L6754_cout_0 = E1_prog_data_o_7 & !Y1_un4_pc_plus1_combout[13] & !Y1_un5_pc_comb_carry_12 # !E1_prog_data_o_7 & (!Y1_un5_pc_comb_carry_12 # !Y1_un4_pc_plus1_combout[13]);
Y1L6754 = CARRY(Y1L6754_cout_0);

--Y1L7754 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add13~COUT1 at LC_X40_Y21_N5
--operation mode is arithmetic

Y1L7754_cout_1 = E1_prog_data_o_7 & !Y1_un4_pc_plus1_combout[13] & !Y1_un5_pc_comb_carry_12 # !E1_prog_data_o_7 & (!Y1_un5_pc_comb_carry_12 # !Y1_un4_pc_plus1_combout[13]);
Y1L7754 = CARRY(Y1L7754_cout_1);


--Y1_pc_comb_3_c[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[13] at LC_X38_Y16_N1
--operation mode is normal

Y1_pc_comb_3_c[13] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[13] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add13 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[13] at LC_X39_Y19_N4
--operation mode is normal

Y1_pc_comb_9_a[13] = Y1_s_help16[13] & !Y1_un33_pc_comb_add13 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[13] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add13);


--Y1_un5_pc_comb_add5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add5 at LC_X40_Y22_N7
--operation mode is arithmetic

Y1_un5_pc_comb_add5_carry_eqn = (!Y1_un5_pc_comb_carry_2 & Y1L4454) # (Y1_un5_pc_comb_carry_2 & Y1L5454);
Y1_un5_pc_comb_add5 = Y1_un4_pc_plus1_combout[5] $ E1_prog_data_o_5 $ Y1_un5_pc_comb_add5_carry_eqn;

--Y1L8454 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add5~COUT0 at LC_X40_Y22_N7
--operation mode is arithmetic

Y1L8454_cout_0 = Y1_un4_pc_plus1_combout[5] & !E1_prog_data_o_5 & !Y1L4454 # !Y1_un4_pc_plus1_combout[5] & (!Y1L4454 # !E1_prog_data_o_5);
Y1L8454 = CARRY(Y1L8454_cout_0);

--Y1L9454 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add5~COUT1 at LC_X40_Y22_N7
--operation mode is arithmetic

Y1L9454_cout_1 = Y1_un4_pc_plus1_combout[5] & !E1_prog_data_o_5 & !Y1L5454 # !Y1_un4_pc_plus1_combout[5] & (!Y1L5454 # !E1_prog_data_o_5);
Y1L9454 = CARRY(Y1L9454_cout_1);


--Y1_pc_comb_5_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[5] at LC_X36_Y16_N0
--operation mode is normal

Y1_pc_comb_5_a[5] = Y1L7622Q & !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[5] # !Y1L7622Q & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[5]);


--Y1_pc_comb_3_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[5] at LC_X37_Y17_N4
--operation mode is normal

Y1_pc_comb_3_c[5] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[5] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add5 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[5] at LC_X37_Y17_N2
--operation mode is normal

Y1_pc_comb_9_a[5] = Y1_un33_pc_comb_add5 & !Y1_s_help16[5] & X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add5 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[5]);


--Y1_un7_s_help16_combout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[13] at LC_X40_Y23_N6
--operation mode is arithmetic

Y1_un7_s_help16_combout[13]_carry_eqn = (!Y1_un7_s_help16_cout[9] & Y1L7464) # (Y1_un7_s_help16_cout[9] & Y1L8464);
Y1_un7_s_help16_combout[13] = Y1_pc[13] $ (Y1_pc[12] & !Y1_un7_s_help16_combout[13]_carry_eqn);

--Y1L3564 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[13]~COUT0 at LC_X40_Y23_N6
--operation mode is arithmetic

Y1L3564_cout_0 = Y1_pc[12] & Y1_pc[13] & !Y1L7464;
Y1L3564 = CARRY(Y1L3564_cout_0);

--Y1L4564 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[13]~COUT1 at LC_X40_Y23_N6
--operation mode is arithmetic

Y1L4564_cout_1 = Y1_pc[12] & Y1_pc[13] & !Y1L8464;
Y1L4564 = CARRY(Y1L4564_cout_1);


--Y1_un4_pc_plus2_combout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[13] at LC_X41_Y23_N6
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[13]_carry_eqn = (!Y1_un4_pc_plus2_cout[9] & Y1L2054) # (Y1_un4_pc_plus2_cout[9] & Y1L3054);
Y1_un4_pc_plus2_combout[13] = Y1_pc[13] $ !Y1_un4_pc_plus2_combout[13]_carry_eqn;

--Y1L8054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[13]~COUT0 at LC_X41_Y23_N6
--operation mode is arithmetic

Y1L8054_cout_0 = Y1_pc[13] & Y1_pc[14] & !Y1L2054;
Y1L8054 = CARRY(Y1L8054_cout_0);

--Y1L9054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[13]~COUT1 at LC_X41_Y23_N6
--operation mode is arithmetic

Y1L9054_cout_1 = Y1_pc[13] & Y1_pc[14] & !Y1L3054;
Y1L9054 = CARRY(Y1L9054_cout_1);


--Y1_s_reg_data_22[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[6] at LC_X40_Y12_N0
--operation mode is normal

Y1_s_reg_data_22[6] = Y1L5742Q & !Y1_s_reg_data_22_a[6] # !Y1L5742Q & Y1_s_reg_data_3[6];


--Y1_s_reg_data_23[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23[6] at LC_X40_Y12_N1
--operation mode is normal

Y1_s_reg_data_23[6] = Y1_s_reg_data_23_a[6] & !Y1L8942Q & Y1_s_reg_data_5[6] # !Y1_s_reg_data_23_a[6] & (Y1L8942Q # Y1_s_reg_data_5[6]);


--Y1_s_reg_data_28_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_a[6] at LC_X40_Y6_N2
--operation mode is normal

Y1_s_reg_data_28_a[6] = Y1L1842Q & !Y1_s_reg_data_17[6] # !Y1L1842Q & !Y1_s_reg_data_16[6];


--Y1_s_reg_data_25[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25[6] at LC_X40_Y6_N7
--operation mode is normal

Y1_s_reg_data_25[6] = Y1_s_reg_data_25_c[6] & (Y1_s_reg_data_1[6] # !Y1L3742Q) # !Y1_s_reg_data_25_c[6] & Y1_s_reg_data_12[6] & Y1L3742Q;


--Y1_b[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6] at LC_X24_Y12_N0
--operation mode is normal

Y1_b[6]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1L2353 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[6] = DFFEA(Y1_b[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2203_i, , );


--Y1_s_reg_data_18_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[6] at LC_X44_Y16_N0
--operation mode is normal

Y1_s_reg_data_18_c[6] = Y1L3842Q & (Y1L2942Q # !Y1_s_p3_i[6]) # !Y1L3842Q & !Y1L2942Q & !Y1_s_p2_i[6];


--Y1_s_reg_data_21_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_a[6] at LC_X40_Y9_N8
--operation mode is normal

Y1_s_reg_data_21_a[6] = M1_s_recv_buf_6 & !Y1L3742Q & !Y1_scon_0_6 # !M1_s_recv_buf_6 & (Y1L3742Q # !Y1_scon_0_6);


--Y1_s_reg_data_4[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_4[6] at LC_X40_Y9_N1
--operation mode is normal

Y1_s_reg_data_4[6] = Y1L1942Q & Y1_s_reg_data_35_15_0[6] # !Y1L1942Q & DB1_q_a[6];


--Y1_pc_comb_10_d_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d_a[14] at LC_X35_Y19_N3
--operation mode is normal

Y1_pc_comb_10_d_a[14] = Y1L2722Q & !Y1_pc[14] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1L2722Q & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[14]);


--Y1_un33_pc_comb_add14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add14 at LC_X39_Y21_N6
--operation mode is arithmetic

Y1_un33_pc_comb_add14_carry_eqn = (!Y1_un33_pc_comb_carry_12 & Y1L5274) # (Y1_un33_pc_comb_carry_12 & Y1L6274);
Y1_un33_pc_comb_add14 = Y1L852Q $ !Y1_un33_pc_comb_add14_carry_eqn;

--Y1L9274 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add14~COUT0 at LC_X39_Y21_N6
--operation mode is arithmetic

Y1L9274_cout_0 = Y1L852Q & !Y1L5274;
Y1L9274 = CARRY(Y1L9274_cout_0);

--Y1L0374 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add14~COUT1 at LC_X39_Y21_N6
--operation mode is arithmetic

Y1L0374_cout_1 = Y1L852Q & !Y1L6274;
Y1L0374 = CARRY(Y1L0374_cout_1);


--Y1_un5_pc_comb_add14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add14 at LC_X40_Y21_N6
--operation mode is arithmetic

Y1_un5_pc_comb_add14_carry_eqn = (!Y1_un5_pc_comb_carry_12 & Y1L6754) # (Y1_un5_pc_comb_carry_12 & Y1L7754);
Y1_un5_pc_comb_add14 = Y1_un4_pc_plus1_combout[14] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add14_carry_eqn;

--Y1L0854 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add14~COUT0 at LC_X40_Y21_N6
--operation mode is arithmetic

Y1L0854_cout_0 = Y1_un4_pc_plus1_combout[14] & (E1_prog_data_o_7 # !Y1L6754) # !Y1_un4_pc_plus1_combout[14] & E1_prog_data_o_7 & !Y1L6754;
Y1L0854 = CARRY(Y1L0854_cout_0);

--Y1L1854 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add14~COUT1 at LC_X40_Y21_N6
--operation mode is arithmetic

Y1L1854_cout_1 = Y1_un4_pc_plus1_combout[14] & (E1_prog_data_o_7 # !Y1L7754) # !Y1_un4_pc_plus1_combout[14] & E1_prog_data_o_7 & !Y1L7754;
Y1L1854 = CARRY(Y1L1854_cout_1);


--Y1_pc_comb_3_c[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[14] at LC_X35_Y19_N7
--operation mode is normal

Y1_pc_comb_3_c[14] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[14] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add14 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un5_pc_comb_add6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add6 at LC_X40_Y22_N8
--operation mode is arithmetic

Y1_un5_pc_comb_add6_carry_eqn = (!Y1_un5_pc_comb_carry_2 & Y1L8454) # (Y1_un5_pc_comb_carry_2 & Y1L9454);
Y1_un5_pc_comb_add6 = Y1_un4_pc_plus1_combout[6] $ E1_prog_data_o_6 $ !Y1_un5_pc_comb_add6_carry_eqn;

--Y1L2554 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add6~COUT0 at LC_X40_Y22_N8
--operation mode is arithmetic

Y1L2554_cout_0 = Y1_un4_pc_plus1_combout[6] & (E1_prog_data_o_6 # !Y1L8454) # !Y1_un4_pc_plus1_combout[6] & E1_prog_data_o_6 & !Y1L8454;
Y1L2554 = CARRY(Y1L2554_cout_0);

--Y1L3554 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add6~COUT1 at LC_X40_Y22_N8
--operation mode is arithmetic

Y1L3554_cout_1 = Y1_un4_pc_plus1_combout[6] & (E1_prog_data_o_6 # !Y1L9454) # !Y1_un4_pc_plus1_combout[6] & E1_prog_data_o_6 & !Y1L9454;
Y1L3554 = CARRY(Y1L3554_cout_1);


--Y1_pc_comb_5_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[6] at LC_X42_Y17_N5
--operation mode is normal

Y1_pc_comb_5_a[6] = Y1L2722Q & !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[6] # !Y1L2722Q & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[6]);


--Y1_pc_comb_3_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[6] at LC_X41_Y17_N7
--operation mode is normal

Y1_pc_comb_3_c[6] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[6] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add6 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[6] at LC_X41_Y17_N3
--operation mode is normal

Y1_pc_comb_9_a[6] = Y1_un33_pc_comb_add6 & !Y1_s_help16[6] & X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add6 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[6]);


--Y1_un4_pc_plus2_combout[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[14] at LC_X42_Y22_N7
--operation mode is normal

Y1_un4_pc_plus2_combout[14]_carry_eqn = (!Y1_un4_pc_plus2_cout[8] & Y1L5054) # (Y1_un4_pc_plus2_cout[8] & Y1L6054);
Y1_un4_pc_plus2_combout[14] = Y1_pc[14] $ (!Y1_un4_pc_plus2_combout[14]_carry_eqn & Y1_pc[13]);


--Y1_un7_s_help16_combout[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[14] at LC_X42_Y23_N7
--operation mode is normal

Y1_un7_s_help16_combout[14]_carry_eqn = (!Y1_un7_s_help16_cout[8] & Y1L0564) # (Y1_un7_s_help16_cout[8] & Y1L1564);
Y1_un7_s_help16_combout[14] = Y1_un7_s_help16_combout[14]_carry_eqn $ Y1_pc[14];


--Y1_s_reg_data_30_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[7] at LC_X30_Y5_N5
--operation mode is normal

Y1_s_reg_data_30_a[7] = Y1L3742Q & !Y1_s_reg_data_17[7] # !Y1L3742Q & !Y1_s_reg_data_20[7];


--Y1_s_reg_data_28[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[7] at LC_X29_Y5_N4
--operation mode is normal

Y1_s_reg_data_28[7] = Y1_s_reg_data_28_c[7] & (Y1_s_bit_data_13_5_0 # !Y1L9942Q) # !Y1_s_reg_data_28_c[7] & Y1_s_reg_data_6[7] & Y1L9942Q;


--Y1_s_reg_data_29_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[7] at LC_X32_Y16_N2
--operation mode is normal

Y1_s_reg_data_29_a[7] = Y1L1842Q & !Y1_s_reg_data_18[7] # !Y1L1842Q & !Y1_s_reg_data_21[7];


--Y1_s_reg_data_27[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[7] at LC_X32_Y16_N3
--operation mode is normal

Y1_s_reg_data_27[7] = Y1L8942Q & Y1_s_reg_data_22[7] & Y1L8942Q # !Y1L8942Q & !Y1L8942Q & Y1_s_reg_data_9[7];


--Y1_pc_comb_10_d_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d_a[15] at LC_X38_Y23_N5
--operation mode is normal

Y1_pc_comb_10_d_a[15] = Y1L6722Q & !Y1_pc[15] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1L6722Q & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[15]);


--Y1_un33_pc_comb_add15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add15 at LC_X39_Y21_N7
--operation mode is normal

Y1_un33_pc_comb_add15_carry_eqn = (!Y1_un33_pc_comb_carry_12 & Y1L9274) # (Y1_un33_pc_comb_carry_12 & Y1L0374);
Y1_un33_pc_comb_add15 = Y1_un33_pc_comb_add15_carry_eqn $ Y1L162Q;


--Y1_un5_pc_comb_add15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add15 at LC_X40_Y21_N7
--operation mode is normal

Y1_un5_pc_comb_add15_carry_eqn = (!Y1_un5_pc_comb_carry_12 & Y1L0854) # (Y1_un5_pc_comb_carry_12 & Y1L1854);
Y1_un5_pc_comb_add15 = E1_prog_data_o_7 $ Y1_un5_pc_comb_add15_carry_eqn $ Y1_un4_pc_plus1_combout[15];


--Y1_pc_comb_3_c[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[15] at LC_X38_Y19_N4
--operation mode is normal

Y1_pc_comb_3_c[15] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[15] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add15 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un5_pc_comb_add7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add7 at LC_X40_Y22_N9
--operation mode is arithmetic

Y1_un5_pc_comb_add7_carry_eqn = (!Y1_un5_pc_comb_carry_2 & Y1L2554) # (Y1_un5_pc_comb_carry_2 & Y1L3554);
Y1_un5_pc_comb_add7 = E1_prog_data_o_7 $ Y1_un4_pc_plus1_combout[7] $ Y1_un5_pc_comb_add7_carry_eqn;

--Y1_un5_pc_comb_carry_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_7 at LC_X40_Y22_N9
--operation mode is arithmetic

Y1_un5_pc_comb_carry_7 = CARRY(E1_prog_data_o_7 & !Y1_un4_pc_plus1_combout[7] & !Y1L3554 # !E1_prog_data_o_7 & (!Y1L3554 # !Y1_un4_pc_plus1_combout[7]));


--Y1_pc_comb_5_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[7] at LC_X35_Y16_N9
--operation mode is normal

Y1_pc_comb_5_a[7] = Y1_pc[7] & X1_pc_inc_en_o_0_iv_0_0 & !Y1L6722Q # !Y1_pc[7] & (!Y1L6722Q # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_pc_comb_3_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[7] at LC_X35_Y16_N6
--operation mode is normal

Y1_pc_comb_3_c[7] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 # Y1_un4_pc_plus1_combout[7]) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add7 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[7] at LC_X35_Y16_N2
--operation mode is normal

Y1_pc_comb_9_a[7] = Y1_s_help16[7] & !X1_pc_inc_en_o_2_iv_0 & !Y1_un33_pc_comb_add7 # !Y1_s_help16[7] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add7);


--Y1_un4_pc_plus2_combout[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[15] at LC_X41_Y23_N7
--operation mode is normal

Y1_un4_pc_plus2_combout[15]_carry_eqn = (!Y1_un4_pc_plus2_cout[9] & Y1L8054) # (Y1_un4_pc_plus2_cout[9] & Y1L9054);
Y1_un4_pc_plus2_combout[15] = Y1_un4_pc_plus2_combout[15]_carry_eqn $ Y1_pc[15];


--Y1_un7_s_help16_combout[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[15] at LC_X40_Y23_N7
--operation mode is normal

Y1_un7_s_help16_combout[15]_carry_eqn = (!Y1_un7_s_help16_cout[9] & Y1L3564) # (Y1_un7_s_help16_cout[9] & Y1L4564);
Y1_un7_s_help16_combout[15] = Y1_pc[15] $ (Y1_un7_s_help16_combout[15]_carry_eqn & Y1_pc[14]);


--M1_s_tran_sh_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_3 at LC_X44_Y10_N3
--operation mode is normal

M1_s_tran_sh_3_lut_out = I_320 & Y1_scon_0_7 & !I_330_a # !I_320 & (!I_330_a # !Y1_scon_0_7);
M1_s_tran_sh_3 = DFFEA(M1_s_tran_sh_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_288_a is I_288_a at LC_X44_Y10_N9
--operation mode is normal

I_288_a = Y1_scon_0_6 & !M1_s_tran_sh_3 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_3 # !I_211 & !M1_s_tran_sh_3);


--N1_un1_tmod_i_26_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_a2_0_1 at LC_X27_Y5_N5
--operation mode is normal

N1_un1_tmod_i_26_0_a2_0_1 = !N1_s_tf115_0_o2 & N1_un86_s_tmr_ctr1_en_13_4 & N1_un86_s_tmr_ctr1_en_13_5 & !Y1L6473Q;


--N1_un1_s_tf115_12_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_12_i_a2_1 at LC_X27_Y5_N3
--operation mode is normal

N1_un1_s_tf115_12_i_a2_1 = Y1_tcon_0_6 & !Y1L3473Q & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & N1_s_pre_count_3_i_a2[2];


--N1_un33_s_tmr_ctr1_en_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un33_s_tmr_ctr1_en_0_a2 at LC_X41_Y6_N8
--operation mode is normal

N1_un33_s_tmr_ctr1_en_0_a2 = !N1_s_countl1_5 & !N1_s_countl1_7 & !N1_s_countl1_6 & N1_un86_s_tmr_ctr1_en_14_0_a2_1;


--N1_un1_tmod_i_26_0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_0 at LC_X26_Y6_N2
--operation mode is normal

N1_un1_tmod_i_26_0_0 = !N1_un1_tmod_i_26_0_a2 & (!N1_un1_s_tf115_10_i_a2 # !N1_s_tf115_0_o2 # !N1_un1_s_tf115_5_2_i_i_a2);


--N1_N_2576_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_2576_i at LC_X27_Y5_N8
--operation mode is normal

N1_N_2576_i = N1_s_pre_count_3_i_a2[2] & (N1_un1_s_tf115_12_i_a & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & !N1_s_tf115_0_o2 # !N1_un1_s_tf115_12_i_a & N1_s_tf115_0_o2);


--M1_s_recv_state_2_0_a3_1_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_1_a[0] at LC_X45_Y16_N8
--operation mode is normal

M1_s_recv_state_2_0_a3_1_a[0] = M1_s_recv_state[1] & !M1_s_recv_state[2] & M1_s_recv_state[3];


--M1_un1_un18_s_mode_19_0_o3_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_o3_1 at LC_X45_Y17_N9
--operation mode is normal

M1_un1_un18_s_mode_19_0_o3_1 = !M1_un1_un18_s_mode_19_0_o3_1_a & M1_s_rxpre_count[1] & (M1_s_rxpre_count[5] # Y1_s_smodreg_0);


--M1_s_recv_state_2_0_a3_2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_2_a[0] at LC_X46_Y14_N5
--operation mode is normal

M1_s_recv_state_2_0_a3_2_a[0] = !M1_s_recv_state[3] & M1L12 & !M1_s_recv_state[2] & M1_un1_un22_s_mode_51_i_a3_2;


--M1_s_recv_state_2_0_o3_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3_0[0] at LC_X45_Y15_N5
--operation mode is normal

M1_s_recv_state_2_0_o3_0[0] = !Y1_scon_0_6 # !M1_s_recv_state[1] # !M1_s_recv_state[3] # !M1_s_recv_state_2_0_o3_0_a[0];


--M1_s_recv_state_2_0_a3_3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_3[0] at LC_X44_Y13_N8
--operation mode is normal

M1_s_recv_state_2_0_a3_3[0] = M1L12 & M1_s_recv_state[0] & M1_s_recv_state_2_0_a3_3_a[0] & M1_s_recv_sh_59_i_a3_0[0];


--M1_s_recv_state_2_0_a3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3[0] at LC_X44_Y15_N2
--operation mode is normal

M1_s_recv_state_2_0_a3[0] = M1_s_recv_state_2_0_a3_a[0] & !Y1_scon_0_6 & !Y1_scon_0_7 & M1_s_recv_state[3];


--M1_s_rxm13_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff0 at LC_X45_Y17_N7
--operation mode is normal

M1_s_rxm13_ff0_lut_out = M1_s_rxpre_count[0] & M1_s_rxpre_count[3] & M1_s_rxpre_count[1] & !M1_s_rxm13_ff0_3_0_a;
M1_s_rxm13_ff0 = DFFEA(M1_s_rxm13_ff0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_scon_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_4 at LC_X29_Y11_N3
--operation mode is normal

Y1_scon_0_4_lut_out = Y1L6253 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[4]) # !Y1L6253 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[4];
Y1_scon_0_4 = DFFEA(Y1_scon_0_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_N_450_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_450_i at LC_X42_Y16_N4
--operation mode is normal

M1_N_450_i = M1_s_det_ff0 # !M1_s_det_ff1;


--M1_s_recv_sh_59_i_a3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_i_a3[0] at LC_X45_Y14_N4
--operation mode is normal

M1_s_recv_sh_59_i_a3[0] = !M1_s_recv_state[3] & !M1_s_recv_state[2] & !M1_s_recv_state[0] & !M1_s_recv_state[1];


--M1_un1_un22_s_mode_51_i_o3_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_2 at LC_X45_Y13_N2
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_2 = M1_s_recv_state[1] & M1_s_recv_state[3] # !M1_s_recv_state[1] & !M1_un1_un22_s_mode_51_i_o3_2_a & !M1_s_recv_state[2] & !M1_s_recv_state[3];


--M1_v_rxstep_62_0_iv_0_o3_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_a[0] at LC_X46_Y12_N7
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_a[0] = M1_s_recv_state[0] & !M1L12 & !M1_s_recv_state[3] & M1_un1_un18_s_mode_19_0_o3_1;


--M1_v_rxstep_62_0_iv_0_o3_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_2[0] at LC_X46_Y12_N3
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_2[0] = M1_v_rxstep_62_0_iv_0_o3_0_0[0] & (M1_v_rxstep_62_0_iv_0_o3_2_a[0] # !Y1_scon_0_7 # !M1_un1_un18_s_mode_19_0_o3_1);


--Y1_s_reg_data_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_3[4] at LC_X27_Y14_N1
--operation mode is normal

Y1_s_reg_data_3[4] = Y1L569Q & (Y1L3201Q # !Y1L3842Q) # !Y1L569Q & Y1L3201Q & Y1L3842Q;


--Y1_s_reg_data_22_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[4] at LC_X40_Y10_N1
--operation mode is normal

Y1_s_reg_data_22_a[4] = Y1L9742Q & !Y1L5573Q # !Y1L9742Q & !Y1L0563Q;


--Y1_s_reg_data_23_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_a[4] at LC_X39_Y12_N1
--operation mode is normal

Y1_s_reg_data_23_a[4] = Y1L2942Q & !Y1_psw_o[4] # !Y1L2942Q & Y1_s_p1_i[4];


--Y1_s_reg_data_5[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_5[4] at LC_X25_Y9_N2
--operation mode is normal

Y1_s_reg_data_5[4] = Y1L5252Q & (Y1L0362Q # !Y1L3742Q) # !Y1L5252Q & Y1L3742Q & Y1L0362Q;


--Y1_s_reg_data_sn_m20_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m20_1 at LC_X44_Y14_N3
--operation mode is normal

Y1_s_reg_data_sn_m20_1 = !Y1L2942Q & (Y1L5742Q & Y1_s_reg_data_sn_m20_1_a # !Y1L5742Q & !Y1L9742Q);


--Y1_s_reg_data_24_i_m2_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_1[4] at LC_X28_Y6_N3
--operation mode is normal

Y1_s_reg_data_24_i_m2_1[4] = Y1_s_reg_data_24_i_m2_1_c[4] & (Y1L3473Q # !Y1L3742Q) # !Y1_s_reg_data_24_i_m2_1_c[4] & Y1L3742Q & Y1L5562Q;


--Y1_s_reg_data_24_i_m2_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_0[4] at LC_X27_Y15_N3
--operation mode is normal

Y1_s_reg_data_24_i_m2_0[4] = Y1_s_reg_data_24_i_m2_0_c[4] & (Y1L742Q # !Y1L3742Q) # !Y1_s_reg_data_24_i_m2_0_c[4] & Y1_sp[4] & Y1L3742Q;


--Y1_s_reg_data_20[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[4] at LC_X43_Y7_N0
--operation mode is normal

Y1_s_reg_data_20[4] = Y1_s_reg_data_20_c[4] & (N1_s_countl1_4 # !Y1L5742Q) # !Y1_s_reg_data_20_c[4] & Y1L5742Q & N1_s_countl0_4;


--Y1_s_reg_data_19_i_m2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m2[4] at LC_X39_Y7_N0
--operation mode is normal

Y1_s_reg_data_19_i_m2[4] = Y1_s_reg_data_19_i_m2_c[4] & (Y1L5072Q # !Y1L1842Q) # !Y1_s_reg_data_19_i_m2_c[4] & Y1L1842Q & Y1L0062Q;


--Y1_N_2197_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2197_i at LC_X26_Y13_N1
--operation mode is normal

Y1_N_2197_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_N_3453_i_0_a2 & Y1_un1_s_adr_15;


--Y1_s_p3_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[4] at LC_X43_Y13_N3
--operation mode is normal

Y1_s_p3_i[4]_lut_out = !p3_i[4];
Y1_s_p3_i[4] = DFFEA(Y1_s_p3_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p2_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[4] at LC_X46_Y11_N1
--operation mode is normal

Y1_s_p2_i[4]_lut_out = !p2_i[4];
Y1_s_p2_i[4] = DFFEA(Y1_s_p2_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_buf_4 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_4 at LC_X24_Y9_N7
--operation mode is normal

M1_s_recv_buf_4_lut_out = M1_s_recv_sh[5] & (M1_s_recv_sh[4] # !M1_s_recv_state[1]) # !M1_s_recv_sh[5] & M1_s_recv_state[1] & M1_s_recv_sh[4];
M1_s_recv_buf_4 = DFFEA(M1_s_recv_buf_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--DB1_q_a[4] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[4] at M4K_X19_Y11
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 8
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[4] = DB1_q_a[4]_PORT_A_data_out[0];

--DB1_q_a[2] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[2] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[2] = DB1_q_a[4]_PORT_A_data_out[7];

--DB1_q_a[1] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[1] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[1] = DB1_q_a[4]_PORT_A_data_out[6];

--DB1_q_a[7] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[7] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[7] = DB1_q_a[4]_PORT_A_data_out[5];

--DB1_q_a[3] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[3] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[3] = DB1_q_a[4]_PORT_A_data_out[4];

--DB1_q_a[0] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[0] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[0] = DB1_q_a[4]_PORT_A_data_out[3];

--DB1_q_a[6] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[6] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[6] = DB1_q_a[4]_PORT_A_data_out[2];

--DB1_q_a[5] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[5] at M4K_X19_Y11
DB1_q_a[4]_PORT_A_data_in = BUS(Y1L6253, Y1L9253, Y1L2353, Y1L4153, Y1L3253, Y1L0943, Y1L7153, Y1L0253);
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1L7053, Y1L2052, Y1L4052, Y1L6052, Y1L8052, Y1L0152, Y1L2152);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = GLOBAL(L1__clk0);
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, , DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[5] = DB1_q_a[4]_PORT_A_data_out[1];


--Y1L1942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~26 at LC_X28_Y11_N6
--operation mode is normal

Y1L1942Q_lut_out = Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_0_0 & Y1L0152;
Y1L1942Q = DFFEA(Y1L1942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_35_15_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[4] at LC_X35_Y4_N8
--operation mode is normal

Y1_s_reg_data_35_15_0[4] = Y1L3742Q & !Y1_s_reg_data_35_15_0_a[4] # !Y1L3742Q & Y1_s_reg_data_35_7_0[4];


--X1_un1_s_intblock_92_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_2_a at LC_X26_Y22_N8
--operation mode is normal

X1_un1_s_intblock_92_2_a = X1_N_2380_i_i_o2 & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (!X1_N_2442_i_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !X1_N_2380_i_i_o2 & (!X1_N_2442_i_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--X1_un1_s_intblock_18 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_18 at LC_X25_Y24_N2
--operation mode is normal

X1_un1_s_intblock_18 = !X1_un4_s_intblock_0 & Y1L1763Q & X1_un1_s_intblock_18_a & X1_N_2435_i_i_o2;


--X1_un1_state_i_13_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_13_a at LC_X29_Y22_N8
--operation mode is normal

X1_un1_state_i_13_a = X1_N_2386_i_i_o2 & (Y1L6763Q & !E1_prog_data_o_6 # !Y1L6763Q & !Y1_s_ir_6);


--X1_N_2397_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2397_i_i_o2 at LC_X32_Y19_N4
--operation mode is normal

X1_N_2397_i_i_o2 = !Y1L6832 & !X1L9281 & X1_N_2442_i_i_o2;


--X1_un1_un26_s_instr_category_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un26_s_instr_category_4_a at LC_X28_Y23_N9
--operation mode is normal

X1_un1_un26_s_instr_category_4_a = X1_un7186_s_instr_category_i_i_a3_1_s & !X1_un7558_s_instr_category_0_a2_0_a2_s & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_N_2399_i_i_o2) # !X1_un7186_s_instr_category_i_i_a3_1_s & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_N_2399_i_i_o2);


--X1_un1_s_intblock_87_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_3_a at LC_X26_Y23_N7
--operation mode is normal

X1_un1_s_intblock_87_3_a = !X1_un4_s_intblock_0 & Y1L6763Q & (X1_data_mux_o_1_iv_0_a2_3_0[3] # X1_un4253_s_instr_category_0_a3);


--X1_un1_s_intblock_87_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_1 at LC_X26_Y23_N0
--operation mode is normal

X1_un1_s_intblock_87_1 = X1_un4_s_intblock_0 # !X1_un1_state_i_24_i_a2_i_a2_0 & X1_un1_s_intblock_87_1_a # !Y1L6763Q;


--X1_un1_un2025_s_instr_category_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_0_a at LC_X30_Y21_N9
--operation mode is normal

X1_un1_un2025_s_instr_category_0_0_a = Y1_command_o_0 & !Y1L3632 & (X1_un1_un2025_s_instr_category_0_a2_1_0_a2 # Y1L6663Q);


--X1_un1_state_i_27_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_27_i_a2_1 at LC_X28_Y19_N0
--operation mode is normal

X1_un1_state_i_27_i_a2_1 = !X1_un7186_s_instr_category_i_i_a3 & !X1_un3214_s_instr_category_0_a3 & (!Y1_command_o_3 # !X1_un1_state_i_27_i_a2_1_a);


--X1_adr_mux_o_2_iv_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_a[1] at LC_X27_Y21_N9
--operation mode is normal

X1_adr_mux_o_2_iv_1_a[1] = !X1_un1_state_i_13 & (!X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 # !X1_N_2435_i_i_o2 # !X1_un4_s_intblock_0_0);


--X1_un1_s_intblock_71 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_71 at LC_X27_Y20_N1
--operation mode is normal

X1_un1_s_intblock_71 = !X1_un4_s_intblock_0 & (X1_un1_un1488_s_instr_category_1_0_a2 # Y1L6663Q & X1_un4685_s_instr_category_0_a2);


--Y1_un1_gprbit_1527_35_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_35_0_a3 at LC_X32_Y14_N3
--operation mode is normal

Y1_un1_gprbit_1527_35_0_a3 = Y1L7053 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & !Y1L0152 & Y1_un1_gprbit_1527_35_0_a3_a;


--X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_1_a2_0_a2_0_0[0] at LC_X33_Y25_N2
--operation mode is normal

X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0[0] = X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] & !Y1_command_o_0 & Y1L6932 & X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_un1_gprbit_1527_25_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_25_0_a3 at LC_X32_Y14_N8
--operation mode is normal

Y1_un1_gprbit_1527_25_0_a3 = !Y1L7053 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & !Y1L0152 & Y1_un1_gprbit_1527_25_0_a3_a;


--X1_adrx_mux_o_0_a2_0_a3_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_0_a2_a[1] at LC_X34_Y24_N3
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_0_a2_a[1] = Y1L6763Q & !E1_prog_data_o_7 # !Y1L6763Q & (!Y1_s_ir_4 # !Y1_s_ir_7);


--Y1L8063 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[0]~COUT0 at LC_X42_Y13_N6
--operation mode is arithmetic

Y1L8063_cout_0 = !Y1_sp_i_0[0] # !Y1_sp_i_0[1];
Y1L8063 = CARRY(Y1L8063_cout_0);

--Y1L9063 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[0]~COUT1 at LC_X42_Y13_N6
--operation mode is arithmetic

Y1L9063_cout_1 = !Y1_sp_i_0[0] # !Y1_sp_i_0[1];
Y1L9063 = CARRY(Y1L9063_cout_1);


--Y1_sp17_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp17_a at LC_X28_Y17_N5
--operation mode is normal

Y1_sp17_a = !Y1L2932 & Y1L7532 & !Y1_command_o_3;


--X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 at LC_X34_Y22_N3
--operation mode is normal

X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 = !Y1L2932 & Y1_command_o_0 & !Y1L3632 & Y1L8632;


--X1_un1_state_i_227_0_0_o2_2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_0_a at LC_X35_Y24_N5
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_0_a = X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & !Y1_command_o_0 & !Y1_un1_command_o_2_2;


--X1_un1_state_i_227_0_0_a3_2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_2_0_a at LC_X27_Y26_N4
--operation mode is normal

X1_un1_state_i_227_0_0_a3_2_0_a = !Y1L7532 & (X1_un1_un14433_s_instr_category_1_98_i_o2 # !Y1_command_o_0) # !Y1L3632;


--X1_un1_state_i_227_0_0_a2_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_1_1 at LC_X28_Y26_N7
--operation mode is normal

X1_un1_state_i_227_0_0_a2_1_1 = !X1_un4987_s_instr_category_0_a2 & !X1_un1_un14433_s_instr_category_1_91_i_a2 & (!X1_un1_state_i_227_0_0_a2_1_1_a # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_un1_state_i_227_0_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_a at LC_X28_Y26_N5
--operation mode is normal

X1_un1_state_i_227_0_0_a2_a = !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_N_2399_i_i_o2;


--X1_un1_state_i_227_0_0_a2_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_4_0 at LC_X28_Y26_N4
--operation mode is normal

X1_un1_state_i_227_0_0_a2_4_0 = !X1_un4685_s_instr_category_0_a2 & (X1_un1_state_i_227_0_0_a2_4_0_a # !X1_un1_s_instr_category_7_i_a6_0_1 # !Y1L3632);


--Y1_sp_4_Z[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[7] at LC_X42_Y13_N3
--operation mode is normal

Y1_sp_4_Z[7] = Y1_sp_4 $ (!Y1L1063 & !Y1_sp[6]);


--Y1_ramout_6_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[7] at LC_X29_Y5_N1
--operation mode is normal

Y1_ramout_6_c[7] = Y1_command_o_0 & (Y1L6862Q # Y1_psw_o[3]) # !Y1_command_o_0 & Y1L1852Q & !Y1_psw_o[3];


--Y1_ramout_3_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[7] at LC_X29_Y5_N7
--operation mode is normal

Y1_ramout_3_c[7] = Y1_command_o_0 & (Y1L6362Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L1352Q;


--Y1_s_reg_data_30_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[1] at LC_X26_Y9_N2
--operation mode is normal

Y1_s_reg_data_30_a[1] = Y1L3742Q & !Y1_s_reg_data_17[1] # !Y1L3742Q & !Y1_s_reg_data_20[1];


--Y1_s_reg_data_28[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[1] at LC_X30_Y9_N3
--operation mode is normal

Y1_s_reg_data_28[1] = Y1L4703 & (Y1_s_bit_data_13_1_0 # !Y1L8942Q) # !Y1L4703 & Y1L8942Q & Y1L2703;


--Y1_s_reg_data_29_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[1] at LC_X34_Y16_N2
--operation mode is normal

Y1_s_reg_data_29_a[1] = Y1_s_reg_data_21[1] & Y1L1842Q & !Y1_s_reg_data_18[1] # !Y1_s_reg_data_21[1] & (!Y1_s_reg_data_18[1] # !Y1L1842Q);


--Y1_s_reg_data_27[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[1] at LC_X33_Y16_N0
--operation mode is normal

Y1_s_reg_data_27[1] = Y1L8942Q & Y1L8942Q & Y1_s_reg_data_22[1] # !Y1L8942Q & !Y1L8942Q & Y1_s_reg_data_9[1];


--Y1_ramout_3_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[1] at LC_X25_Y7_N8
--operation mode is normal

Y1_ramout_3_c[1] = Y1_command_o_0 & (Y1L4262Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L9152Q;


--Y1_ramout_6_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[1] at LC_X25_Y7_N2
--operation mode is normal

Y1_ramout_6_c[1] = Y1_command_o_0 & (Y1L4762Q # Y1_psw_o[3]) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L9652Q;


--Y1_s_reg_data_30_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[2] at LC_X30_Y4_N8
--operation mode is normal

Y1_s_reg_data_30_a[2] = Y1L3742Q & !Y1_s_reg_data_17[2] # !Y1L3742Q & !Y1_s_reg_data_20_i_m3[2];


--Y1_s_reg_data_28[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[2] at LC_X30_Y6_N2
--operation mode is normal

Y1_s_reg_data_28[2] = Y1L9703 & (Y1_s_bit_data_11_4_0 # !Y1L8942Q) # !Y1L9703 & Y1L8942Q & Y1L6703;


--Y1_s_reg_data_29_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[2] at LC_X41_Y9_N7
--operation mode is normal

Y1_s_reg_data_29_a[2] = Y1L1842Q & !Y1_s_reg_data_18_i_m3[2] # !Y1L1842Q & !Y1_s_reg_data_21_i_m3[2];


--Y1_s_reg_data_27[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[2] at LC_X39_Y19_N6
--operation mode is normal

Y1_s_reg_data_27[2] = Y1_s_reg_data_22_i_m3[2] & (Y1L8942Q # Y1_s_reg_data_35_15_0_i_m3[2]) # !Y1_s_reg_data_22_i_m3[2] & !Y1L8942Q & DB1_q_a[2];


--Y1_ramout_6_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[2] at LC_X30_Y4_N0
--operation mode is normal

Y1_ramout_6_c[2] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L6762Q) # !Y1_command_o_0 & !Y1_psw_o[3] & Y1L1752Q;


--Y1_ramout_3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[2] at LC_X28_Y5_N2
--operation mode is normal

Y1_ramout_3_c[2] = Y1_command_o_0 & (Y1_psw_o[3] # Y1L6262Q) # !Y1_command_o_0 & Y1L1252Q & !Y1_psw_o[3];


--X1_un1_un145_state_m_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un145_state_m_1_0_a at LC_X31_Y19_N4
--operation mode is normal

X1_un1_un145_state_m_1_0_a = !X1_un1_un145_state_m_1_0_a2_2_0_a2 & (Y1_command_o_0 # !X1_N_2413_i_i_o2 # !Y1L3632);


--X1_un100_s_intblock_m_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_0 at LC_X26_Y20_N0
--operation mode is normal

X1_un100_s_intblock_m_0 = X1_un1_state_i_45 & (Y1L1763Q # Y1L6663Q # Y1L6763Q);


--X1_un1_un15_s_instr_category_2_0_a4_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_1 at LC_X34_Y26_N5
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_1 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_un1_un15_s_instr_category_2_0_a4_1_a & (X1_N_2399_i_i_o2 # !Y1L7532);


--X1_un1_un15_s_instr_category_2_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4 at LC_X30_Y24_N5
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4 = X1_un1_un15_s_instr_category_2_0_a4_3 & (X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s);


--X1_un1_un15_s_instr_category_2_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_0 at LC_X30_Y24_N8
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_0 = X1_N_2438_i_i_o2 & (!X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un1_un15_s_instr_category_2_0_a4_0_a);


--X1_state_i_m_12_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_12_1[2] at LC_X31_Y18_N4
--operation mode is normal

X1_state_i_m_12_1[2] = X1L979 & (!Y1L559 & !Y1_intpre_o_1_0_a2 # !X1_un6_s_intblock_0);


--X1_un1_un462_s_instr_category_1_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un462_s_instr_category_1_3 at LC_X26_Y22_N4
--operation mode is normal

X1_un1_un462_s_instr_category_1_3 = Y1L1763Q & X1_un1_un462_s_instr_category_1_3_a & (!X1_un12444_s_instr_category_0_a3_0_a2 # !Y1L6663Q) # !Y1L1763Q & (!X1_un12444_s_instr_category_0_a3_0_a2 # !Y1L6663Q);


--X1_un1_un8929_s_instr_category_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un8929_s_instr_category_2 at LC_X26_Y21_N6
--operation mode is normal

X1_un1_un8929_s_instr_category_2 = Y1L1763Q & X1_un8929_s_instr_category_0_a3;


--X1_un1_s_intblock_84_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_84_a at LC_X26_Y22_N0
--operation mode is normal

X1_un1_s_intblock_84_a = X1_un1_un462_s_instr_category_1_2 & (!X1_N_2413_i_i_o2 # !Y1L1763Q # !X1_N_2438_i_i_o2);


--X1_un1_un333_s_instr_category_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_0 at LC_X29_Y19_N8
--operation mode is normal

X1_un1_un333_s_instr_category_1_0 = Y1_command_o_0 & !X1_un1_un333_s_instr_category_1_0_a # !Y1_command_o_0 & (!X1_N_2386_i_i_o2 # !X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3]);


--X1_help_en_o_1_iv_0_o2_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2_1[0] at LC_X29_Y19_N7
--operation mode is normal

X1_help_en_o_1_iv_0_o2_1[0] = X1_N_2446_i_i_o2 & !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & (X1_help_en_o_1_iv_0_o2_1_a[0] # !X1_data_mux_o_1_iv_0_a2_8[3]) # !X1_N_2446_i_i_o2 & (X1_help_en_o_1_iv_0_o2_1_a[0] # !X1_data_mux_o_1_iv_0_a2_8[3]);


--X1_un1_un333_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_0 at LC_X29_Y21_N3
--operation mode is normal

X1_un1_un333_s_instr_category_0 = !X1_un14433_s_instr_category_0_a3 & (!X1_N_2442_i_i_o2 # !X1_N_2433_i_i # !Y1_command_o_3);


--X1_un1_un294_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1 at LC_X28_Y21_N6
--operation mode is normal

X1_un1_un294_s_instr_category_1 = X1_N_2413_i_i_o2 & !X1_un1_un15_s_instr_category_2_0_a4_3 & (!X1_N_2438_i_i_o2 # !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0) # !X1_N_2413_i_i_o2 & (!X1_N_2438_i_i_o2 # !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0);


--X1_un1_un294_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_0 at LC_X28_Y21_N9
--operation mode is normal

X1_un1_un294_s_instr_category_0 = !X1_N_2446_i_i_o2 & (!X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0) # !X1_un1_un15_s_instr_category_2_0_a4_3;


--X1_un1_state_i_29_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_29_a at LC_X28_Y23_N8
--operation mode is normal

X1_un1_state_i_29_a = !X1_un4394_s_instr_category_0_a3_0_a2 & (!X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un1_un15_s_instr_category_2_0_a4_3);


--X1_adr_mux_o_2_iv_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_a[0] at LC_X27_Y20_N0
--operation mode is normal

X1_adr_mux_o_2_iv_1_a[0] = !Y1L6763Q & !Y1L1763Q;


--Y1L8742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~31 at LC_X40_Y11_N6
--operation mode is normal

Y1L8742Q_lut_out = Y1L4052 & (Y1_s_adr_1_iv_7[3] $ (Y1L2052 & Y1L7053));
Y1L8742Q = DFFEA(Y1L8742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7842Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]~34 at LC_X40_Y7_N8
--operation mode is normal

Y1L7842Q_lut_out = Y1L4052 # Y1L0152;
Y1L7842Q = DFFEA(Y1L7842Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~39 at LC_X38_Y7_N4
--operation mode is normal

Y1L6942Q_lut_out = Y1L4152 & !Y1_s_adr_1_iv[4] & (!Y1L0152 # !Y1_s_adr_1_iv_0_0);
Y1L6942Q = DFFEA(Y1L6942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~44 at LC_X40_Y7_N1
--operation mode is normal

Y1L7942Q_lut_out = Y1L2052 # Y1L4152 & (Y1_s_adr_1_iv_7[3] # !Y1L7053);
Y1L7942Q = DFFEA(Y1L7942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4842Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]~48 at LC_X31_Y7_N9
--operation mode is normal

Y1L4842Q_lut_out = Y1L7053 & !Y1L4052 & !Y1_s_adr_1_iv_7[3] # !Y1L7053 & !Y1_s_adr_1_iv[4];
Y1L4842Q = DFFEA(Y1L4842Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_17[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[0] at LC_X26_Y8_N5
--operation mode is normal

Y1_s_reg_data_17[0] = Y1_s_reg_data_17_c[0] & (M1_s_recv_buf_0 # !Y1L3842Q) # !Y1_s_reg_data_17_c[0] & Y1L3842Q & Y1L7962Q;


--Y1_s_reg_data_20[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[0] at LC_X29_Y6_N6
--operation mode is normal

Y1_s_reg_data_20[0] = Y1_s_reg_data_20_c[0] & (Y1_scon_0_0 # !Y1L1842Q) # !Y1_s_reg_data_20_c[0] & Y1L1842Q & Y1L2952Q;


--Y1_s_reg_data_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[0] at LC_X25_Y8_N5
--operation mode is normal

Y1_s_reg_data_6[0] = Y1L2762Q & (Y1L2262Q # Y1L3842Q) # !Y1L2762Q & Y1L2262Q & !Y1L3842Q;


--Y1_s_reg_data_12[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_12[0] at LC_X38_Y12_N2
--operation mode is normal

Y1_s_reg_data_12[0] = Y1L951Q & (Y1L8842Q # Y1_psw_o[0]) # !Y1L951Q & !Y1L8842Q & Y1_psw_o[0];


--Y1L9942Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~52 at LC_X29_Y6_N9
--operation mode is normal

Y1L9942Q_lut_out = Y1_s_adr_1_iv_7[3] & (Y1L7053 # Y1L4152);
Y1L9942Q = DFFEA(Y1L9942Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_28_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[0] at LC_X29_Y8_N5
--operation mode is normal

Y1_s_reg_data_28_c[0] = Y1L8942Q & (Y1L9942Q # Y1_s_reg_data_15[0]) # !Y1L8942Q & !Y1L9942Q & Y1_s_reg_data_1[0];


--Y1_s_reg_data_21[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[0] at LC_X34_Y13_N6
--operation mode is normal

Y1_s_reg_data_21[0] = Y1_s_reg_data_21_c[0] & (Y1L4841Q # !Y1L3742Q) # !Y1_s_reg_data_21_c[0] & Y1L3742Q & !Y1_sp_i_0[0];


--Y1_s_reg_data_18[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[0] at LC_X39_Y12_N9
--operation mode is normal

Y1_s_reg_data_18[0] = Y1_s_reg_data_18_c[0] & (Y1L0673Q # !Y1L9742Q) # !Y1_s_reg_data_18_c[0] & Y1L9742Q & N1_s_counth0_0;


--Y1_s_reg_data_27_i_m2_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_1[0] at LC_X31_Y15_N1
--operation mode is normal

Y1_s_reg_data_27_i_m2_1[0] = Y1_s_reg_data_27_i_m2_1_c[0] & (Y1L3101Q # !Y1L1842Q) # !Y1_s_reg_data_27_i_m2_1_c[0] & Y1L849Q & Y1L1842Q;


--Y1_s_reg_data_27_i_m2_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_0[0] at LC_X27_Y15_N4
--operation mode is normal

Y1_s_reg_data_27_i_m2_0[0] = Y1_s_reg_data_27_i_m2_0_a[0] & (Y1_s_reg_data_27_i_m2_5[0] # !Y1L8942Q) # !Y1_s_reg_data_27_i_m2_0_a[0] & Y1_s_reg_data_27_i_m2_1[0] & Y1L8942Q;


--Y1_psw_31_0_iv_0_o3_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_0[3] at LC_X27_Y12_N1
--operation mode is normal

Y1_psw_31_0_iv_0_o3_0[3] = Y1_psw_31_0_iv_0_o3_s[3] & !Y1L7053 & !Y1L4052 & Y1_psw_31_0_iv_0_o3_0_a[3];


--Y1_psw_31_0_iv_0_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_6_a[3] at LC_X27_Y12_N6
--operation mode is normal

Y1_psw_31_0_iv_0_6_a[3] = !Y1L4052 & !Y1L7053 & !Y1L5251 # !Y1_psw_31_0_iv_0_3[3];


--Y1_psw_31_0_iv_0_a2_11[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_11[3] at LC_X30_Y13_N5
--operation mode is normal

Y1_psw_31_0_iv_0_a2_11[3] = !Y1_un1_gprbit_1527_67_0_o4 & !Y1_psw_o[3];


--Y1_psw_31_0_iv_0_5_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5_a[3] at LC_X31_Y12_N7
--operation mode is normal

Y1_psw_31_0_iv_0_5_a[3] = !Y1L4052 & Y1L7053 & !Y1_s_bdata_12_0 & Y1L2151;


--Y1_s_reg_data_17[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[3] at LC_X26_Y10_N1
--operation mode is normal

Y1_s_reg_data_17[3] = Y1L7172 & (Y1L3072Q # !Y1L6172) # !Y1L7172 & Y1L0473Q & Y1L6172;


--Y1_s_reg_data_20[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[3] at LC_X26_Y10_N9
--operation mode is normal

Y1_s_reg_data_20[3] = Y1_s_reg_data_20_c[3] & (Y1L1842Q # !Y1_s_p1_i[3]) # !Y1_s_reg_data_20_c[3] & !Y1L1842Q & Y1L3752Q;


--Y1_s_reg_data_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[3] at LC_X28_Y13_N3
--operation mode is normal

Y1_s_reg_data_6[3] = Y1L8262Q & (Y1L8762Q # !Y1L3842Q) # !Y1L8262Q & Y1L3842Q & Y1L8762Q;


--Y1_s_reg_data_12[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_12[3] at LC_X29_Y13_N0
--operation mode is normal

Y1_s_reg_data_12[3] = Y1L8842Q & Y1_b[3] # !Y1L8842Q & Y1_psw_o[3];


--Y1_s_reg_data_28_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[3] at LC_X29_Y13_N1
--operation mode is normal

Y1_s_reg_data_28_c[3] = Y1L8942Q & (Y1_s_reg_data_12[3] # !Y1L9942Q) # !Y1L8942Q & Y1L9942Q & Y1_s_reg_data_6[3];


--Y1_s_reg_data_21[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[3] at LC_X41_Y12_N3
--operation mode is normal

Y1_s_reg_data_21[3] = Y1_s_reg_data_21_c[3] & (Y1L0941Q # !Y1L3742Q) # !Y1_s_reg_data_21_c[3] & Y1L3742Q & Y1_sp[3];


--Y1_s_reg_data_18[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[3] at LC_X39_Y12_N7
--operation mode is normal

Y1_s_reg_data_18[3] = Y1_s_reg_data_18_c[3] & (Y1L6673Q # !Y1L9742Q) # !Y1_s_reg_data_18_c[3] & Y1L9742Q & N1_s_counth0_3;


--Y1_s_reg_data_19[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[3] at LC_X29_Y15_N2
--operation mode is normal

Y1_s_reg_data_19[3] = Y1_s_reg_data_19_c[3] & (Y1L1842Q # !Y1_s_p3_i[3]) # !Y1_s_reg_data_19_c[3] & !Y1L1842Q & !Y1_s_p2_i[3];


--Y1_s_reg_data_22[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[3] at LC_X45_Y15_N3
--operation mode is normal

Y1_s_reg_data_22[3] = Y1_s_reg_data_22_a[3] & (Y1_s_reg_data_10[3] # !Y1L8942Q) # !Y1_s_reg_data_22_a[3] & Y1L8942Q & Y1_s_reg_data_19[3];


--Y1_s_reg_data_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_3[5] at LC_X25_Y10_N0
--operation mode is normal

Y1_s_reg_data_3[5] = Y1L149Q & (Y1L7001Q # !Y1L3842Q) # !Y1L149Q & Y1L7001Q & Y1L3842Q;


--Y1_s_reg_data_22_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[5] at LC_X42_Y10_N6
--operation mode is normal

Y1_s_reg_data_22_a[5] = Y1L2563Q & !Y1L7573Q & Y1L9742Q # !Y1L2563Q & (!Y1L9742Q # !Y1L7573Q);


--Y1_s_reg_data_23_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_a[5] at LC_X42_Y11_N9
--operation mode is normal

Y1_s_reg_data_23_a[5] = Y1L2942Q & !Y1_psw_o[5] # !Y1L2942Q & Y1_s_p1_i[5];


--Y1_s_reg_data_5_i_m2[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_5_i_m2[5] at LC_X26_Y9_N3
--operation mode is normal

Y1_s_reg_data_5_i_m2[5] = Y1L3742Q & Y1L2362Q # !Y1L3742Q & Y1L7252Q;


--Y1_s_reg_data_17[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[5] at LC_X26_Y8_N0
--operation mode is normal

Y1_s_reg_data_17[5] = Y1_s_reg_data_17_c[5] & (Y1L6473Q # !Y1L3742Q) # !Y1_s_reg_data_17_c[5] & Y1L7562Q & Y1L3742Q;


--Y1_s_reg_data_16[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16[5] at LC_X42_Y11_N7
--operation mode is normal

Y1_s_reg_data_16[5] = Y1_s_reg_data_16_c[5] & (Y1L552Q # !Y1L3742Q) # !Y1_s_reg_data_16_c[5] & Y1L3742Q & Y1_sp[5];


--Y1_s_reg_data_20[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[5] at LC_X41_Y8_N5
--operation mode is normal

Y1_s_reg_data_20[5] = Y1_s_reg_data_20_c[5] & (N1_s_countl1_5 # !Y1L5742Q) # !Y1_s_reg_data_20_c[5] & Y1L5742Q & N1_s_countl0_5;


--Y1_s_reg_data_19[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[5] at LC_X39_Y6_N5
--operation mode is normal

Y1_s_reg_data_19[5] = Y1_s_reg_data_19_c[5] & (Y1L7072Q # !Y1L1842Q) # !Y1_s_reg_data_19_c[5] & Y1L1842Q & Y1L2062Q;


--Y1_N_2209_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2209_i at LC_X26_Y13_N3
--operation mode is normal

Y1_N_2209_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_gprbit_1528_70_3_0_a3_0_a2 & Y1_un1_s_adr_15;


--Y1_s_p3_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[5] at LC_X46_Y11_N0
--operation mode is normal

Y1_s_p3_i[5]_lut_out = !p3_i[5];
Y1_s_p3_i[5] = DFFEA(Y1_s_p3_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p2_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[5] at LC_X46_Y11_N4
--operation mode is normal

Y1_s_p2_i[5]_lut_out = !p2_i[5];
Y1_s_p2_i[5] = DFFEA(Y1_s_p2_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_scon_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_5 at LC_X27_Y7_N9
--operation mode is normal

Y1_scon_0_5_lut_out = Y1_un1_gprbit_1527_3 & Y1L9253 # !Y1_un1_gprbit_1527_3 & Y1_scon_0_10_0[5];
Y1_scon_0_5 = DFFEA(Y1_scon_0_5_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_buf_5 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_5 at LC_X40_Y9_N5
--operation mode is normal

M1_s_recv_buf_5_lut_out = M1_s_recv_sh[5] & (M1_s_recv_sh[6] # M1_s_recv_state[1]) # !M1_s_recv_sh[5] & M1_s_recv_sh[6] & !M1_s_recv_state[1];
M1_s_recv_buf_5 = DFFEA(M1_s_recv_buf_5_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_35_15_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[5] at LC_X40_Y8_N4
--operation mode is normal

Y1_s_reg_data_35_15_0[5] = Y1_s_reg_data_35_15_0_c[5] & (Y1_s_reg_data_35_10_0[5] # Y1L1842Q) # !Y1_s_reg_data_35_15_0_c[5] & !Y1L1842Q & Y1_s_reg_data_35_3_0[5];


--Y1_un1_gprbit_1527_23_i_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i_2_a at LC_X31_Y9_N5
--operation mode is normal

Y1_un1_gprbit_1527_23_i_2_a = Y1L1153 & !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1L4152;


--Y1_un1_gprbit_1527_37_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_37_i_i_a2_a at LC_X35_Y12_N3
--operation mode is normal

Y1_un1_gprbit_1527_37_i_i_a2_a = X1_regs_wr_en_o_3_iv_0 & !Y1L4152 & !Y1L0152 & Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1527_34_i_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_34_i_i_a2_1 at LC_X31_Y8_N6
--operation mode is normal

Y1_un1_gprbit_1527_34_i_i_a2_1 = Y1_s_adr_1_iv_0_0 & !Y1L0152 & Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1527_24_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2_a at LC_X29_Y9_N0
--operation mode is normal

Y1_un1_gprbit_1527_24_i_i_a2_a = Y1L1153 & !Y1L0152 & Y1_s_adr_1_iv_7[3] & !Y1L4052;


--Y1_un1_gprbit_1527_28_i_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_28_i_i_a2_1 at LC_X29_Y7_N6
--operation mode is normal

Y1_un1_gprbit_1527_28_i_i_a2_1 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1L0152;


--X1_un4987_s_instr_category_0_a2_1_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4987_s_instr_category_0_a2_1_1_a at LC_X29_Y25_N2
--operation mode is normal

X1_un4987_s_instr_category_0_a2_1_1_a = Y1L3632 & (Y1L6763Q & !E1_prog_data_o_6 # !Y1L6763Q & !Y1_s_ir_6);


--X1_un3214_s_instr_category_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un3214_s_instr_category_0_a3_a at LC_X29_Y20_N9
--operation mode is normal

X1_un3214_s_instr_category_0_a3_a = Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3;


--Y1_un1_s_reti_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_reti_0 at LC_X29_Y25_N9
--operation mode is normal

Y1_un1_s_reti_0 = Y1L6832 & Y1L7532 & Y1_un1_s_reti_0_a & Y1L6732;


--Y1_p0_8_i_m4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[4] at LC_X27_Y16_N7
--operation mode is normal

Y1_p0_8_i_m4[4] = X1_regs_wr_en_o_3_iv_0 & Y1L6253 # !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;


--Y1_scon_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_1 at LC_X27_Y7_N5
--operation mode is normal

Y1_scon_0_1_lut_out = Y1L7153 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[1]) # !Y1L7153 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[1];
Y1_scon_0_1 = DFFEA(Y1_scon_0_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_scon_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_0 at LC_X29_Y8_N4
--operation mode is normal

Y1_scon_0_0_lut_out = Y1L4153 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[0]) # !Y1L4153 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[0];
Y1_scon_0_0 = DFFEA(Y1_scon_0_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_state_i_226_i_0_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o3 at LC_X26_Y16_N9
--operation mode is normal

X1_un1_state_i_226_i_0_o3 = Y1L269Q & !Y1_tcon_0_7 & (!Y1L959Q # !Y1_tcon_0_3) # !Y1L269Q & (!Y1L959Q # !Y1_tcon_0_3);


--X1_help_en_o_1_iv_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a[2] at LC_X26_Y24_N8
--operation mode is normal

X1_help_en_o_1_iv_0_a[2] = !X1_un4_s_intblock_0 & X1_N_2433_i_i & Y1_command_o_3 & X1_N_2442_i_i_o2;


--X1_un1_un1488_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category at LC_X26_Y25_N0
--operation mode is normal

X1_un1_un1488_s_instr_category = !X1_un1_state_i_24_i_a2_i_a2_0 & (!X1_un7558_s_instr_category_0_a2_0_a2_s # !Y1_command_o_3 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--Y1_un1_gprbit_1527_111_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_111_0_a2 at LC_X31_Y15_N3
--operation mode is normal

Y1_un1_gprbit_1527_111_0_a2 = Y1_un1_gprbit_1527_111_0_a2_a & Y1L0152 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_41_0_a4;


--X1_help_en_o_1_iv_0_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_1_a[0] at LC_X30_Y19_N1
--operation mode is normal

X1_help_en_o_1_iv_0_1_a[0] = Y1L8632 & !Y1L2932 & !Y1L6932 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_un14433_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un14433_s_instr_category_0_a3 at LC_X30_Y21_N6
--operation mode is normal

X1_un14433_s_instr_category_0_a3 = !Y1L3632 & Y1L8632 & Y1_command_o_0 & X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4];


--X1_help_en_o_1_iv_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_a[0] at LC_X29_Y19_N3
--operation mode is normal

X1_help_en_o_1_iv_0_a2_a[0] = !X1_N_2438_i_i_o2 # !X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3];


--X1_help_en_o_1_iv_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_2[0] at LC_X25_Y20_N2
--operation mode is normal

X1_help_en_o_1_iv_0_a2_2[0] = X1_un4_s_intblock_0_0 & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] & X1_un1_state_i_52_0_a2_1_0_0_0 & Y1L1763Q;


--X1_help_en_o_1_iv_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_3[0] at LC_X27_Y21_N2
--operation mode is normal

X1_help_en_o_1_iv_0_a2_3[0] = X1_un4685_s_instr_category_0_a2 & X1_un4_s_intblock_0_0 & Y1L1763Q;


--X1_help_en_o_1_iv_0_a2_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_6[0] at LC_X29_Y22_N2
--operation mode is normal

X1_help_en_o_1_iv_0_a2_6[0] = X1_help_en_o_1_iv_0_a2_6_0[0] & Y1L1763Q & X1_un4_s_intblock_0_0 & X1_adrx_mux_o_0_a2_0_a3_1_i[1];


--X1_help_en_o_1_iv_0_o2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2_a[0] at LC_X27_Y19_N6
--operation mode is normal

X1_help_en_o_1_iv_0_o2_a[0] = X1_un4_s_intblock_0_0 & Y1L1763Q & X1_un8929_s_instr_category_0_a3_1 & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_help_en_o_1_iv_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_1_a[1] at LC_X30_Y24_N6
--operation mode is normal

X1_help_en_o_1_iv_1_a[1] = X1_un4_s_intblock_0_0 & !Y1L2932 & Y1L1763Q & X1_un1_un15_s_instr_category_2_0_a4_3;


--X1_s_pc_inc_en_46_m_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_46_m_0[0] at LC_X40_Y19_N0
--operation mode is normal

X1_s_pc_inc_en_46_m_0[0] = !Y1_state_o_0 & X1_un4_s_intblock_0_0 & Y1_state_o_i_0 & X1_un1_state_i_19_0_a2_2;


--X1_pc_inc_en_o_2_iv_10_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_10_a[0] at LC_X37_Y14_N1
--operation mode is normal

X1_pc_inc_en_o_2_iv_10_a[0] = Y1L6663Q & !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] & !X1_s_pc_inc_en_46_m_0[0] # !Y1L6663Q & (X1_s_pc_inc_en_46_m_0[0] # !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1]);


--X1_un1_s_intblock_102_i_a3_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a3_0_2 at LC_X35_Y26_N1
--operation mode is normal

X1_un1_s_intblock_102_i_a3_0_2 = X1_un1_s_intblock_102_i_a3_0_1 & (!Y1L1763Q & !X1_un1_s_intblock_102_i_o3_0 # !X1_un1_s_intblock_102_i_o2_2_6);


--X1_un100_s_intblock_m_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_1 at LC_X30_Y18_N0
--operation mode is normal

X1_un100_s_intblock_m_1 = X1_un4_s_intblock_0_0 & Y1L7663Q & (X1_un1_state_i_20_0_a2_0_a2_0 # !X1_un100_s_intblock_m_1_a);


--X1_pc_inc_en_o_2_iv_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_6[0] at LC_X30_Y26_N2
--operation mode is normal

X1_pc_inc_en_o_2_iv_6[0] = X1_pc_inc_en_o_2_iv_3[0] & (!X1_s_pc_inc_en_28_m_0[0] # !X1_un1_state_i_50_0_0_a2);


--X1_pc_inc_en_o_2_iv_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_7[0] at LC_X35_Y24_N6
--operation mode is normal

X1_pc_inc_en_o_2_iv_7[0] = X1_pc_inc_en_o_2_iv_4[0] & X1_pc_inc_en_o_2_iv_2[0] & (!X1_state_i_m_4_1_0 # !X1_data_mux_o_1_iv_0_a2_10[3]);


--X1_s_pc_inc_en_38_m_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_38_m_2[0] at LC_X29_Y17_N2
--operation mode is normal

X1_s_pc_inc_en_38_m_2[0] = !Y1_state_o_0 & X1_N_2438_i_i_o2 & X1_un4_s_intblock_0_0 & !X1_s_pc_inc_en_38_m_2_a[0];


--X1_pc_inc_en_o_1_iv_i_i_a2_5_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_5_a[1] at LC_X35_Y17_N3
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_5_a[1] = Y1L6663Q & !Y1L6932 & Y1L6732 & !Y1L3632;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] at LC_X35_Y17_N7
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] = !Y1_command_o_0 & !Y1L3632 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1];


--X1_pc_inc_en_o_1_iv_i_i_a2_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_7[1] at LC_X37_Y14_N5
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_7[1] = !X1_pc_inc_en_o_1_iv_i_i_a2_7_a[1] & (!X1_un131_state_0_a2_4_2 # !X1_un131_state_0_a2_5 # !U1_result_a_o_iv_0_0_5);


--X1_pc_inc_en_o_1_iv_i_i_o2_0_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0_0[1] at LC_X35_Y24_N2
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0_0[1] = !X1_un1_state_i_20_0_a2_0_a2_0 & (X1_un145_state_0_a2 # !X1_pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] # !X1_N_2380_i_i_o2);


--X1_pc_inc_en_o_1_iv_i_i_o2_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0_a[1] at LC_X35_Y22_N0
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0_a[1] = !X1_data_mux_o_1_iv_0_a2_8[3] & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2438_i_i_o2 # !X1_N_2380_i_i_o2;


--X1_pc_inc_en_o_1_iv_i_i_a2_1_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_1_1[1] at LC_X37_Y14_N3
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_1_1[1] = X1_un1_state_i_19_0_a2_2 & Y1_bit_data_o_u & X1_un4_s_intblock_0_0;


--Y1_un1_gprbit_1528_23_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_23_0_a at LC_X30_Y7_N3
--operation mode is normal

Y1_un1_gprbit_1528_23_0_a = !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1;


--Y1_un51_pc_comb_add8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add8 at LC_X42_Y19_N0
--operation mode is arithmetic

Y1_un51_pc_comb_add8_carry_eqn = Y1_un51_pc_comb_carry_7;
Y1_un51_pc_comb_add8 = Y1_un4_pc_plus1_combout[8] $ !Y1_un51_pc_comb_add8_carry_eqn;

--Y1L3184 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add8~COUT0 at LC_X42_Y19_N0
--operation mode is arithmetic

Y1L3184_cout_0 = Y1_un4_pc_plus1_combout[8] & !Y1_un51_pc_comb_carry_7;
Y1L3184 = CARRY(Y1L3184_cout_0);

--Y1L4184 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add8~COUT1 at LC_X42_Y19_N0
--operation mode is arithmetic

Y1L4184_cout_1 = Y1_un4_pc_plus1_combout[8] & !Y1_un51_pc_comb_carry_7;
Y1L4184 = CARRY(Y1L4184_cout_1);


--Y1_un33_pc_comb_add7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add7 at LC_X39_Y22_N9
--operation mode is arithmetic

Y1_un33_pc_comb_add7_carry_eqn = (!Y1_un33_pc_comb_carry_2 & Y1L1074) # (Y1_un33_pc_comb_carry_2 & Y1L2074);
Y1_un33_pc_comb_add7 = Y1_acc_7 $ Y1L082Q $ Y1_un33_pc_comb_add7_carry_eqn;

--Y1_un33_pc_comb_carry_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_7 at LC_X39_Y22_N9
--operation mode is arithmetic

Y1_un33_pc_comb_carry_7 = CARRY(Y1_acc_7 & !Y1L082Q & !Y1L2074 # !Y1_acc_7 & (!Y1L2074 # !Y1L082Q));


--X1_alu_cmd_o_2_iv_i_o2_7_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_o2_7_0[1] at LC_X34_Y22_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_i_o2_7_0[1] = Y1L3632 & !Y1L2932 & X1_un1_s_instr_category_7_i_a6_0_1 & !X1_alu_cmd_o_2_iv_i_o2_7_0_a[1];


--X1_alu_cmd_o_2_iv_0_a2_10_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10_a[4] at LC_X36_Y22_N4
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_10_a[4] = !Y1L1763Q & !X1_un1_un2025_s_instr_category_0_a2_1_0_a2 # !X1_N_2442_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--X1_alu_cmd_o_3_iv_i_a2_4_c_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_4_c_0_a[3] at LC_X34_Y21_N4
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_4_c_0_a[3] = Y1L2932 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]) # !Y1L2932 & !X1_N_2386_i_i_o2 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]);


--X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_1_3_a[2] at LC_X34_Y19_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] = Y1L1763Q & (Y1L3632 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_un7186_s_instr_category_i_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3 at LC_X32_Y21_N1
--operation mode is normal

X1_un7186_s_instr_category_i_i_a3 = Y1_command_o_3 & Y1L2932 & X1_un7186_s_instr_category_i_i_a3_1;


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a at LC_X34_Y21_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a = !X1_un109_s_instr_category_0_a2_1_a3 & (X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]) # !Y1L1763Q;


--X1_alu_cmd_o_2_iv_i_i_a2_1_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_1_a[2] at LC_X34_Y20_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_1_a[2] = !X1_un109_s_instr_category_0_a2_1_a3 & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un7558_s_instr_category_0_a2_0_a2_s);


--X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1[2] at LC_X31_Y19_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] = !Y1L7632 & X1L615 & X1_un7186_s_instr_category_i_i_a3_1_s & X1L515;


--X1_alu_cmd_o_2_iv_i_i_a2_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_6_a[2] at LC_X36_Y22_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_6_a[2] = X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & X1_un1_un13418_s_instr_category_i_o2_0_m2 & (!X1_N_2397_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a6_0_4) # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & (!X1_N_2397_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a6_0_4);


--X1_alu_cmd_o_2_iv_i_i_o2_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_2_a[2] at LC_X31_Y19_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_2_a[2] = X1_alu_cmd_o_2_iv_0_a2_12_1[4] & !X1_N_2446_i_i_o2 # !X1_alu_cmd_o_2_iv_0_a2_12_1[4] & X1_un4_s_intblock_0_0 & X1_N_2446_i_i_o2 & !X1_un1_un13418_s_instr_category_i_o2_0_m2;


--X1_alu_cmd_o_2_iv_i_i_1_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_1_a[2] at LC_X30_Y19_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_1_a[2] = !X1_un7939_s_instr_category_0_a3 & (!X1_N_2438_i_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_2_iv_i_i_0_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_Z[2] at LC_X36_Y22_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_0_Z[2] = !X1L714 & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1L614) # !X1_N_2446_i_i_o2;


--X1_alu_cmd_o_2_iv_0_o4_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_1[5] at LC_X31_Y20_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_1[5] = !X1_alu_cmd_o_2_iv_0_a3_0[5] & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 # Y1L7532 # !X1_alu_cmd_o_2_iv_0_a3_4_1[5]);


--X1_alu_cmd_o_2_iv_0_o2_3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_0[5] at LC_X29_Y21_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_0[5] = X1_alu_cmd_o_2_iv_0_a3_0_1[5] & (!Y1L6932 & Y1_state_o_i_0 # !X1_alu_cmd_o_2_iv_0_o2_3_0_a[5]);


--X1_alu_cmd_o_2_iv_0tt_5_m3_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0tt_5_m3_0_a2_0 at LC_X29_Y20_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_0tt_5_m3_0_a2_0 = X1_alu_cmd_o_2_iv_0_o4_0_0[5] & (X1_un611_s_instr_category_2_0_a2_0_0_a2_i # X1_N_2399_i_i_o2 # !X1_alu_cmd_o_2_iv_0_a3_5_1[5]);


--X1_alu_cmd_o_2_iv_0_o4_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_6[5] at LC_X30_Y20_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_6[5] = X1_alu_cmd_o_2_iv_0_o4_3[5] & (!X1_alu_cmd_o_2_iv_0_a3_6_1[5] & !X1_alu_cmd_o_2_iv_0_a3_1_0[5] # !Y1_un1_command_o_4_2_0);


--X1_alu_cmd_o_2_iv_0_a4_1_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_1_1[5] at LC_X29_Y20_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_1_1[5] = !X1_alu_cmd_o_2_iv_0_a4_1_1_a[5] & (X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & !X1_N_2399_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_o2_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_4[1] at LC_X34_Y19_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_4[1] = !Y1_b42 & (!X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s);


--X1_alu_cmd_o_2_iv_i_i_o2_8_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_8_0[1] at LC_X35_Y21_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_8_0[1] = !X1_alu_cmd_o_2_iv_i_o2_7_0[1] & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2);


--X1_alu_cmd_o_2_iv_i_i_o2_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_3[1] at LC_X34_Y19_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_3[1] = X1_un1_un781_s_instr_category_1_0_a6_0_4 & X1_alu_cmd_o_2_iv_i_i_o2_6[1] & (X1_alu_cmd_o_2_iv_i_i_o2_5[1] # !Y1L6663Q) # !X1_un1_un781_s_instr_category_1_0_a6_0_4 & (X1_alu_cmd_o_2_iv_i_i_o2_5[1] # !Y1L6663Q);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_2[1] at LC_X33_Y17_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_1[1] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] # !Y1L6663Q);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] at LC_X33_Y17_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] = X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] & X1_alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] & !X1_alu_cmd_o_2_iv_0_a2_10[4] # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_3_iv_12_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_12_a[0] at LC_X35_Y21_N1
--operation mode is normal

X1_alu_cmd_o_3_iv_12_a[0] = X1_un1_un781_s_instr_category_1_0_a2_2_0 & !X1_un1_un13418_s_instr_category_i_o2_0_m2 & X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 # !X1_un1_un1251_s_instr_category;


--X1_state_i_m_13_d[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_13_d[2] at LC_X35_Y21_N4
--operation mode is normal

X1_state_i_m_13_d[2] = X1_un4_s_intblock_0_0 & Y1L1763Q & (!X1_state_i_m_13_d_a[2] # !X1_un1_state_i_24_i_a2_i);


--X1_alu_cmd_o_3_iv_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7[0] at LC_X37_Y22_N7
--operation mode is normal

X1_alu_cmd_o_3_iv_7[0] = X1L385 # X1_un4_s_intblock_0_0 & X1L485 & X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2;


--X1_alu_cmd_o_3_iv_8_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_8_a[0] at LC_X28_Y20_N4
--operation mode is normal

X1_alu_cmd_o_3_iv_8_a[0] = !X1_un52_s_instr_category_0_a3 & (!X1_N_2435_i_i_o2 # !X1L4081) # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_3_iv_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_1[0] at LC_X30_Y21_N7
--operation mode is normal

X1_alu_cmd_o_3_iv_1[0] = X1_un4_s_intblock_0 # !X1_alu_cmd_o_3_iv_1_a[0] & !X1_un14433_s_instr_category_0_a3 # !Y1L6663Q;


--X1_alu_cmd_o_3_iv_6_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6_0_a2[0] at LC_X34_Y20_N0
--operation mode is normal

X1_alu_cmd_o_3_iv_6_0_a2[0] = !X1_un4_s_intblock_0 & (X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] # !X1_alu_cmd_o_3_iv_6_0_a2_a[0] & Y1L1763Q);


--X1_alu_cmd_o_3_iv_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6[0] at LC_X36_Y18_N4
--operation mode is normal

X1_alu_cmd_o_3_iv_6[0] = Y1L1763Q & !X1_un4_s_intblock_0;


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e at LC_X34_Y20_N5
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e = Y1L1763Q & X1_un1_state_i_227_0_0_a3_1_0 & X1_N_2380_i_i_o2;


--X1_alu_cmd_o_3_iv_i_o2_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8[3] at LC_X33_Y22_N9
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_8[3] = X1_alu_cmd_o_3_iv_i_o2_8_a[3] & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0);


--X1_alu_cmd_o_3_iv_i_o2_7_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_7_0[3] at LC_X34_Y22_N8
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_7_0[3] = Y1L6663Q & Y1_command_o_0 & !X1_un4_s_intblock_0 & X1_alu_cmd_o_3_iv_i_o2_7_0_a[3];


--X1_un1_un145_state_m_1_0_a2_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un145_state_m_1_0_a2_2_0_a2 at LC_X33_Y19_N4
--operation mode is normal

X1_un1_un145_state_m_1_0_a2_2_0_a2 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2 & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_alu_cmd_o_3_iv_i_a2_1_10_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_0[3] at LC_X32_Y22_N5
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_1_10_0[3] = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] & !X1_un1_s_intblock_75_i_i2_i_a2 & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1];


--X1_alu_cmd_o_3_iv_i_o2_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_2[3] at LC_X37_Y22_N9
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_2[3] = !X1_alu_cmd_o_3_iv_i_o2_7_0[3] & (!X1_un7186_s_instr_category_i_i_a3_1 & !X1_N_2386_i_i_o2 # !X1_un1_state_i_133_0_a2_0_a2_1);


--X1_alu_cmd_o_3_iv_i_a2_c_1_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c_1_a[3] at LC_X29_Y18_N8
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_c_1_a[3] = X1L089 & (!Y1_intpre_o_1_0_a2 & !Y1L659 # !X1_un6_s_intblock_0);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a at LC_X32_Y24_N3
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a = Y1L1763Q & (X1_un4_s_intblock_0_0 # X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un7747_s_instr_category_i_i_a3) # !Y1L1763Q & X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un7747_s_instr_category_i_i_a3;


--X1_un1_state_i_24_i_a2_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i at LC_X31_Y21_N9
--operation mode is normal

X1_un1_state_i_24_i_a2_i = !X1L5251 & (X1_un1_state_i_24_i_a2_i_a2_0_a # !X1_data_mux_o_1_iv_0_a2_8[3] # !X1_N_2380_i_i_o2);


--X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 at LC_X32_Y18_N6
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] & !X1_un11060_s_instr_category_0_a3 & X1_un1_state_i_40_i_a2 & !X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a;


--X1_alu_cmd_o_3_iv_i_a2_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_3[3] at LC_X31_Y18_N1
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_3[3] = X1_un1_state_i_24_i_a2_i & (!X1_un1_un145_state_m_1_0_a2_2_0_a2 # !X1_un4_s_intblock_0_0 # !Y1L1763Q);


--U1_opb_o_iv_0_a2_0_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_0_1[0] at LC_X37_Y18_N4
--operation mode is normal

U1_opb_o_iv_0_a2_0_1[0] = X1L165 & X1_alu_cmd_o_3_iv_12[0] & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ X1_alu_cmd_o_2_iv_i_i_0);


--U1_opa_o_1_0_a2_c_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_c_a[0] at LC_X38_Y21_N6
--operation mode is normal

U1_opa_o_1_0_a2_c_a[0] = X1L065 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_12[0];


--U1_addsub_cy_o_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0_a2_0_0 at LC_X35_Y18_N3
--operation mode is normal

U1_addsub_cy_o_0_a2_0_0 = Y1_psw_o_7 & (X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_2_iv_i_i_0);


--U1_addsub_cy_o_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0_a at LC_X35_Y18_N8
--operation mode is normal

U1_addsub_cy_o_0_a = !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1L764;


--U1_alu_cmd_o_1_3_0__romlut_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_1 at LC_X42_Y15_N3
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_1 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 & (!X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_3_iv_0);


--U1_alu_cmd_o_1_3_0__romlut_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_3 at LC_X42_Y15_N2
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_3 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_3_iv_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_alu_cmd_o_1_3_0__romlut_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_5 at LC_X42_Y18_N3
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_5 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0;


--U1_op_b_o_1_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2[0] at LC_X40_Y18_N0
--operation mode is normal

U1_op_b_o_1_0_o2[0] = U1_op_b_o_1_0_o2_0_2[0] & !U1_op_b_o_1_0_a2_1[0] & (!U1L902 # !U1_cy_o_0_iv_0_a2_8[0]);


--U1_op_b_o_1_0_o2_0[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0[0] at LC_X41_Y16_N3
--operation mode is normal

U1_op_b_o_1_0_o2_0[0] = U1_op_b_o_1_0_o2_0_1[0] & (X1_alu_cmd_o_2_iv_0_0 # !U1_op_b_o_1_0_o2_0_a[0] # !X1_alu_cmd_o_2_iv_0_5_m6_i);


--U1_op_a_o_iv_0_0_o2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3[0] at LC_X36_Y15_N8
--operation mode is normal

U1_op_a_o_iv_0_0_o2_3[0] = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_op_a_o_iv_0_0_o2_3_a[0]) # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (U1_op_a_o_iv_0_0_o2_3_a[0] # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0) # !X1_alu_cmd_o_2_iv_0_5_m6_i;


--U1_op_a_o_iv_0_0_0_m5_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0_m5_a at LC_X41_Y18_N6
--operation mode is normal

U1_op_a_o_iv_0_0_0_m5_a = E1_prog_data_o_0 & (Y1_acc_0 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i # !U1_op_a_o_iv_0_0_o2[0]) # !E1_prog_data_o_0 & Y1_acc_0 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i;


--U1_op_a_o_iv_0_0_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[7] at LC_X40_Y16_N6
--operation mode is normal

U1_op_a_o_iv_0_0_a[7] = Y1_acc_7 & (E1_prog_data_o_7 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_7 & E1_prog_data_o_7 & !U1_op_a_o_iv_0_0_o2[0];


--U1_op_a_o_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0 at LC_X41_Y14_N7
--operation mode is normal

U1_op_a_o_iv_0_0_0 = U1_op_a_o_iv_0_0_a2_0_0_a[1] & !U1_op_a_o_iv_0_0_a2_0_0[1] & (U1_op_a_o_iv_0_0_o2_0_0_m9_i # !Y1_acc_1);


--U1_op_b_o_1_0_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_6 at LC_X40_Y16_N2
--operation mode is normal

U1_op_b_o_1_0_6 = E1_prog_data_o_7 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_7) # !E1_prog_data_o_7 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_7);


--T1_I_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_7 at LC_X40_Y15_N6
--operation mode is arithmetic

T1_I_7 = U1_op_a_o_iv_0_0_5 $ !U1_op_b_o_1_0_5;

--T1L02 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_7~COUT0 at LC_X40_Y15_N6
--operation mode is arithmetic

T1L02_cout_0 = U1_op_a_o_iv_0_0_5 & (!T1L71 # !U1_op_b_o_1_0_5) # !U1_op_a_o_iv_0_0_5 & !U1_op_b_o_1_0_5 & !T1L71;
T1L02 = CARRY(T1L02_cout_0);

--T1L12 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_7~COUT1 at LC_X40_Y15_N6
--operation mode is arithmetic

T1L12_cout_1 = U1_op_a_o_iv_0_0_5 & (!T1L81 # !U1_op_b_o_1_0_5) # !U1_op_a_o_iv_0_0_5 & !U1_op_b_o_1_0_5 & !T1L81;
T1L12 = CARRY(T1L12_cout_1);


--T1_I_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_5 at LC_X40_Y15_N4
--operation mode is arithmetic

T1_I_5 = U1_op_a_o_iv_0_0_3 $ !U1_op_b_o_1_0_3;

--T1_lt_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_4 at LC_X40_Y15_N4
--operation mode is arithmetic

T1_lt_4 = T1L41;


--T1_I_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_6 at LC_X40_Y15_N5
--operation mode is arithmetic

T1_I_6 = U1_op_a_o_iv_0_0_4 $ !U1_op_b_o_1_0_4;

--T1L71 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_6~COUT0 at LC_X40_Y15_N5
--operation mode is arithmetic

T1L71_cout_0 = U1_op_a_o_iv_0_0_4 & U1_op_b_o_1_0_4 & !T1_lt_4 # !U1_op_a_o_iv_0_0_4 & (U1_op_b_o_1_0_4 # !T1_lt_4);
T1L71 = CARRY(T1L71_cout_0);

--T1L81 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_6~COUT1 at LC_X40_Y15_N5
--operation mode is arithmetic

T1L81_cout_1 = U1_op_a_o_iv_0_0_4 & U1_op_b_o_1_0_4 & !T1_lt_4 # !U1_op_a_o_iv_0_0_4 & (U1_op_b_o_1_0_4 # !T1_lt_4);
T1L81 = CARRY(T1L81_cout_1);


--X1_un1_un9339_s_instr_category_2_0_a12_1_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_1_1_a at LC_X31_Y25_N5
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_1_1_a = !Y1L3632 & (Y1L6763Q & !E1_prog_data_o_6 # !Y1L6763Q & !Y1_s_ir_6);


--X1_un1_un9339_s_instr_category_2_0_a12_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_0_a at LC_X28_Y25_N0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_0_a = !Y1L6732 & Y1L2932 # !Y1_command_o_0;


--X1_un1_un9339_s_instr_category_2_0_o2_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_3_a at LC_X33_Y25_N4
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_3_a = X1_un1_un294_s_instr_category_1_0_a2_1_1 & !X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 & (!X1_un1_un9339_s_instr_category_2_0_a12_6_0 # !Y1_command_o_0) # !X1_un1_un294_s_instr_category_1_0_a2_1_1 & (!X1_un1_un9339_s_instr_category_2_0_a12_6_0 # !Y1_command_o_0);


--X1_un1_un161_s_instr_category_1_0_2_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2_0_a2_a at LC_X29_Y26_N0
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2_0_a2_a = !Y1_command_o_3 & (Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0);


--Y1_N_2964_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2964_i at LC_X29_Y12_N7
--operation mode is normal

Y1_N_2964_i = Y1_un1_s_adr_9_1 & (Y1L4983 # Y1_un1_gprbit_1528_38_3_i_i_a2 & Y1_un1_s_adr_9) # !Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1528_38_3_i_i_a2 & Y1_un1_s_adr_9;


--Y1_tcon_0_5_Z[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5_Z[5] at LC_X25_Y8_N0
--operation mode is normal

Y1_s_tf0_h2_0__Z_qfbk = Y1_s_tf0_h2_0__Z;
Y1_tcon_0_5_Z[5] = !Y1_tcon_0_5 & (Y1_s_tf0_h2_0__Z_qfbk # !Y1_s_tf0_h1[0]);

--Y1_s_tf0_h2_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2_0__Z at LC_X25_Y8_N0
--operation mode is normal

Y1_s_tf0_h2_0__Z_sload_eqn = Y1_s_tf0_h1[0];
Y1_s_tf0_h2_0__Z = DFFEA(Y1_s_tf0_h2_0__Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_tcon_0_13_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[5] at LC_X30_Y8_N6
--operation mode is normal

Y1_tcon_0_13_0_a[5] = !Y1L0152 & !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_68_s;


--Y1_un1_gprbit_1527_71_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_71_i at LC_X29_Y15_N0
--operation mode is normal

Y1_un1_gprbit_1527_71_i = !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1L0152;


--Y1_tcon_0_13_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[7] at LC_X29_Y16_N4
--operation mode is normal

Y1_tcon_0_13_a[7] = Y1_G_368 & !Y1_s_bdata_12_0 # !Y1_G_368 & !Y1_tcon_0_7 & !Y1_s_tf1_edge_0;


--Y1_N_3235_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3235_i at LC_X32_Y15_N4
--operation mode is normal

Y1_N_3235_i = Y1_un1_s_adr_9 & Y1_N_3445_i_0_a2;


--Y1_un1_gprbit_1527_105_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_105_i_i_a2_a at LC_X30_Y15_N5
--operation mode is normal

Y1_un1_gprbit_1527_105_i_i_a2_a = !Y1L7053 & (X1_regs_wr_en_o_3_iv_0 # !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0);


--Y1_tcon_0_5_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5_Z[1] at LC_X30_Y15_N9
--operation mode is normal

Y1_s_int0_h3_i_0__Z_qfbk = Y1_s_int0_h3_i_0__Z;
Y1_tcon_0_5_Z[1] = !Y1_tcon_0_1 & (Y1_tcon_0[0] & Y1_s_int0_h3_i_0__Z_qfbk # !Y1_s_int0_h2_i_0[0]);

--Y1_s_int0_h3_i_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3_i_0__Z at LC_X30_Y15_N9
--operation mode is normal

Y1_s_int0_h3_i_0__Z_sload_eqn = Y1_s_int0_h2_i_0[0];
Y1_s_int0_h3_i_0__Z = DFFEA(Y1_s_int0_h3_i_0__Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_G_362 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_362 at LC_X30_Y15_N0
--operation mode is normal

Y1_G_362 = Y1L7053 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv_7[3] & Y1_G_362_a;


--T1_result_o_5_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[5] at LC_X41_Y16_N9
--operation mode is normal

T1_result_o_5_a[5] = U1_alu_cmd_o_1_3_0__rom_0 & !U1_alu_cmd_o_1_3_0__rom # !U1_alu_cmd_o_1_3_0__rom_0 & !U1_alu_cmd_o_1_3_0__rom_2;


--U1_op_b_o_1_0_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_4 at LC_X41_Y16_N5
--operation mode is normal

U1_op_b_o_1_0_4 = E1_prog_data_o_5 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_5) # !E1_prog_data_o_5 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_5);


--U1_op_a_o_iv_0_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_5 at LC_X41_Y14_N9
--operation mode is normal

U1_op_a_o_iv_0_0_5 = !U1L79 & !U1L69 & (U1_op_a_o_iv_0_0_o2_0_0_m9_i # !Y1_acc_6);


--U1_cy_o_0_iv_0_a2_8[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8[0] at LC_X41_Y18_N5
--operation mode is normal

U1_cy_o_0_iv_0_a2_8[0] = !X1_alu_cmd_o_2_iv_0_a2_0 & U1L45 & !X1L252 & X1_alu_cmd_o_2_iv_0_5_m6_i;


--W1_v_result_2_bnc2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2_a at LC_X39_Y13_N3
--operation mode is normal

W1_v_result_2_bnc2_a = V1_v_result_2_carry_4 & (!V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x) # !V1_v_result_2_carry_4 & U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4;


--U1_op_a_o_iv_0_0_a[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[4] at LC_X41_Y15_N3
--operation mode is normal

U1_op_a_o_iv_0_0_a[4] = Y1_acc_4 & (E1_prog_data_o_4 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_4 & E1_prog_data_o_4 & !U1_op_a_o_iv_0_0_o2[0];


--U1_op_a_o_iv_0_0_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[5] at LC_X40_Y16_N8
--operation mode is normal

U1_op_a_o_iv_0_0_a[5] = Y1_acc_5 & (E1_prog_data_o_5 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_5 & E1_prog_data_o_5 & !U1_op_a_o_iv_0_0_o2[0];


--U1_op_a_o_iv_0_0_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[3] at LC_X41_Y18_N7
--operation mode is normal

U1_op_a_o_iv_0_0_a[3] = E1_prog_data_o_3 & (Y1_acc_3 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i # !U1_op_a_o_iv_0_0_o2[0]) # !E1_prog_data_o_3 & Y1_acc_3 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i;


--U1_opb_o_0_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0 at LC_X38_Y20_N0
--operation mode is normal

U1_opb_o_0_iv_0_0 = E1_prog_data_o_3 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_3) # !E1_prog_data_o_3 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_3);


--U1_opa_o_1_0_a2_1_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_3 at LC_X38_Y17_N9
--operation mode is normal

U1_opa_o_1_0_a2_1_3 = U1_opa_o_1_0_a2_1_a[3] & (!U1_opa_o_1_0_a2_1[0] & U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_3);


--T1_result_o_5_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[3] at LC_X41_Y15_N5
--operation mode is normal

T1_result_o_5_a[3] = U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_0 & !U1_alu_cmd_o_1_3_0__rom_2 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2);


--U1_op_b_o_1_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_2 at LC_X37_Y15_N4
--operation mode is normal

U1_op_b_o_1_0_2 = E1_prog_data_o_3 & U1_op_b_o_1_0_o2_0[0] & (U1L371 # !Y1_s_reg_data_u_3) # !E1_prog_data_o_3 & (U1L371 # !Y1_s_reg_data_u_3);


--U1_op_a_o_iv_0_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_1 at LC_X41_Y14_N1
--operation mode is normal

U1_op_a_o_iv_0_0_1 = !U1_op_a_o_iv_0_0_a[2] & (U1_op_a_o_iv_0_0_o2_3[0] # !Y1_s_reg_data_u_2 # !X1_alu_cmd_o_2_iv_i_i_0);


--T1_result_o_5_a[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[6] at LC_X40_Y16_N9
--operation mode is normal

T1_result_o_5_a[6] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_5 at LC_X40_Y16_N1
--operation mode is normal

U1_op_b_o_1_0_5 = E1_prog_data_o_6 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_6) # !E1_prog_data_o_6 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_6);


--T1_result_o_5[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[1] at LC_X42_Y14_N7
--operation mode is normal

T1_result_o_5[1] = U1_op_a_o_iv_0_0_0 & (T1_result_o_5_a[1] & !U1_op_b_o_1_0_0 # !T1_result_o_5_a[1] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_0 & (T1_result_o_5_a[1] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_0));


--Y1_psw_31_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[6] at LC_X27_Y14_N3
--operation mode is normal

Y1_psw_31_1[6] = Y1_psw_31_2[7] & Y1_psw_31_3[2] & (X1_regs_wr_en_o_2_iv_0 # !Y1_gprbit_1529_0_a2_0);


--Y1_psw_o_i_m_c_d_0_s[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c_d_0_s[6] at LC_X28_Y12_N2
--operation mode is normal

Y1_psw_o_i_m_c_d_0_s[6] = !Y1_psw_o_i_m_0_2_a[6] & (Y1_psw_o_6 & Y1_psw_o_6 # !Y1_psw_o_6 & !Y1_psw_o_6 & !Y1_psw_o_i_m_0_2[6]);


--Y1_psw_o_i_m_0_2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_2[6] at LC_X28_Y12_N0
--operation mode is normal

Y1_psw_o_i_m_0_2[6] = Y1_un1_regs_wr_en_i_6_i_o2_c_s & (Y1_un1_regs_wr_en_i_6_i_o2_d_s & !Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_a2_0) # !Y1_un1_regs_wr_en_i_6_i_o2_c_s & Y1_un1_regs_wr_en_i_6_i_o2_d_s & !Y1_un1_regs_wr_en_i_6_i_a2_0;


--U1_opb_o_0_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_0 at LC_X39_Y17_N7
--operation mode is normal

U1_opb_o_0_iv_0_0_0 = Y1_s_reg_data_u_1 & !U1_opb_o_0_iv_0_a2_3_0 & (U1_opb_o_0_iv_0_o2_0 # !E1_prog_data_o_1) # !Y1_s_reg_data_u_1 & (U1_opb_o_0_iv_0_o2_0 # !E1_prog_data_o_1);


--U1_opa_o_1_0_a2_1_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_0 at LC_X39_Y18_N5
--operation mode is normal

U1_opa_o_1_0_a2_1_1_0 = U1_opa_o_1_0_a2_1_1_a[1] & (U1_opa_o_1_0_o2_s_0_0 & !U1_opa_o_1_0_a2_1[0] # !Y1_acc_1);


--V1L25 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_1~COUT0 at LC_X38_Y17_N2
--operation mode is arithmetic

V1L25_cout_0 = U1_opb_o_iv_0_0 & U1_opa_o_1_0_a2_3_0 & !V1L93 # !U1_opb_o_iv_0_0 & (U1_opa_o_1_0_a2_3_0 # !V1L93);
V1L25 = CARRY(V1L25_cout_0);

--V1L35 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_1~COUT1 at LC_X38_Y17_N2
--operation mode is arithmetic

V1L35_cout_1 = U1_opb_o_iv_0_0 & U1_opa_o_1_0_a2_3_0 & !V1L04 # !U1_opb_o_iv_0_0 & (U1_opa_o_1_0_a2_3_0 # !V1L04);
V1L35 = CARRY(V1L35_cout_1);


--U1_opa_o_1_0_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1[0] at LC_X38_Y21_N1
--operation mode is normal

U1_opa_o_1_0_a2_1[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_3_iv_0 & !U1_ov_o_iv_0_o2_0;


--U1_opa_o_1_0_a2_1_1_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_a[2] at LC_X38_Y17_N0
--operation mode is normal

U1_opa_o_1_0_a2_1_1_a[2] = X1_alu_cmd_o_2_iv_i_i_0 $ X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1L542 # !U1_opa_o_1_0_a2_2_a[0];


--U1_op_b_o_1_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_1 at LC_X40_Y17_N8
--operation mode is normal

U1_op_b_o_1_0_1 = Y1_s_reg_data_u_2 & U1_op_b_o_1_0_o2[0] & (U1_op_b_o_1_0_o2_0[0] # !E1_prog_data_o_2) # !Y1_s_reg_data_u_2 & (U1_op_b_o_1_0_o2_0[0] # !E1_prog_data_o_2);


--T1_result_o_5_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[7] at LC_X40_Y14_N0
--operation mode is normal

T1_result_o_5_a[7] = U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_1_x & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_1_x);


--T1_result_o_6_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6_a[7] at LC_X40_Y14_N6
--operation mode is normal

T1_result_o_6_a[7] = Y1_psw_o_7 & (!U1_op_a_o_iv_0_0_0_m5 # !U1_alu_cmd_o_1_3_0__rom) # !Y1_psw_o_7 & U1_alu_cmd_o_1_3_0__rom & !U1_op_a_o_iv_0_0_0_m5;


--Y1_un1_s_adr_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_9 at LC_X32_Y15_N3
--operation mode is normal

Y1_un1_s_adr_9 = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & Y1L0152 & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_41_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a2 at LC_X32_Y12_N7
--operation mode is normal

Y1_un1_gprbit_1527_41_0_a2 = X1_regs_wr_en_o_3_iv_0 & Y1_un1_gprbit_1527_41_0_a4 & Y1_un1_s_adr_9_1 & Y1_un3_s_ieip_0_a4;


--Y1_s_int1_h2_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h2_i_0[0] at LC_X27_Y4_N2
--operation mode is normal

Y1_s_int1_h2_i_0[0]_sload_eqn = Y1_s_int1_h1_i_0[0];
Y1_s_int1_h2_i_0[0] = DFFEA(Y1_s_int1_h2_i_0[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_tcon_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0[2] at LC_X34_Y10_N7
--operation mode is normal

Y1_tcon_0[2]_lut_out = Y1L0253 & (Y1_un1_gprbit_1527_1 # Y1_tcon_0_13_0[2]) # !Y1L0253 & !Y1_un1_gprbit_1527_1 & Y1_tcon_0_13_0[2];
Y1_tcon_0[2] = DFFEA(Y1_tcon_0[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_un1_s_adr_5_0_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_5_0_0_a3 at LC_X30_Y10_N9
--operation mode is normal

Y1_un1_s_adr_5_0_0_a3 = Y1L7053 & !Y1L4052 & !Y1L1153;


--Y1_N_2963_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2963_i at LC_X32_Y15_N9
--operation mode is normal

Y1_N_2963_i = Y1_un3_s_ieip_0_a4 & (Y1L5393 # Y1_un1_s_adr_9 & Y1L6393) # !Y1_un3_s_ieip_0_a4 & Y1_un1_s_adr_9 & Y1L6393;


--X1_inthigh_en_o_0_iv_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|inthigh_en_o_0_iv_i_a2_0 at LC_X29_Y17_N8
--operation mode is normal

X1_inthigh_en_o_0_iv_i_a2_0 = Y1_un1_s_reti & X1_un4_s_intblock_0_0 & Y1L6663Q;


--X1_intlow_en_o_0_iv_0_a3_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intlow_en_o_0_iv_0_a3_0_4 at LC_X27_Y18_N4
--operation mode is normal

X1_intlow_en_o_0_iv_0_a3_0_4 = X1_intlow_en_o_0_iv_0_a3_0_4_a & Y1L6832 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & !Y1L6932;


--Y1_s_bit_data_8_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_6_0_c at LC_X28_Y16_N1
--operation mode is normal

Y1_s_bit_data_8_6_0_c = Y1L3742Q & (Y1L9742Q # Y1L269Q) # !Y1L3742Q & Y1L959Q & !Y1L9742Q;


--Y1_s_bit_data_8_3_0_i_m3_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_3_0_i_m3_c at LC_X26_Y15_N0
--operation mode is normal

Y1_s_bit_data_8_3_0_i_m3_c = Y1L3742Q & (Y1L9742Q # Y1L259Q) # !Y1L3742Q & Y1L849Q & !Y1L9742Q;


--Y1_s_bit_data_10_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_3_0_c at LC_X26_Y15_N8
--operation mode is normal

Y1_s_bit_data_10_3_0_c = Y1L3742Q & (Y1L5742Q # Y1_ip_1) # !Y1L3742Q & !Y1L5742Q & Y1L3101Q;


--Y1_p0_8_i_m4[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[6] at LC_X31_Y16_N0
--operation mode is normal

Y1_p0_8_i_m4[6] = X1_regs_wr_en_o_3_iv_0 & Y1L2353 # !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;


--Y1_s_bit_data_10_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_6_0_c at LC_X25_Y13_N7
--operation mode is normal

Y1_s_bit_data_10_6_0_c = Y1L3742Q & (Y1L5742Q # Y1L7001Q) # !Y1L3742Q & Y1L3201Q & !Y1L5742Q;


--Y1_s_bit_data_5_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_6_0_c at LC_X28_Y13_N5
--operation mode is normal

Y1_s_bit_data_5_6_0_c = Y1L5742Q & (Y1L3742Q # Y1_scon_0_6) # !Y1L5742Q & !Y1L3742Q & Y1_scon_0_4;


--Y1_scon_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_3 at LC_X30_Y10_N3
--operation mode is normal

Y1_scon_0_3_lut_out = Y1L3253 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[3]) # !Y1L3253 & !Y1_scon_0_10_a[3] & !Y1_un1_gprbit_1527_3;
Y1_scon_0_3 = DFFEA(Y1_scon_0_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_scon_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0[2] at LC_X24_Y10_N1
--operation mode is normal

Y1_scon_0[2]_lut_out = Y1_un1_gprbit_1527_3_4_i_i_a2_0 & (Y1L4083 & Y1L0253 # !Y1L4083 & !Y1_scon_0_10_a[2]) # !Y1_un1_gprbit_1527_3_4_i_i_a2_0 & !Y1_scon_0_10_a[2];
Y1_scon_0[2] = DFFEA(Y1_scon_0[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_5_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_3_0_c at LC_X26_Y13_N0
--operation mode is normal

Y1_s_bit_data_5_3_0_c = Y1L3742Q & (Y1_scon_0_1 # Y1L5742Q) # !Y1L3742Q & Y1_scon_0_0 & !Y1L5742Q;


--Y1_tcon_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_6 at LC_X25_Y11_N2
--operation mode is normal

Y1_tcon_0_6_lut_out = Y1_tcon_0_13_0[6] & (Y1L2353 # !Y1_un1_gprbit_1527_1) # !Y1_tcon_0_13_0[6] & Y1L2353 & Y1_un1_gprbit_1527_1;
Y1_tcon_0_6 = DFFEA(Y1_tcon_0_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_2_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_6_0_c at LC_X25_Y8_N2
--operation mode is normal

Y1_s_bit_data_2_6_0_c = Y1L3742Q & (Y1_tcon_0_5 # Y1L5742Q) # !Y1L3742Q & !Y1L5742Q & Y1_tcon_0_4;


--Y1_s_p0_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[7] at LC_X44_Y17_N1
--operation mode is normal

Y1_s_p0_i[7]_lut_out = !p0_i[7];
Y1_s_p0_i[7] = DFFEA(Y1_s_p0_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p0_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[6] at LC_X44_Y17_N8
--operation mode is normal

Y1_s_p0_i[6]_lut_out = !p0_i[6];
Y1_s_p0_i[6] = DFFEA(Y1_s_p0_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_1_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_6_0_c at LC_X44_Y15_N3
--operation mode is normal

Y1_s_bit_data_1_6_0_c = Y1L3742Q & (Y1L5742Q # !Y1_s_p0_i[5]) # !Y1L3742Q & !Y1L5742Q & !Y1_s_p0_i[4];


--Y1_s_bit_data_2_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_3_0 at LC_X26_Y11_N8
--operation mode is normal

Y1_s_bit_data_2_3_0 = Y1_s_bit_data_2_3_0_c & (Y1_tcon_0_3 # !Y1L5742Q) # !Y1_s_bit_data_2_3_0_c & Y1_tcon_0[2] & Y1L5742Q;


--Y1_s_bit_data_1_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_3_0 at LC_X37_Y12_N0
--operation mode is normal

Y1_s_bit_data_1_3_0 = Y1_s_bit_data_1_3_0_c & (!Y1L5742Q # !Y1_s_p0_i[3]) # !Y1_s_bit_data_1_3_0_c & Y1L5742Q & !Y1_s_p0_i[2];


--Y1_s_p3_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[7] at LC_X44_Y18_N3
--operation mode is normal

Y1_s_p3_i[7]_lut_out = !p3_i[7];
Y1_s_p3_i[7] = DFFEA(Y1_s_p3_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p1_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[7] at LC_X44_Y17_N2
--operation mode is normal

Y1_s_p1_i[7]_lut_out = !p1_i[7];
Y1_s_p1_i[7] = DFFEA(Y1_s_p1_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_9_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_6_0_c at LC_X44_Y16_N6
--operation mode is normal

Y1_s_bit_data_9_6_0_c = Y1L8842Q & (Y1L3742Q # !Y1_s_p3_i[6]) # !Y1L8842Q & !Y1_s_p1_i[6] & !Y1L3742Q;


--Y1_s_p3_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[3] at LC_X44_Y15_N5
--operation mode is normal

Y1_s_p3_i[3]_lut_out = !p3_i[3];
Y1_s_p3_i[3] = DFFEA(Y1_s_p3_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p1_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[3] at LC_X42_Y10_N9
--operation mode is normal

Y1_s_p1_i[3]_lut_out = !p1_i[3];
Y1_s_p1_i[3] = DFFEA(Y1_s_p1_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_3_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_6_0_c at LC_X42_Y9_N6
--operation mode is normal

Y1_s_bit_data_3_6_0_c = Y1L8842Q & (Y1L3742Q # !Y1_s_p3_i[2]) # !Y1L8842Q & !Y1_s_p1_i[2] & !Y1L3742Q;


--Y1_s_bit_data_9_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_3_0 at LC_X43_Y11_N8
--operation mode is normal

Y1_s_bit_data_9_3_0 = Y1_s_bit_data_9_3_0_c & (!Y1_s_p3_i[5] # !Y1L3742Q) # !Y1_s_bit_data_9_3_0_c & !Y1_s_p1_i[5] & Y1L3742Q;


--Y1_s_bit_data_3_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_3_0 at LC_X29_Y6_N2
--operation mode is normal

Y1_s_bit_data_3_3_0 = Y1_s_bit_data_3_3_0_c & (!Y1_s_p3_i[1] # !Y1L3742Q) # !Y1_s_bit_data_3_3_0_c & !Y1_s_p1_i[1] & Y1L3742Q;


--Y1_s_bit_data_11_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_4_0 at LC_X30_Y13_N6
--operation mode is normal

Y1_s_bit_data_11_4_0 = Y1_psw_o_2 & (Y1L361Q # !Y1L8842Q) # !Y1_psw_o_2 & Y1L361Q & Y1L8842Q;


--Y1_s_bit_data_11_7_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_7_0_c at LC_X26_Y11_N1
--operation mode is normal

Y1_s_bit_data_11_7_0_c = Y1L3742Q & (Y1L5742Q # Y1_s_bit_data_13_1_0) # !Y1L3742Q & !Y1L5742Q & Y1_s_reg_data_12[0];


--Y1_s_bit_data_13_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_6_0 at LC_X26_Y14_N4
--operation mode is normal

Y1_s_bit_data_13_6_0 = Y1_s_bit_data_13_6_0_a & Y1_b[6] & Y1L8842Q # !Y1_s_bit_data_13_6_0_a & (Y1_b[7] # !Y1L8842Q);


--Y1_s_bit_data_11_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_6_0 at LC_X26_Y13_N8
--operation mode is normal

Y1_s_bit_data_11_6_0 = Y1_s_bit_data_11_6_0_c & (Y1_b[5] # !Y1L3742Q) # !Y1_s_bit_data_11_6_0_c & Y1_psw_o[5] & Y1L3742Q;


--M1_s_rxd_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff0 at LC_X44_Y12_N8
--operation mode is normal

M1_s_rxd_ff0_sload_eqn = all_rxd_i[0];
M1_s_rxd_ff0 = DFFEA(M1_s_rxd_ff0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_s_recv_state_14_0_o3, , );


--M1_s_rxd_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff1 at LC_X44_Y12_N7
--operation mode is normal

M1_s_rxd_ff1_sload_eqn = M1_s_rxd_ff0;
M1_s_rxd_ff1 = DFFEA(M1_s_rxd_ff1_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_s_recv_state_14_0_o3, , );


--M1_s_rxd_ff2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff2 at LC_X44_Y12_N6
--operation mode is normal

M1_s_rxd_ff2_sload_eqn = M1_s_rxd_ff1;
M1_s_rxd_ff2 = DFFEA(M1_s_rxd_ff2_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_s_recv_state_14_0_o3, , );


--M1_un1_un18_s_mode_19_i_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_i_i_0 at LC_X44_Y12_N9
--operation mode is normal

M1_un1_un18_s_mode_19_i_i_0 = !M1_un1_un22_s_mode_38_0_1_a & (M1L12 # !Y1_scon_0_5);


--Y1_s_bit_data_12_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_6_0 at LC_X44_Y16_N8
--operation mode is normal

Y1_s_bit_data_12_6_0 = Y1_s_bit_data_12_6_0_c & (Y1_acc_7 # !Y1L3742Q) # !Y1_s_bit_data_12_6_0_c & Y1L3742Q & !Y1_s_p2_i[7];


--Y1_s_bit_data_7_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_6_0 at LC_X43_Y11_N1
--operation mode is normal

Y1_s_bit_data_7_6_0 = Y1_s_bit_data_7_6_0_c & (Y1_acc_5 # !Y1L3742Q) # !Y1_s_bit_data_7_6_0_c & !Y1_s_p2_i[5] & Y1L3742Q;


--Y1_bit_data_o_3_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_3_c at LC_X44_Y16_N3
--operation mode is normal

Y1_bit_data_o_3_c = Y1L5742Q & (Y1L9742Q # Y1_s_bit_data_12_3_0) # !Y1L5742Q & !Y1L9742Q & Y1_s_bit_data_7_3_0;


--Y1_un156_s_bit_data_14[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_14[5] at LC_X39_Y6_N2
--operation mode is normal

Y1_un156_s_bit_data_14[5] = Y1_un156_s_bit_data_13[5] & (Y1L8842Q # Y1_un156_s_bit_data_10[5]) # !Y1_un156_s_bit_data_13[5] & !Y1L8842Q & Y1_un156_s_bit_data_10[5];


--Y1_un156_s_bit_data_7[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[5] at LC_X34_Y3_N4
--operation mode is normal

Y1_un156_s_bit_data_7[5] = Y1L3842Q & Y1_un156_s_bit_data_6[5] # !Y1L3842Q & Y1_un156_s_bit_data_3[5];


--Y1_s_bit_data_16_2_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_2_0_c at LC_X33_Y5_N6
--operation mode is normal

Y1_s_bit_data_16_2_0_c = Y1L1842Q & (Y1_un156_s_bit_data_14[1] # Y1L9742Q) # !Y1L1842Q & !Y1L9742Q & Y1_un156_s_bit_data_7[1];


--Y1_un156_s_bit_data_15[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[3] at LC_X37_Y4_N9
--operation mode is normal

Y1_un156_s_bit_data_15[3] = Y1_un156_s_bit_data_15_c[3] & (Y1_un156_s_bit_data_6[7] # !Y1L9742Q) # !Y1_un156_s_bit_data_15_c[3] & Y1L9742Q & Y1_un156_s_bit_data_3[7];


--Y1_un156_s_bit_data_15[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[7] at LC_X38_Y8_N4
--operation mode is normal

Y1_un156_s_bit_data_15[7] = Y1L9742Q & !Y1_un156_s_bit_data_15_a[7] # !Y1L9742Q & Y1_un156_s_bit_data_14[3];


--Y1_s_bit_data_16_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_4_0 at LC_X36_Y4_N7
--operation mode is normal

Y1_s_bit_data_16_4_0 = Y1L1842Q & Y1_un156_s_bit_data_15[6] # !Y1L1842Q & Y1_un156_s_bit_data_15[2];


--Y1_s_bit_data_16_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_1_0 at LC_X38_Y5_N2
--operation mode is normal

Y1_s_bit_data_16_1_0 = Y1L9742Q & Y1_un156_s_bit_data_15[4] # !Y1L9742Q & Y1_un156_s_bit_data_15_0[0];


--T1_cy_o_2_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|cy_o_2_a[1] at LC_X40_Y16_N3
--operation mode is normal

T1_cy_o_2_a[1] = U1_op_a_o_iv_0_0_0_m5 & !U1_op_a_o_iv_0_0_6 & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_op_a_o_iv_0_0_0_m5 & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_op_a_o_iv_0_0_6);


--Y1_psw_o_m[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_m[7] at LC_X26_Y17_N5
--operation mode is normal

Y1_psw_o_m[7] = !Y1_b42 & !Y1_un1_command_o_4 & !Y1_un1_command_o_2 & Y1_psw_o_7;


--X1_bdata_mux_o_1_iv_0_a2_0_2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_2_a[0] at LC_X30_Y18_N3
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_2_a[0] = !Y1L6732 & Y1L6663Q & Y1L8632;


--X1_un1_un294_s_instr_category_1_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_0_a at LC_X28_Y25_N5
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_0_a = !X1_un1_un15_s_instr_category_1_0_a3_0_1 # !X1_un7558_s_instr_category_0_a2_0_a2_s;


--X1_un1_un294_s_instr_category_1_0_a4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_a4_a at LC_X29_Y23_N8
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_a4_a = Y1_un9_s_command_1 & (Y1L6832 $ Y1L6932);


--Y1_un51_pc_comb_add1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add1 at LC_X42_Y20_N3
--operation mode is arithmetic

Y1_un51_pc_comb_add1 = Y1_acc_1 $ Y1_un4_pc_plus1_combout[1] $ Y1L5874;

--Y1L9874 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add1~COUT0 at LC_X42_Y20_N3
--operation mode is arithmetic

Y1L9874_cout_0 = Y1_acc_1 & !Y1_un4_pc_plus1_combout[1] & !Y1L5874 # !Y1_acc_1 & (!Y1L5874 # !Y1_un4_pc_plus1_combout[1]);
Y1L9874 = CARRY(Y1L9874_cout_0);

--Y1L0974 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add1~COUT1 at LC_X42_Y20_N3
--operation mode is arithmetic

Y1L0974_cout_1 = Y1_acc_1 & !Y1_un4_pc_plus1_combout[1] & !Y1L6874 # !Y1_acc_1 & (!Y1L6874 # !Y1_un4_pc_plus1_combout[1]);
Y1L0974 = CARRY(Y1L0974_cout_1);


--Y1_un33_pc_comb_add1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add1 at LC_X39_Y22_N3
--operation mode is arithmetic

Y1_un33_pc_comb_add1 = Y1L762Q $ Y1_acc_1 $ Y1L9764;

--Y1L3864 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add1~COUT0 at LC_X39_Y22_N3
--operation mode is arithmetic

Y1L3864_cout_0 = Y1L762Q & !Y1_acc_1 & !Y1L9764 # !Y1L762Q & (!Y1L9764 # !Y1_acc_1);
Y1L3864 = CARRY(Y1L3864_cout_0);

--Y1L4864 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add1~COUT1 at LC_X39_Y22_N3
--operation mode is arithmetic

Y1L4864_cout_1 = Y1L762Q & !Y1_acc_1 & !Y1L0864 # !Y1L762Q & (!Y1L0864 # !Y1_acc_1);
Y1L4864 = CARRY(Y1L4864_cout_1);


--Y1_un4_pc_plus2_combout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[9] at LC_X41_Y23_N4
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[9] = Y1_pc[9] $ !Y1L0944;

--Y1_un4_pc_plus2_cout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[9] at LC_X41_Y23_N4
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[9] = Y1L6944;


--Y1_un7_s_help16_combout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[9] at LC_X40_Y23_N4
--operation mode is arithmetic

Y1_un7_s_help16_combout[9] = Y1_pc[9] $ (Y1_pc[8] & !Y1L5364);

--Y1_un7_s_help16_cout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[9] at LC_X40_Y23_N4
--operation mode is arithmetic

Y1_un7_s_help16_cout[9] = Y1L1464;


--Y1_un5_pc_comb_add2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add2 at LC_X40_Y22_N4
--operation mode is arithmetic

Y1_un5_pc_comb_add2 = Y1_un4_pc_plus1_combout[2] $ E1_prog_data_o_2 $ !Y1L4354;

--Y1_un5_pc_comb_carry_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_2 at LC_X40_Y22_N4
--operation mode is arithmetic

Y1_un5_pc_comb_carry_2 = CARRY(Y1_un4_pc_plus1_combout[2] & (E1_prog_data_o_2 # !Y1L5354) # !Y1_un4_pc_plus1_combout[2] & E1_prog_data_o_2 & !Y1L5354);


--Y1_pc_comb_5_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[2] at LC_X39_Y21_N9
--operation mode is normal

Y1_pc_comb_5_a[2] = Y1_s_help_2 & !Y1_pc[2] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_2 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[2]);


--Y1_pc_comb_3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[2] at LC_X40_Y19_N2
--operation mode is normal

Y1_pc_comb_3_c[2] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[2] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add2 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[2] at LC_X40_Y19_N9
--operation mode is normal

Y1_pc_comb_9_a[2] = Y1_un33_pc_comb_add2 & !Y1_s_help16[2] & X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add2 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[2]);


--Y1L9564 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[0]~COUT0 at LC_X42_Y23_N0
--operation mode is arithmetic

Y1L9564_cout_0 = Y1_pc[1] # Y1_pc[0];
Y1L9564 = CARRY(Y1L9564_cout_0);

--Y1L0664 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[0]~COUT1 at LC_X42_Y23_N0
--operation mode is arithmetic

Y1L0664_cout_1 = Y1_pc[1] # Y1_pc[0];
Y1L0664 = CARRY(Y1L0664_cout_1);


--Y1_un4_pc_plus2_combout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[10] at LC_X42_Y22_N5
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[10]_carry_eqn = (!Y1_un4_pc_plus2_cout[8] & GND) # (Y1_un4_pc_plus2_cout[8] & VCC);
Y1_un4_pc_plus2_combout[10] = Y1_pc[10] $ (Y1_pc[9] & !Y1_un4_pc_plus2_combout[10]_carry_eqn);

--Y1L9944 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[10]~COUT0 at LC_X42_Y22_N5
--operation mode is arithmetic

Y1L9944_cout_0 = Y1_pc[10] & Y1_pc[9] & !Y1_un4_pc_plus2_cout[8];
Y1L9944 = CARRY(Y1L9944_cout_0);

--Y1L0054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[10]~COUT1 at LC_X42_Y22_N5
--operation mode is arithmetic

Y1L0054_cout_1 = Y1_pc[10] & Y1_pc[9] & !Y1_un4_pc_plus2_cout[8];
Y1L0054 = CARRY(Y1L0054_cout_1);


--Y1_un7_s_help16_combout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[10] at LC_X42_Y23_N5
--operation mode is arithmetic

Y1_un7_s_help16_combout[10]_carry_eqn = (!Y1_un7_s_help16_cout[8] & GND) # (Y1_un7_s_help16_cout[8] & VCC);
Y1_un7_s_help16_combout[10] = Y1_pc[10] $ Y1_un7_s_help16_combout[10]_carry_eqn;

--Y1L4464 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[10]~COUT0 at LC_X42_Y23_N5
--operation mode is arithmetic

Y1L4464_cout_0 = !Y1_un7_s_help16_cout[8] # !Y1_pc[10] # !Y1_pc[11];
Y1L4464 = CARRY(Y1L4464_cout_0);

--Y1L5464 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[10]~COUT1 at LC_X42_Y23_N5
--operation mode is arithmetic

Y1L5464_cout_1 = !Y1_un7_s_help16_cout[8] # !Y1_pc[10] # !Y1_pc[11];
Y1L5464 = CARRY(Y1L5464_cout_1);


--Y1_un5_pc_comb_add3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add3 at LC_X40_Y22_N5
--operation mode is arithmetic

Y1_un5_pc_comb_add3_carry_eqn = Y1_un5_pc_comb_carry_2;
Y1_un5_pc_comb_add3 = Y1_un4_pc_plus1_combout[3] $ E1_prog_data_o_3 $ Y1_un5_pc_comb_add3_carry_eqn;

--Y1L0454 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add3~COUT0 at LC_X40_Y22_N5
--operation mode is arithmetic

Y1L0454_cout_0 = Y1_un4_pc_plus1_combout[3] & !E1_prog_data_o_3 & !Y1_un5_pc_comb_carry_2 # !Y1_un4_pc_plus1_combout[3] & (!Y1_un5_pc_comb_carry_2 # !E1_prog_data_o_3);
Y1L0454 = CARRY(Y1L0454_cout_0);

--Y1L1454 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add3~COUT1 at LC_X40_Y22_N5
--operation mode is arithmetic

Y1L1454_cout_1 = Y1_un4_pc_plus1_combout[3] & !E1_prog_data_o_3 & !Y1_un5_pc_comb_carry_2 # !Y1_un4_pc_plus1_combout[3] & (!Y1_un5_pc_comb_carry_2 # !E1_prog_data_o_3);
Y1L1454 = CARRY(Y1L1454_cout_1);


--Y1_pc_comb_5_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[3] at LC_X40_Y23_N8
--operation mode is normal

Y1_pc_comb_5_a[3] = Y1_pc[3] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_s_help_3 # !Y1_pc[3] & (!Y1_s_help_3 # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_pc_comb_3_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[3] at LC_X40_Y20_N0
--operation mode is normal

Y1_pc_comb_3_c[3] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[3] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add3 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[3] at LC_X40_Y20_N7
--operation mode is normal

Y1_pc_comb_9_a[3] = Y1_s_help16[3] & !Y1_un33_pc_comb_add3 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[3] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add3);


--Y1_un7_s_help16_combout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[11] at LC_X40_Y23_N5
--operation mode is arithmetic

Y1_un7_s_help16_combout[11]_carry_eqn = (!Y1_un7_s_help16_cout[9] & GND) # (Y1_un7_s_help16_cout[9] & VCC);
Y1_un7_s_help16_combout[11] = Y1_pc[11] $ (Y1_pc[10] & Y1_un7_s_help16_combout[11]_carry_eqn);

--Y1L7464 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[11]~COUT0 at LC_X40_Y23_N5
--operation mode is arithmetic

Y1L7464_cout_0 = !Y1_un7_s_help16_cout[9] # !Y1_pc[10] # !Y1_pc[11];
Y1L7464 = CARRY(Y1L7464_cout_0);

--Y1L8464 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[11]~COUT1 at LC_X40_Y23_N5
--operation mode is arithmetic

Y1L8464_cout_1 = !Y1_un7_s_help16_cout[9] # !Y1_pc[10] # !Y1_pc[11];
Y1L8464 = CARRY(Y1L8464_cout_1);


--Y1_un4_pc_plus2_combout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[11] at LC_X41_Y23_N5
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[11]_carry_eqn = (!Y1_un4_pc_plus2_cout[9] & GND) # (Y1_un4_pc_plus2_cout[9] & VCC);
Y1_un4_pc_plus2_combout[11] = Y1_pc[11] $ Y1_un4_pc_plus2_combout[11]_carry_eqn;

--Y1L2054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[11]~COUT0 at LC_X41_Y23_N5
--operation mode is arithmetic

Y1L2054_cout_0 = !Y1_un4_pc_plus2_cout[9] # !Y1_pc[11] # !Y1_pc[12];
Y1L2054 = CARRY(Y1L2054_cout_0);

--Y1L3054 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[11]~COUT1 at LC_X41_Y23_N5
--operation mode is arithmetic

Y1L3054_cout_1 = !Y1_un4_pc_plus2_cout[9] # !Y1_pc[11] # !Y1_pc[12];
Y1L3054 = CARRY(Y1L3054_cout_1);


--Y1_un51_pc_comb_add12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add12 at LC_X42_Y19_N4
--operation mode is arithmetic

Y1_un51_pc_comb_add12_carry_eqn = (!Y1_un51_pc_comb_carry_7 & Y1L5284) # (Y1_un51_pc_comb_carry_7 & Y1L6284);
Y1_un51_pc_comb_add12 = Y1_un4_pc_plus1_combout[12] $ !Y1_un51_pc_comb_add12_carry_eqn;

--Y1_un51_pc_comb_carry_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_12 at LC_X42_Y19_N4
--operation mode is arithmetic

Y1_un51_pc_comb_carry_12 = CARRY(Y1_un4_pc_plus1_combout[12] & !Y1L6284);


--Y1_un33_pc_comb_add12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add12 at LC_X39_Y21_N4
--operation mode is arithmetic

Y1_un33_pc_comb_add12_carry_eqn = (!Y1_un33_pc_comb_carry_7 & Y1L9174) # (Y1_un33_pc_comb_carry_7 & Y1L0274);
Y1_un33_pc_comb_add12 = Y1L742Q $ !Y1_un33_pc_comb_add12_carry_eqn;

--Y1_un33_pc_comb_carry_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_12 at LC_X39_Y21_N4
--operation mode is arithmetic

Y1_un33_pc_comb_carry_12 = CARRY(Y1L742Q & !Y1L0274);


--Y1_un51_pc_comb_add4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add4 at LC_X42_Y20_N6
--operation mode is arithmetic

Y1_un51_pc_comb_add4_carry_eqn = (!Y1_un51_pc_comb_carry_2 & Y1L5974) # (Y1_un51_pc_comb_carry_2 & Y1L6974);
Y1_un51_pc_comb_add4 = Y1_acc_4 $ Y1_un4_pc_plus1_combout[4] $ !Y1_un51_pc_comb_add4_carry_eqn;

--Y1L9974 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add4~COUT0 at LC_X42_Y20_N6
--operation mode is arithmetic

Y1L9974_cout_0 = Y1_acc_4 & (Y1_un4_pc_plus1_combout[4] # !Y1L5974) # !Y1_acc_4 & Y1_un4_pc_plus1_combout[4] & !Y1L5974;
Y1L9974 = CARRY(Y1L9974_cout_0);

--Y1L0084 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add4~COUT1 at LC_X42_Y20_N6
--operation mode is arithmetic

Y1L0084_cout_1 = Y1_acc_4 & (Y1_un4_pc_plus1_combout[4] # !Y1L6974) # !Y1_acc_4 & Y1_un4_pc_plus1_combout[4] & !Y1L6974;
Y1L0084 = CARRY(Y1L0084_cout_1);


--Y1_un33_pc_comb_add4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add4 at LC_X39_Y22_N6
--operation mode is arithmetic

Y1_un33_pc_comb_add4_carry_eqn = (!Y1_un33_pc_comb_carry_2 & Y1L9864) # (Y1_un33_pc_comb_carry_2 & Y1L0964);
Y1_un33_pc_comb_add4 = Y1_acc_4 $ Y1L472Q $ !Y1_un33_pc_comb_add4_carry_eqn;

--Y1L3964 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add4~COUT0 at LC_X39_Y22_N6
--operation mode is arithmetic

Y1L3964_cout_0 = Y1_acc_4 & (Y1L472Q # !Y1L9864) # !Y1_acc_4 & Y1L472Q & !Y1L9864;
Y1L3964 = CARRY(Y1L3964_cout_0);

--Y1L4964 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add4~COUT1 at LC_X39_Y22_N6
--operation mode is arithmetic

Y1L4964_cout_1 = Y1_acc_4 & (Y1L472Q # !Y1L0964) # !Y1_acc_4 & Y1L472Q & !Y1L0964;
Y1L4964 = CARRY(Y1L4964_cout_1);


--Y1_un51_pc_comb_add13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add13 at LC_X42_Y19_N5
--operation mode is arithmetic

Y1_un51_pc_comb_add13_carry_eqn = Y1_un51_pc_comb_carry_12;
Y1_un51_pc_comb_add13 = Y1_un4_pc_plus1_combout[13] $ Y1_un51_pc_comb_add13_carry_eqn;

--Y1L1384 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add13~COUT0 at LC_X42_Y19_N5
--operation mode is arithmetic

Y1L1384_cout_0 = !Y1_un51_pc_comb_carry_12 # !Y1_un4_pc_plus1_combout[13];
Y1L1384 = CARRY(Y1L1384_cout_0);

--Y1L2384 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add13~COUT1 at LC_X42_Y19_N5
--operation mode is arithmetic

Y1L2384_cout_1 = !Y1_un51_pc_comb_carry_12 # !Y1_un4_pc_plus1_combout[13];
Y1L2384 = CARRY(Y1L2384_cout_1);


--Y1_un33_pc_comb_add13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add13 at LC_X39_Y21_N5
--operation mode is arithmetic

Y1_un33_pc_comb_add13_carry_eqn = Y1_un33_pc_comb_carry_12;
Y1_un33_pc_comb_add13 = Y1L552Q $ Y1_un33_pc_comb_add13_carry_eqn;

--Y1L5274 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add13~COUT0 at LC_X39_Y21_N5
--operation mode is arithmetic

Y1L5274_cout_0 = !Y1_un33_pc_comb_carry_12 # !Y1L552Q;
Y1L5274 = CARRY(Y1L5274_cout_0);

--Y1L6274 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add13~COUT1 at LC_X39_Y21_N5
--operation mode is arithmetic

Y1L6274_cout_1 = !Y1_un33_pc_comb_carry_12 # !Y1L552Q;
Y1L6274 = CARRY(Y1L6274_cout_1);


--Y1_un51_pc_comb_add5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add5 at LC_X42_Y20_N7
--operation mode is arithmetic

Y1_un51_pc_comb_add5_carry_eqn = (!Y1_un51_pc_comb_carry_2 & Y1L9974) # (Y1_un51_pc_comb_carry_2 & Y1L0084);
Y1_un51_pc_comb_add5 = Y1_acc_5 $ Y1_un4_pc_plus1_combout[5] $ Y1_un51_pc_comb_add5_carry_eqn;

--Y1L3084 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add5~COUT0 at LC_X42_Y20_N7
--operation mode is arithmetic

Y1L3084_cout_0 = Y1_acc_5 & !Y1_un4_pc_plus1_combout[5] & !Y1L9974 # !Y1_acc_5 & (!Y1L9974 # !Y1_un4_pc_plus1_combout[5]);
Y1L3084 = CARRY(Y1L3084_cout_0);

--Y1L4084 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add5~COUT1 at LC_X42_Y20_N7
--operation mode is arithmetic

Y1L4084_cout_1 = Y1_acc_5 & !Y1_un4_pc_plus1_combout[5] & !Y1L0084 # !Y1_acc_5 & (!Y1L0084 # !Y1_un4_pc_plus1_combout[5]);
Y1L4084 = CARRY(Y1L4084_cout_1);


--Y1_un33_pc_comb_add5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add5 at LC_X39_Y22_N7
--operation mode is arithmetic

Y1_un33_pc_comb_add5_carry_eqn = (!Y1_un33_pc_comb_carry_2 & Y1L3964) # (Y1_un33_pc_comb_carry_2 & Y1L4964);
Y1_un33_pc_comb_add5 = Y1L672Q $ Y1_acc_5 $ Y1_un33_pc_comb_add5_carry_eqn;

--Y1L7964 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add5~COUT0 at LC_X39_Y22_N7
--operation mode is arithmetic

Y1L7964_cout_0 = Y1L672Q & !Y1_acc_5 & !Y1L3964 # !Y1L672Q & (!Y1L3964 # !Y1_acc_5);
Y1L7964 = CARRY(Y1L7964_cout_0);

--Y1L8964 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add5~COUT1 at LC_X39_Y22_N7
--operation mode is arithmetic

Y1L8964_cout_1 = Y1L672Q & !Y1_acc_5 & !Y1L4964 # !Y1L672Q & (!Y1L4964 # !Y1_acc_5);
Y1L8964 = CARRY(Y1L8964_cout_1);


--Y1_s_reg_data_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_3[6] at LC_X30_Y16_N1
--operation mode is normal

Y1_s_reg_data_3[6] = Y1L349Q & (Y1L9001Q # !Y1L3842Q) # !Y1L349Q & Y1L9001Q & Y1L3842Q;


--Y1_s_reg_data_22_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[6] at LC_X38_Y12_N1
--operation mode is normal

Y1_s_reg_data_22_a[6] = Y1_tsel[6] & !Y1L9742Q & !Y1L4563Q # !Y1_tsel[6] & (Y1L9742Q # !Y1L4563Q);


--Y1_s_reg_data_23_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_a[6] at LC_X42_Y12_N9
--operation mode is normal

Y1_s_reg_data_23_a[6] = Y1L2942Q & !Y1_psw_o_6 # !Y1L2942Q & Y1_s_p1_i[6];


--Y1_s_reg_data_5[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_5[6] at LC_X27_Y8_N7
--operation mode is normal

Y1_s_reg_data_5[6] = Y1L3742Q & Y1L4362Q # !Y1L3742Q & Y1L9252Q;


--Y1_s_reg_data_17[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[6] at LC_X33_Y4_N6
--operation mode is normal

Y1_s_reg_data_17[6] = Y1_s_reg_data_17_c[6] & (Y1L3742Q # Y1_tcon_0_6) # !Y1_s_reg_data_17_c[6] & !Y1L3742Q & Y1L4552Q;


--Y1_s_reg_data_16[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16[6] at LC_X43_Y10_N6
--operation mode is normal

Y1_s_reg_data_16[6] = Y1_s_reg_data_16_c[6] & (Y1L852Q # !Y1L5742Q) # !Y1_s_reg_data_16_c[6] & Y1L5742Q & Y1L872Q;


--Y1_s_reg_data_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[6] at LC_X40_Y6_N8
--operation mode is normal

Y1_s_reg_data_1[6] = N1_s_countl1_6 & (N1_s_counth1_6 # Y1L5742Q) # !N1_s_countl1_6 & N1_s_counth1_6 & !Y1L5742Q;


--Y1_s_reg_data_12[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_12[6] at LC_X32_Y6_N7
--operation mode is normal

Y1_s_reg_data_12[6] = Y1L9072Q & (Y1L1842Q # Y1L4862Q) # !Y1L9072Q & !Y1L1842Q & Y1L4862Q;


--Y1_s_reg_data_25_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25_c[6] at LC_X40_Y6_N6
--operation mode is normal

Y1_s_reg_data_25_c[6] = Y1L8942Q & (Y1L3742Q # Y1_s_reg_data_6[6]) # !Y1L8942Q & Y1_s_reg_data_8[6] & !Y1L3742Q;


--Y1_N_2203_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2203_i at LC_X30_Y12_N8
--operation mode is normal

Y1_N_2203_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_58_3_0_a3_0_a2;


--Y1_s_p3_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[6] at LC_X45_Y16_N5
--operation mode is normal

Y1_s_p3_i[6]_lut_out = !p3_i[6];
Y1_s_p3_i[6] = DFFEA(Y1_s_p3_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p2_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[6] at LC_X44_Y16_N9
--operation mode is normal

Y1_s_p2_i[6]_lut_out = !p2_i[6];
Y1_s_p2_i[6] = DFFEA(Y1_s_p2_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_recv_buf_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_6 at LC_X40_Y9_N4
--operation mode is normal

M1_s_recv_buf_6_lut_out = M1_s_recv_state[1] & M1_s_recv_sh[6] # !M1_s_recv_state[1] & M1_s_recv_sh[7];
M1_s_recv_buf_6 = DFFEA(M1_s_recv_buf_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_35_15_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[6] at LC_X31_Y5_N5
--operation mode is normal

Y1_s_reg_data_35_15_0[6] = Y1_s_reg_data_35_15_0_c[6] & (Y1_s_reg_data_35_13_0[6] # !Y1L1842Q) # !Y1_s_reg_data_35_15_0_c[6] & Y1L1842Q & Y1_s_reg_data_35_6_0[6];


--Y1_un51_pc_comb_add14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add14 at LC_X42_Y19_N6
--operation mode is arithmetic

Y1_un51_pc_comb_add14_carry_eqn = (!Y1_un51_pc_comb_carry_12 & Y1L1384) # (Y1_un51_pc_comb_carry_12 & Y1L2384);
Y1_un51_pc_comb_add14 = Y1_un4_pc_plus1_combout[14] $ !Y1_un51_pc_comb_add14_carry_eqn;

--Y1L5384 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add14~COUT0 at LC_X42_Y19_N6
--operation mode is arithmetic

Y1L5384_cout_0 = Y1_un4_pc_plus1_combout[14] & !Y1L1384;
Y1L5384 = CARRY(Y1L5384_cout_0);

--Y1L6384 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add14~COUT1 at LC_X42_Y19_N6
--operation mode is arithmetic

Y1L6384_cout_1 = Y1_un4_pc_plus1_combout[14] & !Y1L2384;
Y1L6384 = CARRY(Y1L6384_cout_1);


--Y1_un51_pc_comb_add6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add6 at LC_X42_Y20_N8
--operation mode is arithmetic

Y1_un51_pc_comb_add6_carry_eqn = (!Y1_un51_pc_comb_carry_2 & Y1L3084) # (Y1_un51_pc_comb_carry_2 & Y1L4084);
Y1_un51_pc_comb_add6 = Y1_acc_6 $ Y1_un4_pc_plus1_combout[6] $ !Y1_un51_pc_comb_add6_carry_eqn;

--Y1L7084 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add6~COUT0 at LC_X42_Y20_N8
--operation mode is arithmetic

Y1L7084_cout_0 = Y1_acc_6 & (Y1_un4_pc_plus1_combout[6] # !Y1L3084) # !Y1_acc_6 & Y1_un4_pc_plus1_combout[6] & !Y1L3084;
Y1L7084 = CARRY(Y1L7084_cout_0);

--Y1L8084 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add6~COUT1 at LC_X42_Y20_N8
--operation mode is arithmetic

Y1L8084_cout_1 = Y1_acc_6 & (Y1_un4_pc_plus1_combout[6] # !Y1L4084) # !Y1_acc_6 & Y1_un4_pc_plus1_combout[6] & !Y1L4084;
Y1L8084 = CARRY(Y1L8084_cout_1);


--Y1_un33_pc_comb_add6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add6 at LC_X39_Y22_N8
--operation mode is arithmetic

Y1_un33_pc_comb_add6_carry_eqn = (!Y1_un33_pc_comb_carry_2 & Y1L7964) # (Y1_un33_pc_comb_carry_2 & Y1L8964);
Y1_un33_pc_comb_add6 = Y1_acc_6 $ Y1L872Q $ !Y1_un33_pc_comb_add6_carry_eqn;

--Y1L1074 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add6~COUT0 at LC_X39_Y22_N8
--operation mode is arithmetic

Y1L1074_cout_0 = Y1_acc_6 & (Y1L872Q # !Y1L7964) # !Y1_acc_6 & Y1L872Q & !Y1L7964;
Y1L1074 = CARRY(Y1L1074_cout_0);

--Y1L2074 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add6~COUT1 at LC_X39_Y22_N8
--operation mode is arithmetic

Y1L2074_cout_1 = Y1_acc_6 & (Y1L872Q # !Y1L8964) # !Y1_acc_6 & Y1L872Q & !Y1L8964;
Y1L2074 = CARRY(Y1L2074_cout_1);


--Y1_s_reg_data_17[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[7] at LC_X30_Y5_N1
--operation mode is normal

Y1_s_reg_data_17[7] = Y1_s_reg_data_17_c[7] & (M1_s_recv_buf_7 # !Y1L3842Q) # !Y1_s_reg_data_17_c[7] & Y1L1172Q & Y1L3842Q;


--Y1_s_reg_data_20[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[7] at LC_X30_Y5_N9
--operation mode is normal

Y1_s_reg_data_20[7] = Y1_s_reg_data_20_c[7] & (Y1_scon_0_7 # !Y1L1842Q) # !Y1_s_reg_data_20_c[7] & Y1L1842Q & Y1L6062Q;


--Y1_s_reg_data_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[7] at LC_X29_Y5_N0
--operation mode is normal

Y1_s_reg_data_6[7] = Y1L6862Q & (Y1L3842Q # Y1L6362Q) # !Y1L6862Q & !Y1L3842Q & Y1L6362Q;


--Y1_s_bit_data_13_5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_5_0 at LC_X26_Y13_N9
--operation mode is normal

Y1_s_bit_data_13_5_0 = Y1_psw_o_7 & (Y1_b[7] # !Y1L8842Q) # !Y1_psw_o_7 & Y1L8842Q & Y1_b[7];


--Y1_s_reg_data_28_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[7] at LC_X29_Y5_N3
--operation mode is normal

Y1_s_reg_data_28_c[7] = Y1L8942Q & (Y1_s_reg_data_15[7] # Y1L9942Q) # !Y1L8942Q & !Y1L9942Q & Y1_s_reg_data_1[7];


--Y1_s_reg_data_21[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[7] at LC_X32_Y16_N1
--operation mode is normal

Y1_s_reg_data_21[7] = Y1_s_reg_data_21_c[7] & (Y1_s_smodreg_0 # !Y1L3742Q) # !Y1_s_reg_data_21_c[7] & Y1_sp_4 & Y1L3742Q;


--Y1_s_reg_data_18[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[7] at LC_X41_Y9_N3
--operation mode is normal

Y1_s_reg_data_18[7] = Y1_s_reg_data_18_c[7] & (Y1L1773Q # !Y1L9742Q) # !Y1_s_reg_data_18_c[7] & Y1L9742Q & N1_s_counth0_7;


--Y1_s_reg_data_19[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[7] at LC_X32_Y16_N5
--operation mode is normal

Y1_s_reg_data_19[7] = Y1_s_reg_data_19_c[7] & (Y1_ip[7] # !Y1L1842Q) # !Y1_s_reg_data_19_c[7] & Y1L549Q & Y1L1842Q;


--Y1_s_reg_data_22[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[7] at LC_X32_Y16_N6
--operation mode is normal

Y1_s_reg_data_22[7] = Y1L5742Q & !Y1_s_reg_data_22_a[7] # !Y1L5742Q & Y1_s_reg_data_19[7];


--Y1_un51_pc_comb_add15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add15 at LC_X42_Y19_N7
--operation mode is normal

Y1_un51_pc_comb_add15_carry_eqn = (!Y1_un51_pc_comb_carry_12 & Y1L5384) # (Y1_un51_pc_comb_carry_12 & Y1L6384);
Y1_un51_pc_comb_add15 = Y1_un4_pc_plus1_combout[15] $ Y1_un51_pc_comb_add15_carry_eqn;


--Y1_un51_pc_comb_add7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add7 at LC_X42_Y20_N9
--operation mode is arithmetic

Y1_un51_pc_comb_add7_carry_eqn = (!Y1_un51_pc_comb_carry_2 & Y1L7084) # (Y1_un51_pc_comb_carry_2 & Y1L8084);
Y1_un51_pc_comb_add7 = Y1_acc_7 $ Y1_un4_pc_plus1_combout[7] $ Y1_un51_pc_comb_add7_carry_eqn;

--Y1_un51_pc_comb_carry_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_7 at LC_X42_Y20_N9
--operation mode is arithmetic

Y1_un51_pc_comb_carry_7 = CARRY(Y1_acc_7 & !Y1_un4_pc_plus1_combout[7] & !Y1L8084 # !Y1_acc_7 & (!Y1L8084 # !Y1_un4_pc_plus1_combout[7]));


--I_330_a is I_330_a at LC_X44_Y10_N1
--operation mode is normal

I_330_a = Y1_sbuf_0_3 & !M1_s_tran_sh_4 & I_413 # !Y1_sbuf_0_3 & (!I_413 # !M1_s_tran_sh_4);


--I_320 is I_320 at LC_X44_Y10_N2
--operation mode is normal

I_320 = Y1_scon_0_6 & (I_405 & I_320_a # !I_405 & !Y1_sbuf_0_3) # !Y1_scon_0_6 & I_320_a;


--N1_s_tf115_0_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_tf115_0_o2 at LC_X26_Y6_N4
--operation mode is normal

N1_s_tf115_0_o2 = Y1L1373Q & Y1L4373Q;


--N1_un86_s_tmr_ctr1_en_13_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_13_4 at LC_X39_Y5_N2
--operation mode is normal

N1_un86_s_tmr_ctr1_en_13_4 = N1_s_counth1_3 & N1_s_counth1_0 & N1_s_counth1_2 & N1_s_counth1_1;


--N1_un86_s_tmr_ctr1_en_13_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_13_5 at LC_X40_Y5_N9
--operation mode is normal

N1_un86_s_tmr_ctr1_en_13_5 = N1_s_counth1_6 & N1_s_counth1_4 & N1_s_counth1_7 & N1_s_counth1_5;


--N1_s_pre_count_3_i_a2[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count_3_i_a2[2] at LC_X26_Y5_N9
--operation mode is normal

N1_s_pre_count_3_i_a2[2] = N1_s_pre_count[3] & N1_s_pre_count[0] & !N1_s_pre_count[2] & N1_s_pre_count[1];


--N1_un2_s_tmr_ctr1_en_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_0_a2_0_0 at LC_X27_Y4_N7
--operation mode is normal

N1_s_int1_sync_Z_qfbk = N1_s_int1_sync_Z;
N1_un2_s_tmr_ctr1_en_0_a2_0_0 = Y1L2573Q & N1_s_int1_sync_Z_qfbk & (N1_un2_s_tmr_ctr1_en_0_a2_0_0_a # !Y1L9473Q) # !Y1L2573Q & (N1_un2_s_tmr_ctr1_en_0_a2_0_0_a # !Y1L9473Q);

--N1_s_int1_sync_Z is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int1_sync_Z at LC_X27_Y4_N7
--operation mode is normal

N1_s_int1_sync_Z_sload_eqn = int1_i[0];
N1_s_int1_sync_Z = DFFEA(N1_s_int1_sync_Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_countl1_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_6 at LC_X41_Y7_N6
--operation mode is arithmetic

N1_s_countl1_6_carry_eqn = (!N1_s_countl1_cout[4] & N1L191) # (N1_s_countl1_cout[4] & N1L291);
N1_s_countl1_6_lut_out = N1_s_countl1_6 $ !N1_s_countl1_6_carry_eqn;
N1_s_countl1_6_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[6]) # (N1_un1_tmod_i_31 & N1_s_countl1_6_lut_out);
N1_s_countl1_6 = DFFEA(N1_s_countl1_6_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L591 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_6~COUT0 at LC_X41_Y7_N6
--operation mode is arithmetic

N1L591_cout_0 = N1_s_countl1_6 & !N1L191;
N1L591 = CARRY(N1L591_cout_0);

--N1L691 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_6~COUT1 at LC_X41_Y7_N6
--operation mode is arithmetic

N1L691_cout_1 = N1_s_countl1_6 & !N1L291;
N1L691 = CARRY(N1L691_cout_1);


--N1_s_countl1_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_7 at LC_X41_Y7_N7
--operation mode is normal

N1_s_countl1_7_carry_eqn = (!N1_s_countl1_cout[4] & N1L591) # (N1_s_countl1_cout[4] & N1L691);
N1_s_countl1_7_lut_out = N1_s_countl1_7 $ N1_s_countl1_7_carry_eqn;
N1_s_countl1_7_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[7]) # (N1_un1_tmod_i_31 & N1_s_countl1_7_lut_out);
N1_s_countl1_7 = DFFEA(N1_s_countl1_7_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_countl1_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_5 at LC_X41_Y7_N5
--operation mode is arithmetic

N1_s_countl1_5_carry_eqn = (!N1_s_countl1_cout[4] & GND) # (N1_s_countl1_cout[4] & VCC);
N1_s_countl1_5_lut_out = N1_s_countl1_5 $ N1_s_countl1_5_carry_eqn;
N1_s_countl1_5_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[5]) # (N1_un1_tmod_i_31 & N1_s_countl1_5_lut_out);
N1_s_countl1_5 = DFFEA(N1_s_countl1_5_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L191 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_5~COUT0 at LC_X41_Y7_N5
--operation mode is arithmetic

N1L191_cout_0 = !N1_s_countl1_cout[4] # !N1_s_countl1_5;
N1L191 = CARRY(N1L191_cout_0);

--N1L291 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_5~COUT1 at LC_X41_Y7_N5
--operation mode is arithmetic

N1L291_cout_1 = !N1_s_countl1_cout[4] # !N1_s_countl1_5;
N1L291 = CARRY(N1L291_cout_1);


--N1_un86_s_tmr_ctr1_en_14_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_14_0_a2_1 at LC_X41_Y7_N8
--operation mode is normal

N1_un86_s_tmr_ctr1_en_14_0_a2_1 = N1_s_countl1_2 & !N1_un86_s_tmr_ctr1_en_14_0_a2_1_a & N1_s_countl1_4 & N1_s_countl1_1;


--N1_un1_s_tf115_10_i_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2 at LC_X41_Y7_N9
--operation mode is normal

N1_un1_s_tf115_10_i_a2 = N1_s_counth0_3 & N1_un1_s_tf115_10_i_a2_2_0 & N1_s_counth0_4 & !N1_un1_s_tf115_10_i_a2_a;


--N1_un1_s_tf115_5_2_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_5_2_i_i_a2 at LC_X27_Y5_N7
--operation mode is normal

N1_un1_s_tf115_5_2_i_i_a2 = Y1_tcon_0_6 & N1_s_pre_count_3_i_a2[2];


--N1_un1_tmod_i_26_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_a2 at LC_X25_Y6_N7
--operation mode is normal

N1_un1_tmod_i_26_0_a2 = N1_un86_s_tmr_ctr1_en_14_0_a2 & N1_un1_tmod_i_26_0_a2_a & (!Y1L1373Q # !Y1L4373Q);


--N1_un1_s_tf115_12_i_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_12_i_a at LC_X27_Y5_N6
--operation mode is normal

N1_un1_s_tf115_12_i_a = N1_s_tf115_0_o2 & !Y1_tcon_0_6 # !N1_s_tf115_0_o2 & Y1_tcon_0_6 & (!Y1L6473Q # !Y1L3473Q);


--M1_s_rxpre_count[5] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[5] at LC_X45_Y17_N6
--operation mode is normal

M1_s_rxpre_count[5]_carry_eqn = (!M1_s_rxpre_count_cout[3] & M1L541) # (M1_s_rxpre_count_cout[3] & M1L641);
M1_s_rxpre_count[5]_lut_out = M1_s_rxpre_count[5]_carry_eqn $ M1_s_rxpre_count[5];
M1_s_rxpre_count[5]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[5]_lut_out);
M1_s_rxpre_count[5] = DFFEA(M1_s_rxpre_count[5]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--M1_s_rxpre_count[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[1] at LC_X45_Y17_N2
--operation mode is arithmetic

M1_s_rxpre_count[1]_lut_out = M1_s_rxpre_count[1] $ M1L331;
M1_s_rxpre_count[1]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[1]_lut_out);
M1_s_rxpre_count[1] = DFFEA(M1_s_rxpre_count[1]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L631 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[1]~COUT0 at LC_X45_Y17_N2
--operation mode is arithmetic

M1L631_cout_0 = !M1L331 # !M1_s_rxpre_count[1];
M1L631 = CARRY(M1L631_cout_0);

--M1L731 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[1]~COUT1 at LC_X45_Y17_N2
--operation mode is arithmetic

M1L731_cout_1 = !M1L431 # !M1_s_rxpre_count[1];
M1L731 = CARRY(M1L731_cout_1);


--M1_un1_un18_s_mode_19_0_o3_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_o3_1_a at LC_X45_Y17_N8
--operation mode is normal

M1_un1_un18_s_mode_19_0_o3_1_a = !M1_s_rxpre_count[2] # !M1_s_rxpre_count[3] # !M1_s_rxpre_count[4] # !M1_s_rxpre_count[0];


--M1_s_recv_state_2_0_o3_0_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3_0_a[0] at LC_X45_Y14_N9
--operation mode is normal

M1_s_recv_state_2_0_o3_0_a[0] = M1_s_recv_state[0] & (!M1_s_rxm13_ff1 & M1_s_rxm13_ff0 # !Y1_scon_0_7) # !M1_s_recv_state[0] & !M1_s_rxm13_ff1 & M1_s_rxm13_ff0 & !Y1_scon_0_7;


--M1_s_recv_sh_59_i_a3_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_i_a3_0[0] at LC_X45_Y12_N5
--operation mode is normal

M1_s_recv_sh_59_i_a3_0[0] = !M1_s_recv_state[2] & !M1_s_recv_state[3];


--M1_s_recv_state_2_0_a3_3_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_3_a[0] at LC_X44_Y13_N7
--operation mode is normal

M1_s_recv_state_2_0_a3_3_a[0] = Y1_scon_0_6 & M1_N_450_i & !M1_s_recv_state[1] & M1_un1_un22_s_mode_51_i_a3_6;


--M1_s_recv_state_2_0_a3_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_a[0] at LC_X44_Y15_N7
--operation mode is normal

M1_s_recv_state_2_0_a3_a[0] = M1_un1_un22_s_mode_4_i_o3 & !M1_s_recv_state[2] # !M1_un1_un22_s_mode_4_i_o3 & (M1_s_recv_state[1] # M1_s_recv_state[0]);


--M1_s_rxpre_count[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[0] at LC_X45_Y17_N1
--operation mode is arithmetic

M1_s_rxpre_count[0]_lut_out = M1_s_rxpre_count[0] $ M1_un1_scon_i_7_i_0;
M1_s_rxpre_count[0]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[0]_lut_out);
M1_s_rxpre_count[0] = DFFEA(M1_s_rxpre_count[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L331 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[0]~COUT0 at LC_X45_Y17_N1
--operation mode is arithmetic

M1L331_cout_0 = M1_s_rxpre_count[0] & M1_un1_scon_i_7_i_0;
M1L331 = CARRY(M1L331_cout_0);

--M1L431 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[0]~COUT1 at LC_X45_Y17_N1
--operation mode is arithmetic

M1L431_cout_1 = M1_s_rxpre_count[0] & M1_un1_scon_i_7_i_0;
M1L431 = CARRY(M1L431_cout_1);


--M1_s_rxpre_count[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[3] at LC_X45_Y17_N4
--operation mode is arithmetic

M1_s_rxpre_count[3]_lut_out = M1_s_rxpre_count[3] $ M1L931;
M1_s_rxpre_count[3]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[3]_lut_out);
M1_s_rxpre_count[3] = DFFEA(M1_s_rxpre_count[3]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1_s_rxpre_count_cout[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_cout[3] at LC_X45_Y17_N4
--operation mode is arithmetic

M1_s_rxpre_count_cout[3] = M1L241;


--M1_s_rxm13_ff0_3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff0_3_0_a at LC_X45_Y17_N0
--operation mode is normal

M1_s_rxm13_ff0_3_0_a = !M1_s_rxpre_count[4] & !Y1_s_smodreg_0 # !M1_s_rxpre_count[2];


--Y1_scon_0_10_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[4] at LC_X25_Y11_N8
--operation mode is normal

Y1_scon_0_10_a[4] = Y1_un1_gprbit_1527_3_4_i_i_a2_0 & (Y1_G_373_s & !Y1_s_bdata_12_0 # !Y1_G_373_s & !Y1_scon_0_4) # !Y1_un1_gprbit_1527_3_4_i_i_a2_0 & !Y1_scon_0_4;


--M1_s_det_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff1 at LC_X29_Y16_N7
--operation mode is normal

M1_s_det_ff1_lut_out = M1_s_det_ff0 & Y1_scon_0_4 & M1_s_recv_sh_59_i_a3[0];
M1_s_det_ff1 = DFFEA(M1_s_det_ff1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_s_recv_state_12_0, , );


--M1_s_det_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff0 at LC_X29_Y16_N0
--operation mode is normal

M1_s_det_ff0_lut_out = M1_s_recv_sh_59_i_a3[0] & Y1_scon_0_4 & all_rxd_i[0];
M1_s_det_ff0 = DFFEA(M1_s_det_ff0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_s_recv_state_12_0, , );


--M1_un1_un22_s_mode_51_i_o3_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_2_a at LC_X45_Y13_N1
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_2_a = M1_s_recv_state[0] & M1_N_450_i & !M1L12;


--M1_v_rxstep_62_0_iv_0_o3_2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_2_a[0] at LC_X46_Y12_N4
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_2_a[0] = !M1_s_recv_state[2] & (M1_s_recv_state[3] & M1_s_recv_state[0] & M1_s_recv_state[1] # !M1_s_recv_state[3] & !M1_s_recv_state[1]);


--M1_v_rxstep_62_0_iv_0_o3_0_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_0_0[0] at LC_X46_Y12_N2
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_0_0[0] = Y1_scon_0_7 # !M1_v_rxstep_62_0_iv_0_o3_0_0_a[0] & !M1_s_recv_state[2] # !M1_un1_un22_s_mode_4_i_o3;


--Y1_un1_gprbit_1527_5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_5_i at LC_X36_Y10_N6
--operation mode is normal

Y1_un1_gprbit_1527_5_i = Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_s_adr_1_iv[4] & !Y1L0152 & Y1_un1_gprbit_1527_5_i_a;


--Y1_s_p1_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[4] at LC_X46_Y13_N8
--operation mode is normal

Y1_s_p1_i[4]_lut_out = !p1_i[4];
Y1_s_p1_i[4] = DFFEA(Y1_s_p1_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_sn_m20_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m20_1_a at LC_X44_Y14_N2
--operation mode is normal

Y1_s_reg_data_sn_m20_1_a = !Y1L8842Q & (!Y1L9742Q # !Y1L3842Q);


--Y1_s_reg_data_24_i_m2_1_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_1_c[4] at LC_X28_Y6_N2
--operation mode is normal

Y1_s_reg_data_24_i_m2_1_c[4] = Y1L8942Q & (Y1L3742Q # Y1_tcon_0_4) # !Y1L8942Q & !Y1L3742Q & Y1L0552Q;


--Y1_s_reg_data_24_i_m2_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_0_c[4] at LC_X27_Y15_N2
--operation mode is normal

Y1_s_reg_data_24_i_m2_0_c[4] = Y1L5742Q & (Y1L472Q # Y1L3742Q) # !Y1L5742Q & !Y1_s_p0_i[4] & !Y1L3742Q;


--N1_s_countl1_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_4 at LC_X41_Y7_N4
--operation mode is arithmetic

N1_s_countl1_4_lut_out = N1_s_countl1_4 $ !N1L381;
N1_s_countl1_4_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[4]) # (N1_un1_tmod_i_31 & N1_s_countl1_4_lut_out);
N1_s_countl1_4 = DFFEA(N1_s_countl1_4_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1_s_countl1_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[4] at LC_X41_Y7_N4
--operation mode is arithmetic

N1_s_countl1_cout[4] = N1L781;


--N1_s_countl0_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_4 at LC_X43_Y8_N4
--operation mode is arithmetic

N1_s_countl0_4_lut_out = N1_s_countl0_4 $ !N1L011;
N1_s_countl0_4_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[4]) # (N1_un1_wt_i_7 & N1_s_countl0_4_lut_out);
N1_s_countl0_4 = DFFEA(N1_s_countl0_4_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1_s_countl0_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[4] at LC_X43_Y8_N4
--operation mode is arithmetic

N1_s_countl0_cout[4] = N1L411;


--Y1_s_reg_data_20_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[4] at LC_X42_Y6_N6
--operation mode is normal

Y1_s_reg_data_20_c[4] = Y1L3742Q & (N1_s_counth1_4 # Y1L5742Q) # !Y1L3742Q & !Y1L5742Q & N1_s_counth0_4;


--Y1_s_reg_data_19_i_m2_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m2_c[4] at LC_X29_Y5_N6
--operation mode is normal

Y1_s_reg_data_19_i_m2_c[4] = Y1L3742Q & (Y1L1842Q # Y1L0862Q) # !Y1L3742Q & !Y1L1842Q & Y1L5752Q;


--Y1_un1_gprbit_1529 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1529 at LC_X29_Y13_N9
--operation mode is normal

Y1_un1_gprbit_1529 = !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_2_iv_0 & Y1_b42 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_s_adr_15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_15 at LC_X30_Y9_N5
--operation mode is normal

Y1_un1_s_adr_15 = !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & Y1L0152;


--Y1_un1_gprbit_1527_30 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_30 at LC_X30_Y12_N7
--operation mode is normal

Y1_un1_gprbit_1527_30 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_1_iv_7[3] & Y1_un112_s_adr_i_i_a2_0 & Y1_un92_s_adr_5_i_i_o3;


--M1_s_recv_sh[5] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[5] at LC_X40_Y9_N6
--operation mode is normal

M1_s_recv_sh[5]_lut_out = !M1_s_recv_sh_59_i_a3[0] & M1_s_recv_sh[6];
M1_s_recv_sh[5] = DFFEA(M1_s_recv_sh[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--M1_s_recv_sh[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[4] at LC_X24_Y9_N2
--operation mode is normal

M1_s_recv_sh[4]_lut_out = !M1_s_recv_sh_59_i_a3[0] & M1_s_recv_sh[5];
M1_s_recv_sh[4] = DFFEA(M1_s_recv_sh[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--M1_un1_un22_s_mode_38_1_i_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_1_i_i_0 at LC_X44_Y12_N0
--operation mode is normal

M1_un1_un22_s_mode_38_1_i_i_0 = M1_un1_un18_s_mode_19_i_i # M1_s_recv_state[3] & M1_un1_un22_s_mode_38_0_a2_0_1;


--Y1_ram_wr_o_i_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ram_wr_o_i_i at LC_X30_Y11_N8
--operation mode is normal

Y1_ram_wr_o_i_i = Y1_gprbit_1527_i_0_i_a3_0_a2 & !Y1L4152 & (Y1_ram_wr_o_i_i_a # !Y1_s_adr_1_iv_0_0);


--Y1_s_reg_data_35_15_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_a[4] at LC_X35_Y4_N4
--operation mode is normal

Y1_s_reg_data_35_15_0_a[4] = Y1L5742Q & !Y1_s_reg_data_35_13_0[4] # !Y1L5742Q & !Y1_s_reg_data_35_10_0[4];


--Y1_s_reg_data_35_7_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_7_0[4] at LC_X35_Y4_N1
--operation mode is normal

Y1_s_reg_data_35_7_0[4] = Y1L9742Q & Y1_s_reg_data_35_6_0[4] # !Y1L9742Q & Y1_s_reg_data_35_3_0[4];


--X1_un1_s_intblock_18_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_18_a at LC_X25_Y24_N9
--operation mode is normal

X1_un1_s_intblock_18_a = !Y1L6932 & Y1L6832 & Y1_un9_s_command_1;


--X1_un1_s_intblock_87_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_1_a at LC_X29_Y23_N7
--operation mode is normal

X1_un1_s_intblock_87_1_a = !X1_N_2380_i_i_o2 # !E1_prog_data_o_3 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_un1_state_i_27_i_a2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_27_i_a2_1_a at LC_X28_Y19_N9
--operation mode is normal

X1_un1_state_i_27_i_a2_1_a = Y1L6832 & X1_N_2442_i_i_o2 & !Y1L6932;


--X1_un1_un1488_s_instr_category_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category_1_0_a2 at LC_X27_Y20_N6
--operation mode is normal

X1_un1_un1488_s_instr_category_1_0_a2 = Y1_un9_s_command_1 & Y1_command_o_3 & Y1L1763Q & X1_un1_un1488_s_instr_category_1_0_a2_a;


--X1_un4685_s_instr_category_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4685_s_instr_category_0_a2 at LC_X31_Y26_N9
--operation mode is normal

X1_un4685_s_instr_category_0_a2 = X1_un4685_s_instr_category_0_a2_a & X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un4685_s_instr_category_0_a2_0;


--Y1_un1_gprbit_1527_35_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_35_0_a3_a at LC_X32_Y14_N2
--operation mode is normal

Y1_un1_gprbit_1527_35_0_a3_a = X1_regs_wr_en_o_3_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !Y1L1153 & Y1_s_adr_1_iv_7[3];


--X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] at LC_X33_Y25_N1
--operation mode is normal

X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] = Y1L6763Q & !E1_prog_data_o_2 # !Y1L6763Q & Y1_s_ir_4 & !Y1_s_ir_2;


--Y1_un1_gprbit_1527_25_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_25_0_a3_a at LC_X32_Y14_N7
--operation mode is normal

Y1_un1_gprbit_1527_25_0_a3_a = X1_regs_wr_en_o_3_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !Y1L1153 & Y1_s_adr_1_iv_7[3];


--Y1_un1_command_o_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_2_2 at LC_X35_Y24_N3
--operation mode is normal

Y1_un1_command_o_2_2 = !Y1L3632 & (Y1L6763Q & E1_prog_data_o_4 # !Y1L6763Q & Y1_s_ir_4);


--X1_un1_un14433_s_instr_category_1_98_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_98_i_o2 at LC_X27_Y26_N3
--operation mode is normal

X1_un1_un14433_s_instr_category_1_98_i_o2 = Y1L2932 & !Y1L6732 & (Y1L6832 $ Y1L6932);


--X1_un1_state_i_227_0_0_a2_1_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_1_1_a at LC_X27_Y25_N6
--operation mode is normal

X1_un1_state_i_227_0_0_a2_1_1_a = !Y1L7532 & !Y1_command_o_3 & X1_N_2377_i_0_a2_s & Y1L3632;


--X1_un1_un14433_s_instr_category_1_91_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2 at LC_X28_Y26_N2
--operation mode is normal

X1_un1_un14433_s_instr_category_1_91_i_a2 = X1_un1_un14433_s_instr_category_1_91_i_a2_0_0 & !Y1L6932 & X1_N_2453_i_i_o2 & !Y1L2932;


--X1_un1_state_i_227_0_0_a2_4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_4_0_a at LC_X28_Y21_N3
--operation mode is normal

X1_un1_state_i_227_0_0_a2_4_0_a = !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]) # !Y1_command_o_0;


--Y1_s_reg_data_17[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[1] at LC_X26_Y8_N8
--operation mode is normal

Y1_s_reg_data_17[1] = Y1_s_reg_data_17_c[1] & (M1_s_recv_buf_1 # !Y1L3842Q) # !Y1_s_reg_data_17_c[1] & Y1L9962Q & Y1L3842Q;


--Y1_s_reg_data_20[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[1] at LC_X26_Y7_N7
--operation mode is normal

Y1_s_reg_data_20[1] = Y1L0162 & (!Y1L9062 # !Y1_s_p1_i[1]) # !Y1L0162 & Y1L9652Q & !Y1L9062;


--Y1_s_bit_data_13_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_1_0 at LC_X26_Y9_N6
--operation mode is normal

Y1_s_bit_data_13_1_0 = Y1_psw_o[1] & (Y1L161Q # !Y1L8842Q) # !Y1_psw_o[1] & Y1L161Q & Y1L8842Q;


--Y1_s_reg_data_18[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[1] at LC_X42_Y8_N9
--operation mode is normal

Y1_s_reg_data_18[1] = Y1_s_reg_data_18_c[1] & (N1_s_countl0_1 # Y1L9742Q) # !Y1_s_reg_data_18_c[1] & !Y1L9742Q & Y1_tcon_0_1;


--Y1_s_reg_data_21[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[1] at LC_X34_Y16_N0
--operation mode is normal

Y1_s_reg_data_21[1] = Y1_s_reg_data_21_c[1] & (Y1L6841Q # !Y1L5742Q) # !Y1_s_reg_data_21_c[1] & Y1L5742Q & Y1L762Q;


--Y1_s_reg_data_19[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[1] at LC_X29_Y16_N2
--operation mode is normal

Y1_s_reg_data_19[1] = Y1_s_reg_data_19_c[1] & (Y1L1842Q # !Y1_s_p3_i[1]) # !Y1_s_reg_data_19_c[1] & !Y1_s_p2_i[1] & !Y1L1842Q;


--Y1_s_reg_data_22[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[1] at LC_X33_Y16_N7
--operation mode is normal

Y1_s_reg_data_22[1] = Y1L5742Q & !Y1_s_reg_data_22_a[1] # !Y1L5742Q & Y1_s_reg_data_19[1];


--Y1_s_reg_data_17[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[2] at LC_X30_Y4_N7
--operation mode is normal

Y1_s_reg_data_17[2] = Y1_s_reg_data_17_c[2] & (M1_s_recv_buf_2 # !Y1L3842Q) # !Y1_s_reg_data_17_c[2] & Y1L1072Q & Y1L3842Q;


--Y1_s_reg_data_20_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_i_m3[2] at LC_X31_Y4_N0
--operation mode is normal

Y1_s_reg_data_20_i_m3[2] = Y1_s_reg_data_20_i_m3_c[2] & (M1_s_rb8 # !Y1L1842Q) # !Y1_s_reg_data_20_i_m3_c[2] & Y1L6952Q & Y1L1842Q;


--Y1_s_reg_data_21_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_i_m3[2] at LC_X37_Y12_N5
--operation mode is normal

Y1_s_reg_data_21_i_m3[2] = Y1_s_reg_data_21_i_m3_c[2] & Y1L962Q & !Y1L3742Q # !Y1_s_reg_data_21_i_m3_c[2] & (Y1L3742Q # !Y1_s_p0_i[2]);


--Y1_s_reg_data_18_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_i_m3[2] at LC_X41_Y9_N6
--operation mode is normal

Y1_s_reg_data_18_i_m3[2] = Y1_s_reg_data_18_i_m3_c[2] & (Y1L4673Q # !Y1L5742Q) # !Y1_s_reg_data_18_i_m3_c[2] & Y1L5742Q & N1_s_countl0_2;


--Y1_s_reg_data_19_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m3[2] at LC_X34_Y16_N7
--operation mode is normal

Y1_s_reg_data_19_i_m3[2] = Y1_s_reg_data_19_i_m3_c[2] & (Y1L9101Q # !Y1L1842Q) # !Y1_s_reg_data_19_i_m3_c[2] & Y1L959Q & Y1L1842Q;


--Y1_s_reg_data_22_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m3[2] at LC_X39_Y19_N2
--operation mode is normal

Y1_s_reg_data_22_i_m3[2] = Y1L5742Q & Y1_s_reg_data_22_i_m3_a[2] # !Y1L5742Q & (Y1L8942Q & Y1_s_reg_data_19_i_m3[2] # !Y1L8942Q & Y1_s_reg_data_22_i_m3_a[2]);


--X1_un1_un15_s_instr_category_2_0_a4_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_1_a at LC_X34_Y26_N1
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_1_a = X1_un1_un15_s_instr_category_2_0_a4_3_0 & (Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3);


--X1_un1_un15_s_instr_category_2_0_a4_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_3 at LC_X30_Y24_N1
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_3 = Y1L8632 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_un1_un15_s_instr_category_2_0_a4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_0_a at LC_X30_Y23_N4
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_0_a = Y1L2932 & (!Y1L6932 # !Y1L6832) # !Y1L2932 & !X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & (Y1L6932 # !Y1L6832);


--X1_un1_un462_s_instr_category_1_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un462_s_instr_category_1_3_a at LC_X26_Y22_N1
--operation mode is normal

X1_un1_un462_s_instr_category_1_3_a = !Y1_un9_s_command & (!X1_N_2442_i_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !X1_N_2435_i_i_o2);


--X1_un1_un462_s_instr_category_1_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un462_s_instr_category_1_2 at LC_X26_Y22_N9
--operation mode is normal

X1_un1_un462_s_instr_category_1_2 = !X1_un4987_s_instr_category_0_a2 & !X1_un12444_s_instr_category_0_a3_0_a2 & !X1_un4253_s_instr_category_0_a3 # !Y1L1763Q;


--X1_un1_un333_s_instr_category_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_0_a at LC_X30_Y19_N3
--operation mode is normal

X1_un1_un333_s_instr_category_1_0_a = Y1L8632 & X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un7186_s_instr_category_i_i_a3_1_s & !Y1L3632;


--X1_help_en_o_1_iv_0_o2_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2_1_a[0] at LC_X29_Y19_N6
--operation mode is normal

X1_help_en_o_1_iv_0_o2_1_a[0] = !X1_un1_s_instr_category_7_i_a6_0_1 # !Y1L3632 # !Y1_command_o_0 # !X1_N_2380_i_i_o2;


--M1_s_recv_buf_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_0 at LC_X24_Y8_N6
--operation mode is normal

M1_s_recv_buf_0_lut_out = M1_s_recv_sh[0] & (M1_s_recv_sh[1] # M1_s_recv_state[1]) # !M1_s_recv_sh[0] & M1_s_recv_sh[1] & !M1_s_recv_state[1];
M1_s_recv_buf_0 = DFFEA(M1_s_recv_buf_0_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[0] at LC_X26_Y8_N4
--operation mode is normal

Y1_s_reg_data_17_c[0] = Y1L8942Q & (Y1L1373Q # Y1L3842Q) # !Y1L8942Q & !Y1L3842Q & Y1L7462Q;


--Y1_s_reg_data_20_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[0] at LC_X29_Y6_N5
--operation mode is normal

Y1_s_reg_data_20_c[0] = Y1L8942Q & (Y1L1842Q # !Y1_s_p1_i[0]) # !Y1L8942Q & !Y1L1842Q & Y1L7652Q;


--Y1L071 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_0__Z~1 at LC_X30_Y13_N1
--operation mode is normal

Y1L071 = X1_regs_wr_en_o_3_iv_0 & Y1L4153 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;


--Y1_psw_o[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[0] at LC_X42_Y12_N4
--operation mode is normal

Y1_psw_o[0]_lut_out = Y1_acc_6 $ Y1_acc_7 $ Y1_s_p_a $ Y1_s_p_0;
Y1_psw_o[0] = DFFEA(Y1_psw_o[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_15[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[0] at LC_X40_Y8_N9
--operation mode is normal

Y1_s_reg_data_15[0] = Y1L5742Q & Y1L2463Q # !Y1L5742Q & N1_s_counth1_0;


--Y1_s_reg_data_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[0] at LC_X30_Y7_N2
--operation mode is normal

Y1_s_reg_data_1[0] = Y1L1842Q & Y1L2452Q # !Y1L1842Q & Y1L7152Q;


--Y1_s_reg_data_21_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[0] at LC_X34_Y16_N4
--operation mode is normal

Y1_s_reg_data_21_c[0] = Y1L5742Q & (Y1L562Q # Y1L3742Q) # !Y1L5742Q & !Y1_s_p0_i[0] & !Y1L3742Q;


--N1_s_counth0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0 at LC_X42_Y7_N0
--operation mode is arithmetic

N1_s_counth0_0_lut_out = N1_un1_s_tf115_10_i $ N1_s_counth0_0;
N1_s_counth0_0_sload_eqn = (!N1_un1_s_tf115_13 & Y1L1643Q) # (N1_un1_s_tf115_13 & N1_s_counth0_0_lut_out);
N1_s_counth0_0_reg_input = N1_s_counth0_0_sload_eqn & N1_N_4645_i;
N1_s_counth0_0 = DFFEA(N1_s_counth0_0_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L22 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0~COUT0 at LC_X42_Y7_N0
--operation mode is arithmetic

N1L22_cout_0 = N1_un1_s_tf115_10_i & N1_s_counth0_0;
N1L22 = CARRY(N1L22_cout_0);

--N1L32 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0~COUT1 at LC_X42_Y7_N0
--operation mode is arithmetic

N1L32_cout_1 = N1_un1_s_tf115_10_i & N1_s_counth0_0;
N1L32 = CARRY(N1L32_cout_1);


--Y1_s_reg_data_18_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[0] at LC_X39_Y12_N8
--operation mode is normal

Y1_s_reg_data_18_c[0] = Y1L5742Q & (N1_s_countl0_0 # Y1L9742Q) # !Y1L5742Q & Y1_tcon_0[0] & !Y1L9742Q;


--Y1_un1_gprbit_1527_4_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i at LC_X34_Y10_N1
--operation mode is normal

Y1_un1_gprbit_1527_4_i = !Y1_s_adr_1_iv_7[3] & Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_un1_gprbit_1527_4_i_2 & Y1_sp23_i_0_o5_1_i_a2;


--Y1_s_reg_data_27_i_m2_1_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_1_c[0] at LC_X31_Y15_N0
--operation mode is normal

Y1_s_reg_data_27_i_m2_1_c[0] = Y1L3842Q & (Y1L1842Q # !Y1_s_p3_i[0]) # !Y1L3842Q & !Y1_s_p2_i[0] & !Y1L1842Q;


--Y1_s_reg_data_27_i_m2_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_0_a[0] at LC_X27_Y15_N6
--operation mode is normal

Y1_s_reg_data_27_i_m2_0_a[0] = Y1L1942Q & (Y1L5742Q # !Y1L8942Q) # !Y1L1942Q & Y1L8942Q & Y1L5742Q;


--Y1_s_reg_data_35_15_0_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m2[0] at LC_X35_Y9_N0
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m2[0] = Y1_s_reg_data_35_15_0_i_m2_c[0] & (Y1_s_reg_data_35_13_0[0] # !Y1L5742Q) # !Y1_s_reg_data_35_15_0_i_m2_c[0] & Y1L5742Q & Y1_s_reg_data_35_6_0[0];


--Y1_psw_31_0_iv_0_o3_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_0_a[3] at LC_X30_Y12_N6
--operation mode is normal

Y1_psw_31_0_iv_0_o3_0_a[3] = Y1L1153 & Y1_s_adr_1_iv_7[3] & !Y1L0152;


--Y1_psw_31_0_iv_0_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_3[3] at LC_X32_Y10_N1
--operation mode is normal

Y1_psw_31_0_iv_0_3[3] = Y1_psw_31_0_iv_0_0[3] & (Y1_un1_gprbit_1527_67_0_o4 # Y1_psw_o[3] # Y1_psw_31_0_iv_0_3_a[3]);


--Y1_psw_31_0_iv_0_a2_7_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_7_1[3] at LC_X36_Y10_N8
--operation mode is normal

Y1_psw_31_0_iv_0_a2_7_1[3] = !Y1L7053 & !Y1L4052 & !Y1L1153;


--M1_s_recv_buf_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_3 at LC_X24_Y10_N5
--operation mode is normal

M1_s_recv_buf_3_lut_out = M1_s_recv_sh[4] & (M1_s_recv_sh[3] # !M1_s_recv_state[1]) # !M1_s_recv_sh[4] & M1_s_recv_sh[3] & M1_s_recv_state[1];
M1_s_recv_buf_3 = DFFEA(M1_s_recv_buf_3_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_20_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[3] at LC_X26_Y10_N8
--operation mode is normal

Y1_s_reg_data_20_c[3] = Y1L8942Q & (Y1_scon_0_3 # !Y1L1842Q) # !Y1L8942Q & Y1L8952Q & Y1L1842Q;


--Y1_b[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3] at LC_X29_Y13_N7
--operation mode is normal

Y1_b[3]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1L3253 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[3] = DFFEA(Y1_b[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2240_i, , );


--Y1_s_reg_data_15[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[3] at LC_X39_Y5_N3
--operation mode is normal

Y1_s_reg_data_15[3] = Y1L5742Q & Y1L8463Q # !Y1L5742Q & N1_s_counth1_3;


--Y1_s_reg_data_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[3] at LC_X30_Y6_N9
--operation mode is normal

Y1_s_reg_data_1[3] = Y1L3252Q & (Y1L8452Q # !Y1L1842Q) # !Y1L3252Q & Y1L8452Q & Y1L1842Q;


--Y1_s_reg_data_21_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[3] at LC_X37_Y12_N4
--operation mode is normal

Y1_s_reg_data_21_c[3] = Y1L5742Q & (Y1L3742Q # Y1L172Q) # !Y1L5742Q & !Y1L3742Q & !Y1_s_p0_i[3];


--N1_s_counth0_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3 at LC_X42_Y7_N3
--operation mode is arithmetic

N1_s_counth0_3_lut_out = N1_s_counth0_3 $ N1L03;
N1_s_counth0_3_sload_eqn = (!N1_un1_s_tf115_13 & Y1L1743Q) # (N1_un1_s_tf115_13 & N1_s_counth0_3_lut_out);
N1_s_counth0_3_reg_input = N1_s_counth0_3_sload_eqn & N1_N_4645_i;
N1_s_counth0_3 = DFFEA(N1_s_counth0_3_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L43 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3~COUT0 at LC_X42_Y7_N3
--operation mode is arithmetic

N1L43_cout_0 = !N1L03 # !N1_s_counth0_3;
N1L43 = CARRY(N1L43_cout_0);

--N1L53 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3~COUT1 at LC_X42_Y7_N3
--operation mode is arithmetic

N1L53_cout_1 = !N1L13 # !N1_s_counth0_3;
N1L53 = CARRY(N1L53_cout_1);


--Y1_s_reg_data_18_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[3] at LC_X39_Y12_N3
--operation mode is normal

Y1_s_reg_data_18_c[3] = Y1L5742Q & (Y1L9742Q # N1_s_countl0_3) # !Y1L5742Q & !Y1L9742Q & Y1_tcon_0_3;


--Y1_s_reg_data_19_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[3] at LC_X29_Y15_N1
--operation mode is normal

Y1_s_reg_data_19_c[3] = Y1L3842Q & (Y1L5001Q # !Y1L1842Q) # !Y1L3842Q & Y1L269Q & Y1L1842Q;


--Y1_s_reg_data_22_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[3] at LC_X45_Y15_N2
--operation mode is normal

Y1_s_reg_data_22_a[3] = Y1L5742Q & (Y1L1942Q # Y1L8942Q) # !Y1L5742Q & Y1L1942Q & !Y1L8942Q;


--Y1_s_reg_data_35_15_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[3] at LC_X37_Y6_N8
--operation mode is normal

Y1_s_reg_data_35_15_0[3] = Y1_s_reg_data_35_15_0_c[3] & (Y1_s_reg_data_35_13_0[3] # !Y1L5742Q) # !Y1_s_reg_data_35_15_0_c[3] & Y1L5742Q & Y1_s_reg_data_35_6_0[3];


--Y1_p0_8_i_m4[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[5] at LC_X30_Y13_N2
--operation mode is normal

Y1_p0_8_i_m4[5] = Y1_s_bdata_12_0 & (Y1L9253 # !X1_regs_wr_en_o_3_iv_0) # !Y1_s_bdata_12_0 & Y1L9253 & X1_regs_wr_en_o_3_iv_0;


--Y1_s_p1_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[5] at LC_X43_Y11_N7
--operation mode is normal

Y1_s_p1_i[5]_lut_out = !p1_i[5];
Y1_s_p1_i[5] = DFFEA(Y1_s_p1_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_psw_o[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[5] at LC_X27_Y12_N3
--operation mode is normal

Y1_psw_o[5]_lut_out = Y1_psw_o_i_m_0_1[5] & (Y1_psw_o[5] # Y1_psw_31_1[5] & Y1_psw_31_2[2]);
Y1_psw_o[5] = DFFEA(Y1_psw_o[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_17_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[5] at LC_X26_Y8_N3
--operation mode is normal

Y1_s_reg_data_17_c[5] = Y1L8942Q & (Y1L3742Q # Y1_tcon_0_5) # !Y1L8942Q & !Y1L3742Q & Y1L2552Q;


--Y1_s_reg_data_16_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16_c[5] at LC_X42_Y11_N6
--operation mode is normal

Y1_s_reg_data_16_c[5] = Y1L5742Q & (Y1L3742Q # Y1L672Q) # !Y1L5742Q & !Y1L3742Q & !Y1_s_p0_i[5];


--N1_s_countl0_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_5 at LC_X43_Y8_N5
--operation mode is arithmetic

N1_s_countl0_5_carry_eqn = (!N1_s_countl0_cout[4] & GND) # (N1_s_countl0_cout[4] & VCC);
N1_s_countl0_5_lut_out = N1_s_countl0_5 $ N1_s_countl0_5_carry_eqn;
N1_s_countl0_5_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[5]) # (N1_un1_wt_i_7 & N1_s_countl0_5_lut_out);
N1_s_countl0_5 = DFFEA(N1_s_countl0_5_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L811 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_5~COUT0 at LC_X43_Y8_N5
--operation mode is arithmetic

N1L811_cout_0 = !N1_s_countl0_cout[4] # !N1_s_countl0_5;
N1L811 = CARRY(N1L811_cout_0);

--N1L911 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_5~COUT1 at LC_X43_Y8_N5
--operation mode is arithmetic

N1L911_cout_1 = !N1_s_countl0_cout[4] # !N1_s_countl0_5;
N1L911 = CARRY(N1L911_cout_1);


--Y1_s_reg_data_20_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[5] at LC_X41_Y8_N4
--operation mode is normal

Y1_s_reg_data_20_c[5] = Y1L3742Q & (Y1L5742Q # N1_s_counth1_5) # !Y1L3742Q & !Y1L5742Q & N1_s_counth0_5;


--Y1_s_reg_data_19_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[5] at LC_X30_Y5_N2
--operation mode is normal

Y1_s_reg_data_19_c[5] = Y1L3742Q & (Y1L1842Q # Y1L2862Q) # !Y1L3742Q & !Y1L1842Q & Y1L7752Q;


--Y1_scon_0_10_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_0[5] at LC_X27_Y7_N8
--operation mode is normal

Y1_scon_0_10_0[5] = Y1_un1_s_adr_3_i_i_a3 & (Y1_scon_0_10_0_a[5] & Y1_s_bdata_12_0 # !Y1_scon_0_10_0_a[5] & Y1_scon_0_5) # !Y1_un1_s_adr_3_i_i_a3 & Y1_scon_0_5;


--M1_s_recv_sh[6] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[6] at LC_X40_Y9_N3
--operation mode is normal

M1_s_recv_sh[6]_lut_out = !M1_s_recv_sh_59_i_a3[0] & M1_s_recv_sh[7];
M1_s_recv_sh[6] = DFFEA(M1_s_recv_sh[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--Y1_s_reg_data_35_13_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[5] at LC_X39_Y8_N9
--operation mode is normal

Y1_s_reg_data_35_13_0[5] = Y1_s_reg_data_35_13_0_c[5] & (Y1L648Q # Y1L5742Q) # !Y1_s_reg_data_35_13_0_c[5] & Y1L207Q & !Y1L5742Q;


--Y1_s_reg_data_35_6_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[5] at LC_X37_Y7_N3
--operation mode is normal

Y1_s_reg_data_35_6_0[5] = Y1_s_reg_data_35_6_0_c[5] & (Y1L008Q # Y1L5742Q) # !Y1_s_reg_data_35_6_0_c[5] & !Y1L5742Q & Y1L556Q;


--Y1_s_reg_data_35_15_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[5] at LC_X40_Y8_N3
--operation mode is normal

Y1_s_reg_data_35_15_0_c[5] = Y1L3742Q & (Y1_s_reg_data_35_13_0[5] # !Y1L1842Q) # !Y1L3742Q & Y1L1842Q & Y1_s_reg_data_35_6_0[5];


--Y1_un1_gprbit_1527_24_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2_0 at LC_X29_Y9_N7
--operation mode is normal

Y1_un1_gprbit_1527_24_i_i_a2_0 = X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_1_iv_0_0 & !X1_regs_wr_en_o_3_iv_1 & !Y1L4152;


--Y1_un1_s_reti_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_reti_0_a at LC_X29_Y25_N7
--operation mode is normal

Y1_un1_s_reti_0_a = Y1_s_ir_0 & Y1L6763Q & !E1_prog_data_o_0 # !Y1_s_ir_0 & (!E1_prog_data_o_0 # !Y1L6763Q);


--Y1_un1_gprbit_1527_91_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_91_0_a3 at LC_X28_Y15_N4
--operation mode is normal

Y1_un1_gprbit_1527_91_0_a3 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_4_2 & (Y1_un1_gprbit_1527_61_0_a2 # Y1_un1_gprbit_1527_91_0_a3_a);


--Y1_N_3242_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3242_i at LC_X27_Y16_N2
--operation mode is normal

Y1_N_3242_i = Y1_un1_s_adr_9 & Y1_N_3453_i_0_a2;


--Y1_scon_0_10_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[1] at LC_X27_Y7_N0
--operation mode is normal

Y1_scon_0_10_a[1] = Y1_G_370 & !Y1_s_bdata_12_0 # !Y1_G_370 & !Y1_scon_0_1 & !Y1_s_ti_edge[0];


--Y1_scon_0_10_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[0] at LC_X29_Y8_N3
--operation mode is normal

Y1_scon_0_10_a[0] = Y1_un92_s_adr_5_i_i_o3 & (Y1_G_369_0 & !Y1_s_bdata_12_0 # !Y1_G_369_0 & Y1_scon_0_1_Z[0]) # !Y1_un92_s_adr_5_i_i_o3 & Y1_scon_0_1_Z[0];


--Y1_un1_gprbit_1527_41_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a4 at LC_X32_Y12_N4
--operation mode is normal

Y1_un1_gprbit_1527_41_0_a4 = Y1L4152 & !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_111_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_111_0_a2_a at LC_X31_Y15_N6
--operation mode is normal

Y1_un1_gprbit_1527_111_0_a2_a = X1_regs_wr_en_o_3_iv_0 # X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4;


--X1_help_en_o_1_iv_0_a2_6_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_6_0[0] at LC_X29_Y22_N1
--operation mode is normal

X1_help_en_o_1_iv_0_a2_6_0[0] = !Y1L6732 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & Y1_command_o_0;


--X1_un1_state_i_19_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_19_0_a2_2 at LC_X34_Y17_N1
--operation mode is normal

X1_un1_state_i_19_0_a2_2 = !Y1L3632 & !Y1L2932 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_state_i_19_0_a2_2_a;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] at LC_X27_Y17_N1
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] = X1_un1_s_instr_category_7_i_a6_0_1 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] & !Y1_command_o_0;


--X1_un1_s_intblock_102_i_a3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a3_0_1 at LC_X35_Y22_N2
--operation mode is normal

X1_un1_s_intblock_102_i_a3_0_1 = !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] & Y1_state_o_i_0 & !X1_un4_s_intblock_0;


--X1_un1_s_intblock_102_i_o2_2_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_6 at LC_X32_Y26_N6
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_6 = !X1_un1_s_intblock_102_i_a6_2 & !X1_un1_s_intblock_102_i_a6 & !X1_un1_s_intblock_102_i_a6_1 & !X1_un1_s_intblock_102_i_a6_0;


--X1_un1_s_intblock_102_i_o3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o3_0 at LC_X33_Y26_N5
--operation mode is normal

X1_un1_s_intblock_102_i_o3_0 = !X1_un1_s_intblock_102_i_o3_0_a & (!Y1_un1_command_o_4_2 # !Y1L6732 # !X1_un1_s_intblock_102_i_a2_0_0);


--X1_un1_state_i_20_0_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_20_0_a2_0_a2_0 at LC_X32_Y25_N3
--operation mode is normal

X1_un1_state_i_20_0_a2_0_a2_0 = X1_un1_un15_s_instr_category_2_0_a4_3_0 & !Y1L2932 & Y1L8632 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2;


--X1_un100_s_intblock_m_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_1_a at LC_X30_Y18_N5
--operation mode is normal

X1_un100_s_intblock_m_1_a = !X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] & !X1_un14433_s_instr_category_0_a3 & !X1_un4685_s_instr_category_0_a2 & X1_un1_un333_s_instr_category_1_3;


--X1_s_pc_inc_en_28_m_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_28_m_0[0] at LC_X30_Y25_N8
--operation mode is normal

X1_s_pc_inc_en_28_m_0[0] = Y1_state_o_i_0 & !Y1_state_o_0 & (X1_un145_state_0_a2 # !Y1L6663Q);


--X1_pc_inc_en_o_2_iv_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_3[0] at LC_X30_Y26_N1
--operation mode is normal

X1_pc_inc_en_o_2_iv_3[0] = !X1_pc_inc_en_o_0_iv_0_a2_0[3] & (X1_un1_un1406_s_instr_category_1 # !Y1L6663Q # !X1_un4_s_intblock_0_0);


--X1_pc_inc_en_o_2_iv_4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_4[0] at LC_X31_Y24_N8
--operation mode is normal

X1_pc_inc_en_o_2_iv_4[0] = X1_pc_inc_en_o_2_iv_1[0] & (!X1_state_i_m_28_1[2] # !X1_state_i_m_12_1[2] # !X1_state_i_m_28_2[2]);


--X1_pc_inc_en_o_2_iv_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_2[0] at LC_X36_Y25_N8
--operation mode is normal

X1_pc_inc_en_o_2_iv_2[0] = X1_pc_inc_en_o_2_iv_0_Z[0] & (!X1_un4_s_intblock_0 # !X1_un1_s_intblock_102_i_a3_1_0 # !Y1_state_o_i_0);


--X1_s_pc_inc_en_38_m_2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_38_m_2_a[0] at LC_X29_Y17_N6
--operation mode is normal

X1_s_pc_inc_en_38_m_2_a[0] = !X1_data_mux_o_1_iv_0_a2_8[3] & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !Y1_state_o_i_0 # !X1_N_2380_i_i_o2;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1] at LC_X35_Y19_N6
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1] = Y1L1763Q & (X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] # X1_N_2442_i_i_o2 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--X1_pc_inc_en_o_1_iv_i_i_a2_7_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_7_a[1] at LC_X35_Y22_N1
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_7_a[1] = !X1_data_mux_o_1_iv_0_a2_8[3] # !X1_N_2380_i_i_o2 # !Y1_command_o_3 # !Y1L1763Q;


--X1_pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] at LC_X34_Y24_N0
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (Y1L3632 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_alu_cmd_o_2_iv_i_o2_7_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_o2_7_0_a[1] at LC_X34_Y22_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_o2_7_0_a[1] = !X1_un7186_s_instr_category_i_i_a3_1 & (!X1_N_2380_i_i_o2 # !Y1L6832 # !Y1_command_o_0);


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 at LC_X34_Y21_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 = !X1_N_2435_i_i_o2 & (Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3);


--X1_un1_un13418_s_instr_category_i_o2_0_m2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un13418_s_instr_category_i_o2_0_m2 at LC_X33_Y22_N7
--operation mode is normal

X1_un1_un13418_s_instr_category_i_o2_0_m2 = Y1_command_o_0 & (!Y1L3632 # !X1_un1_s_instr_category_7_i_a6_0_1) # !Y1_command_o_0 & !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--X1_un7939_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7939_s_instr_category_0_a3 at LC_X30_Y19_N6
--operation mode is normal

X1_un7939_s_instr_category_0_a3 = X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un7186_s_instr_category_i_i_a3_1_s & Y1L8632;


--X1_alu_cmd_o_2_iv_0_a3_4_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_4_1[5] at LC_X31_Y20_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_4_1[5] = Y1L3632 & Y1_command_o_0 & Y1L6663Q & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_alu_cmd_o_2_iv_0_a3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_0[5] at LC_X31_Y20_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_0[5] = !X1_alu_cmd_o_2_iv_0_a3_0_a[5] & (X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & !Y1L6932);


--X1_alu_cmd_o_2_iv_0_a3_0_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_0_1[5] at LC_X29_Y21_N4
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_0_1[5] = !Y1L2932 & !Y1L3632 & Y1L7532 & Y1_command_o_0;


--X1_alu_cmd_o_2_iv_0_o2_3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_0_a[5] at LC_X29_Y21_N8
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_0_a[5] = Y1L6732 # !X1L71 # !Y1L1763Q # !Y1L6832;


--X1_alu_cmd_o_2_iv_0_a3_5_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_5_1[5] at LC_X30_Y22_N4
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_5_1[5] = Y1L6663Q & !X1_alu_cmd_o_2_iv_0_a3_5_1_a[5] & !Y1L7532 & Y1L3632;


--X1_alu_cmd_o_2_iv_0_o4_0_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0[5] at LC_X29_Y20_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_0_0[5] = X1_N_2442_i_i_o2 & !X1_alu_cmd_o_2_iv_0_a3_2_0[5] & (!X1_alu_cmd_o_2_iv_0_a3_3_1[5] # !X1_alu_cmd_o_2_iv_0_o4_0_0_a[5]) # !X1_N_2442_i_i_o2 & (!X1_alu_cmd_o_2_iv_0_a3_3_1[5] # !X1_alu_cmd_o_2_iv_0_o4_0_0_a[5]);


--X1_alu_cmd_o_2_iv_0_a3_1_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_1_0[5] at LC_X30_Y20_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_1_0[5] = !Y1L2932 & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & Y1_state_o_i_0 # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & Y1L1763Q);


--X1_alu_cmd_o_2_iv_0_a3_6_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_6_1[5] at LC_X30_Y20_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_6_1[5] = !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & Y1L2932 & !Y1L6932 & Y1L1763Q;


--X1_alu_cmd_o_2_iv_0_o4_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_3[5] at LC_X30_Y20_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_3[5] = !X1_N_2380_i_i_o2 & Y1L2932 # !X1_alu_cmd_o_2_iv_0_o4_3_a[5] # !Y1_un1_command_o_4_2_0;


--X1_alu_cmd_o_2_iv_0_a4_1_1_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_1_1_a[5] at LC_X30_Y23_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_1_1_a[5] = Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3 # !Y1L622;


--X1_alu_cmd_o_2_iv_i_i_o2_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_6[1] at LC_X34_Y19_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_6[1] = Y1L1763Q & !X1_N_2446_i_i_o2 & (X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] # !X1_N_2442_i_i_o2) # !Y1L1763Q & (X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] # !X1_N_2442_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_o2_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_5[1] at LC_X34_Y19_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_5[1] = X1_N_2438_i_i_o2 & !X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] & (!X1_N_2446_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !X1_N_2438_i_i_o2 & (!X1_N_2446_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1[1] at LC_X34_Y20_N8
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_1[1] = X1_un4_s_intblock_0 # !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] # !X1_alu_cmd_o_2_iv_0_a2_12_1[4]);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] at LC_X33_Y17_N2
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] = X1_alu_cmd_o_2_iv_i_i_o2_4[1] & (!X1_N_2438_i_i_o2 # !X1_N_2380_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1);


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] at LC_X33_Y19_N8
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] = X1_alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 & X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] # !X1_N_2397_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] at LC_X33_Y17_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] = X1_alu_cmd_o_2_iv_0_o2_0[4] & (X1_alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] # X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 # !Y1L1763Q);


--X1_un1_un1251_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1251_s_instr_category at LC_X34_Y21_N3
--operation mode is normal

X1_un1_un1251_s_instr_category = !X1L111 & (Y1L2932 # !X1_N_2386_i_i_o2) # !X1L011;


--X1_state_i_m_13_d_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_13_d_a[2] at LC_X35_Y21_N3
--operation mode is normal

X1_state_i_m_13_d_a[2] = !Y1_command_o_3 & !X1_N_2435_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2;


--X1_un1_s_intblock_75_i_i2_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_75_i_i2_i_a2 at LC_X32_Y21_N9
--operation mode is normal

X1_un1_s_intblock_75_i_i2_i_a2 = X1_N_2399_i_i_o2 & X1_N_2377_i_0_a2_s & !Y1L7532 & X1_un1_s_intblock_75_i_i2_i_a2_a;


--X1_alu_cmd_o_3_iv_7_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7_a[0] at LC_X32_Y19_N7
--operation mode is normal

X1_alu_cmd_o_3_iv_7_a[0] = !X1_un9757_s_instr_category_0_a2 & (X1_un1_s_instr_category_5_1 # !Y1L1763Q) # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_3_iv_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_1_a[0] at LC_X30_Y21_N3
--operation mode is normal

X1_alu_cmd_o_3_iv_1_a[0] = X1_un1_s_instr_category_7_i_a6_0_1 & Y1L3632 & X1L53 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_alu_cmd_o_3_iv_6_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6_0_a2_a[0] at LC_X34_Y20_N9
--operation mode is normal

X1_alu_cmd_o_3_iv_6_0_a2_a[0] = !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un1_state_i_227_0_0_a3_1_0 # !X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0;


--X1_alu_cmd_o_3_iv_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_2[0] at LC_X31_Y21_N1
--operation mode is normal

X1_alu_cmd_o_3_iv_2[0] = X1_alu_cmd_o_1_0[0] & (X1_un4_s_intblock_0 # !X1_un1_s_intblock_31_0_a2_0_a2_0) # !Y1L1763Q;


--X1_alu_cmd_o_3_iv_i_o2_8_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8_a[3] at LC_X33_Y22_N5
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_8_a[3] = !X1_N_2438_i_i_o2 & (!Y1L8632 # !X1_un1_un15_s_instr_category_2_0_a4_3_0) # !X1L286;


--X1_alu_cmd_o_3_iv_i_o2_7_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_7_0_a[3] at LC_X34_Y22_N5
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_7_0_a[3] = !Y1L6832 & (X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] # X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 & X1_adrx_mux_o_0_a2_0_a3_1_i[1]);


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2[1] at LC_X31_Y22_N8
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] & X1_N_2442_i_i_o2 & X1_N_2433_i_i;


--X1_un7747_s_instr_category_i_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7747_s_instr_category_i_i_a3 at LC_X32_Y24_N2
--operation mode is normal

X1_un7747_s_instr_category_i_i_a3 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un7186_s_instr_category_i_i_a3_1_s & X1_un1_state_i_227_0_0_a3_1_0;


--X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a at LC_X32_Y21_N2
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a = X1_un1_s_intblock_75_i_i2_i_a2 # X1_un1_state_i_39_i_a2_i_a2 # X1_un11741_s_instr_category_0_a3 # X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1];


--U1_op_b_o_1_0_o2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_a[0] at LC_X42_Y18_N0
--operation mode is normal

U1_op_b_o_1_0_o2_a[0] = X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_cy_o_0_iv_0_a2_8[0] # !X1_alu_cmd_o_2_iv_i_i_0;


--U1_op_b_o_1_0_o2_0_2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_2[0] at LC_X40_Y18_N2
--operation mode is normal

U1_op_b_o_1_0_o2_0_2[0] = X1_alu_cmd_o_2_iv_i_i_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !U1_op_b_o_1_0_o2_0_2_a[0];


--U1_op_b_o_1_0_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_a2_1[0] at LC_X40_Y18_N8
--operation mode is normal

U1_op_b_o_1_0_a2_1[0] = X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_0_2_0 & U1L481 & U1L413;


--U1_op_b_o_1_0_o2_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_a[0] at LC_X40_Y18_N6
--operation mode is normal

U1_op_b_o_1_0_o2_0_a[0] = X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (X1_alu_cmd_o_2_iv_i_i_0 $ !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--U1_op_b_o_1_0_o2_0_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_1[0] at LC_X40_Y18_N5
--operation mode is normal

U1_op_b_o_1_0_o2_0_1[0] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !U1_opb_o_iv_0_a2_3[0] # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & U1_op_b_o_1_0_o2_0_1_a[0] # !X1_alu_cmd_o_2_iv_i_i_0;


--U1_op_a_o_iv_0_0_o2_3_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_a[0] at LC_X36_Y15_N7
--operation mode is normal

U1_op_a_o_iv_0_0_o2_3_a[0] = !X1_alu_cmd_o_3_iv_0 & (X1L864 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] # !X1_alu_cmd_o_2_iv_0_2_0);


--U1_op_a_o_iv_0_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2[0] at LC_X41_Y14_N6
--operation mode is normal

U1_op_a_o_iv_0_0_o2[0] = !U1_op_a_o_iv_0_0_a2_2[0] & (X1_alu_cmd_o_3_iv_0 # !U1L711 # !U1L221);


--U1_op_a_o_iv_0_0_o2_0_0_m9_i is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i at LC_X41_Y18_N4
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i = !U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7 & !U1_op_a_o_iv_0_0_a2_11[0] & U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0 & U1_op_a_o_iv_0_0_o2_0_0_m9_i_0;


--U1_op_a_o_iv_0_0_a2_0_0[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_0_0[1] at LC_X37_Y15_N2
--operation mode is normal

U1_op_a_o_iv_0_0_a2_0_0[1] = U1L061 & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & U1_op_a_o_iv_0_0_o2_3_a[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !U1_op_a_o_iv_0_0_o2_3_a[0]);


--T1_I_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_4 at LC_X40_Y15_N3
--operation mode is arithmetic

T1_I_4 = U1_op_a_o_iv_0_0_2 $ !U1_op_b_o_1_0_2;

--T1L11 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_4~COUT0 at LC_X40_Y15_N3
--operation mode is arithmetic

T1L11_cout_0 = U1_op_a_o_iv_0_0_2 & U1_op_b_o_1_0_2 & !T1L8 # !U1_op_a_o_iv_0_0_2 & (U1_op_b_o_1_0_2 # !T1L8);
T1L11 = CARRY(T1L11_cout_0);

--T1L21 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_4~COUT1 at LC_X40_Y15_N3
--operation mode is arithmetic

T1L21_cout_1 = U1_op_a_o_iv_0_0_2 & U1_op_b_o_1_0_2 & !T1L9 # !U1_op_a_o_iv_0_0_2 & (U1_op_b_o_1_0_2 # !T1L9);
T1L21 = CARRY(T1L21_cout_1);


--T1_I_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_1 at LC_X40_Y15_N0
--operation mode is arithmetic

T1_I_1 = U1_op_b_o_1_0_0_0 $ !U1_op_a_o_iv_0_0_0_m5;

--T1L2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_1~COUT0 at LC_X40_Y15_N0
--operation mode is arithmetic

T1L2_cout_0 = !U1_op_b_o_1_0_0_0 & U1_op_a_o_iv_0_0_0_m5;
T1L2 = CARRY(T1L2_cout_0);

--T1L3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_1~COUT1 at LC_X40_Y15_N0
--operation mode is arithmetic

T1L3_cout_1 = !U1_op_b_o_1_0_0_0 & U1_op_a_o_iv_0_0_0_m5;
T1L3 = CARRY(T1L3_cout_1);


--T1_I_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_2 at LC_X40_Y15_N1
--operation mode is arithmetic

T1_I_2 = U1_op_a_o_iv_0_0_0 $ !U1_op_b_o_1_0_0;

--T1L5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_2~COUT0 at LC_X40_Y15_N1
--operation mode is arithmetic

T1L5_cout_0 = U1_op_a_o_iv_0_0_0 & U1_op_b_o_1_0_0 & !T1L2 # !U1_op_a_o_iv_0_0_0 & (U1_op_b_o_1_0_0 # !T1L2);
T1L5 = CARRY(T1L5_cout_0);

--T1L6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_2~COUT1 at LC_X40_Y15_N1
--operation mode is arithmetic

T1L6_cout_1 = U1_op_a_o_iv_0_0_0 & U1_op_b_o_1_0_0 & !T1L3 # !U1_op_a_o_iv_0_0_0 & (U1_op_b_o_1_0_0 # !T1L3);
T1L6 = CARRY(T1L6_cout_1);


--T1_I_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_3 at LC_X40_Y15_N2
--operation mode is arithmetic

T1_I_3 = U1_op_b_o_1_0_1 $ !U1_op_a_o_iv_0_0_1;

--T1L8 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_3~COUT0 at LC_X40_Y15_N2
--operation mode is arithmetic

T1L8_cout_0 = U1_op_b_o_1_0_1 & U1_op_a_o_iv_0_0_1 & !T1L5 # !U1_op_b_o_1_0_1 & (U1_op_a_o_iv_0_0_1 # !T1L5);
T1L8 = CARRY(T1L8_cout_0);

--T1L9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_3~COUT1 at LC_X40_Y15_N2
--operation mode is arithmetic

T1L9_cout_1 = U1_op_b_o_1_0_1 & U1_op_a_o_iv_0_0_1 & !T1L6 # !U1_op_b_o_1_0_1 & (U1_op_a_o_iv_0_0_1 # !T1L6);
T1L9 = CARRY(T1L9_cout_1);


--X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 at LC_X33_Y25_N8
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 = !Y1L7532 & (Y1L6763Q & !E1_prog_data_o_4 # !Y1L6763Q & !Y1_s_ir_4);


--X1_un1_un9339_s_instr_category_2_0_a12_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_6_0 at LC_X33_Y25_N5
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_6_0 = X1_data_mux_o_1_iv_0_a2_8[3] & (Y1L6763Q & E1_prog_data_o_4 # !Y1L6763Q & Y1_s_ir_4);


--Y1_s_tf0_h1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0] at LC_X25_Y7_N4
--operation mode is normal

Y1_s_tf0_h1[0]_sload_eqn = N1_tf0_o;
Y1_s_tf0_h1[0] = DFFEA(Y1_s_tf0_h1[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_tf1_edge_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_edge_0 at LC_X29_Y15_N3
--operation mode is normal

Y1_s_tf1_h2_0_qfbk = Y1_s_tf1_h2_0;
Y1_s_tf1_edge_0 = M1_s_ff0 & !Y1_s_tf1_h2_0_qfbk;

--Y1_s_tf1_h2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h2_0 at LC_X29_Y15_N3
--operation mode is normal

Y1_s_tf1_h2_0_sload_eqn = M1_s_ff0;
Y1_s_tf1_h2_0 = DFFEA(Y1_s_tf1_h2_0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_G_368 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368 at LC_X33_Y9_N7
--operation mode is normal

Y1_G_368 = Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & Y1L61 & Y1_un1_gprbit_1527_36_0_a3_0_a2_2;


--Y1_s_int0_h2_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2_i_0[0] at LC_X26_Y14_N6
--operation mode is normal

Y1_s_int0_h2_i_0[0]_sload_eqn = Y1_s_int0_h1_i_0[0];
Y1_s_int0_h2_i_0[0] = DFFEA(Y1_s_int0_h2_i_0[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_tcon_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0[0] at LC_X30_Y8_N2
--operation mode is normal

Y1_tcon_0[0]_lut_out = Y1L4153 & (Y1_un1_gprbit_1527_1 # Y1_tcon_0_13_0[0]) # !Y1L4153 & !Y1_un1_gprbit_1527_1 & Y1_tcon_0_13_0[0];
Y1_tcon_0[0] = DFFEA(Y1_tcon_0[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_G_362_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_362_a at LC_X31_Y14_N2
--operation mode is normal

Y1_G_362_a = Y1L1153 & !Y1L4052 & !Y1L0152;


--U1_opa_o_1_0_a2_1_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_a[3] at LC_X39_Y20_N8
--operation mode is normal

U1_opa_o_1_0_a2_1_a[3] = X1_alu_cmd_o_2_iv_i_i_0 $ X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_opa_o_1_0_a2_2_a[0] # !U1L642;


--U1_op_a_o_iv_0_0_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[2] at LC_X40_Y14_N1
--operation mode is normal

U1_op_a_o_iv_0_0_a[2] = Y1_acc_2 & (E1_prog_data_o_2 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_2 & E1_prog_data_o_2 & !U1_op_a_o_iv_0_0_o2[0];


--T1_result_o_5_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[1] at LC_X41_Y15_N9
--operation mode is normal

T1_result_o_5_a[1] = U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_0 & !U1_alu_cmd_o_1_3_0__rom_2 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2);


--U1_op_b_o_1_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_0 at LC_X37_Y15_N9
--operation mode is normal

U1_op_b_o_1_0_0 = Y1_s_reg_data_u_1 & U1_op_b_o_1_0_o2[0] & (U1_op_b_o_1_0_o2_0[0] # !E1_prog_data_o_1) # !Y1_s_reg_data_u_1 & (U1_op_b_o_1_0_o2_0[0] # !E1_prog_data_o_1);


--Y1_psw_31_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_3[2] at LC_X31_Y14_N1
--operation mode is normal

Y1_psw_31_3[2] = Y1_s_adr_1_iv[4] # !Y1L4524 # !Y1L4052 # !Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_psw_31_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_2[2] at LC_X28_Y12_N8
--operation mode is normal

Y1_psw_31_2[2] = !Y1_un1_gprbit_1528_89 & (!Y1_un1_gprbit_1527_82_i_i_a4 # !Y1_un1_gprbit_1528_44_0 # !Y1_un1_gprbit_1527_82_i_o3_i_a4);


--Y1_psw_31_0_iv_1_6_m4_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1_6_m4_e at LC_X28_Y12_N6
--operation mode is normal

Y1_psw_31_0_iv_1_6_m4_e = Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1527_4_i_2 & Y1L3624;


--Y1_psw_o_i_m_0_2_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_2_a[6] at LC_X28_Y12_N7
--operation mode is normal

Y1_psw_o_i_m_0_2_a[6] = Y1_psw_31_0_iv_1tt_6_m1_e # Y1_psw_31_0_iv_1_6_m4_e # !Y1L2353 & Y1_un1_gprbit_1527_27_0_a2;


--U1_opa_o_1_0_a2_1_1_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_a[1] at LC_X37_Y18_N8
--operation mode is normal

U1_opa_o_1_0_a2_1_1_a[1] = X1_alu_cmd_o_2_iv_i_i_0 $ X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1L742 # !Y1_s_reg_data_u_1;


--V1L93 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add1_start_cout~COUT0 at LC_X38_Y17_N1
--operation mode is arithmetic

V1L93_cout_0 = U1_addsub_cy_o_0;
V1L93 = CARRY(V1L93_cout_0);

--V1L04 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add1_start_cout~COUT1 at LC_X38_Y17_N1
--operation mode is arithmetic

V1L04_cout_1 = U1_addsub_cy_o_0;
V1L04 = CARRY(V1L04_cout_1);


--Y1_s_int1_h1_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h1_i_0[0] at LC_X27_Y4_N9
--operation mode is normal

Y1_s_int1_h1_i_0[0]_lut_out = !int1_i[0];
Y1_s_int1_h1_i_0[0] = DFFEA(Y1_s_int1_h1_i_0[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_tcon_0_13_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[2] at LC_X34_Y10_N6
--operation mode is normal

Y1_tcon_0_13_0[2] = Y1_un1_gprbit_1528_68_s & (Y1_tcon_0_13_0_a[2] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[2] & Y1_tcon_0[2]) # !Y1_un1_gprbit_1528_68_s & Y1_tcon_0[2];


--X1_intlow_en_o_0_iv_0_a3_0_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intlow_en_o_0_iv_0_a3_0_4_a at LC_X29_Y18_N9
--operation mode is normal

X1_intlow_en_o_0_iv_0_a3_0_4_a = !Y1_command_o_0 & !Y1L779Q & Y1L6663Q & Y1L189Q;


--Y1_un1_gprbit_1527_75_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_75_0_a3 at LC_X32_Y17_N5
--operation mode is normal

Y1_un1_gprbit_1527_75_0_a3 = Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_48_0_a2 # Y1_un1_gprbit_1527_61_0_a2);


--Y1_un1_gprbit_1527_58_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_58_0_a3 at LC_X25_Y14_N1
--operation mode is normal

Y1_un1_gprbit_1527_58_0_a3 = Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_7[3] & Y1L0152;


--Y1_N_3208_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3208_i at LC_X31_Y16_N9
--operation mode is normal

Y1_N_3208_i = Y1_un1_gprbit_1528_58_3_0_a3_0_a2 & Y1_un1_s_adr_9;


--Y1_scon_0_10_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[3] at LC_X26_Y10_N4
--operation mode is normal

Y1_scon_0_10_a[3] = Y1_un1_s_adr_5_0_0_a3 & (Y1_G_369_0 & !Y1_s_bdata_12_0 # !Y1_G_369_0 & !Y1_scon_0_3) # !Y1_un1_s_adr_5_0_0_a3 & !Y1_scon_0_3;


--Y1_scon_0_10_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[2] at LC_X24_Y10_N0
--operation mode is normal

Y1_scon_0_10_a[2] = Y1_G_371 & (Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_scon_0[2]) # !Y1_G_371 & !Y1_scon_0[2];


--Y1_tcon_0_13_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[6] at LC_X25_Y11_N5
--operation mode is normal

Y1_tcon_0_13_0[6] = Y1_tcon_0_13_0_a[6] & (Y1_G_367_s & Y1_s_bdata_12_0 # !Y1_G_367_s & Y1_tcon_0_6) # !Y1_tcon_0_13_0_a[6] & Y1_tcon_0_6;


--Y1_tcon_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_4 at LC_X31_Y7_N4
--operation mode is normal

Y1_tcon_0_4_lut_out = Y1_un1_gprbit_1527_1 & Y1L6253 # !Y1_un1_gprbit_1527_1 & !Y1_tcon_0_13_a[4];
Y1_tcon_0_4 = DFFEA(Y1_tcon_0_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p0_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[5] at LC_X44_Y15_N9
--operation mode is normal

Y1_s_p0_i[5]_lut_out = !p0_i[5];
Y1_s_p0_i[5] = DFFEA(Y1_s_p0_i[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p0_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[4] at LC_X43_Y15_N6
--operation mode is normal

Y1_s_p0_i[4]_lut_out = !p0_i[4];
Y1_s_p0_i[4] = DFFEA(Y1_s_p0_i[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_2_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_3_0_c at LC_X30_Y15_N8
--operation mode is normal

Y1_s_bit_data_2_3_0_c = Y1L3742Q & (Y1_tcon_0_1 # Y1L5742Q) # !Y1L3742Q & Y1_tcon_0[0] & !Y1L5742Q;


--Y1_s_p0_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[3] at LC_X37_Y12_N2
--operation mode is normal

Y1_s_p0_i[3]_lut_out = !p0_i[3];
Y1_s_p0_i[3] = DFFEA(Y1_s_p0_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p0_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[2] at LC_X42_Y12_N3
--operation mode is normal

Y1_s_p0_i[2]_lut_out = !p0_i[2];
Y1_s_p0_i[2] = DFFEA(Y1_s_p0_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_1_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_3_0_c at LC_X34_Y16_N5
--operation mode is normal

Y1_s_bit_data_1_3_0_c = Y1L3742Q & (Y1L5742Q # !Y1_s_p0_i[1]) # !Y1L3742Q & !Y1_s_p0_i[0] & !Y1L5742Q;


--Y1_s_p1_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[6] at LC_X45_Y16_N6
--operation mode is normal

Y1_s_p1_i[6]_lut_out = !p1_i[6];
Y1_s_p1_i[6] = DFFEA(Y1_s_p1_i[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p3_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[2] at LC_X42_Y13_N4
--operation mode is normal

Y1_s_p3_i[2]_lut_out = !p3_i[2];
Y1_s_p3_i[2] = DFFEA(Y1_s_p3_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p1_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[2] at LC_X42_Y8_N4
--operation mode is normal

Y1_s_p1_i[2]_lut_out = !p1_i[2];
Y1_s_p1_i[2] = DFFEA(Y1_s_p1_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_9_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_3_0_c at LC_X43_Y12_N7
--operation mode is normal

Y1_s_bit_data_9_3_0_c = Y1L8842Q & (Y1L3742Q # !Y1_s_p3_i[4]) # !Y1L8842Q & !Y1_s_p1_i[4] & !Y1L3742Q;


--Y1_s_p3_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[1] at LC_X45_Y16_N2
--operation mode is normal

Y1_s_p3_i[1]_lut_out = !p3_i[1];
Y1_s_p3_i[1] = DFFEA(Y1_s_p3_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p1_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[1] at LC_X29_Y7_N4
--operation mode is normal

Y1_s_p1_i[1]_lut_out = !p1_i[1];
Y1_s_p1_i[1] = DFFEA(Y1_s_p1_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_3_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_3_0_c at LC_X29_Y6_N1
--operation mode is normal

Y1_s_bit_data_3_3_0_c = Y1L8842Q & (Y1L3742Q # !Y1_s_p3_i[0]) # !Y1L8842Q & !Y1_s_p1_i[0] & !Y1L3742Q;


--Y1L471 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_2__Z~1 at LC_X30_Y14_N1
--operation mode is normal

Y1L471 = X1_regs_wr_en_o_3_iv_0 & Y1L0253 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;


--Y1_psw_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_2 at LC_X28_Y9_N3
--operation mode is normal

Y1_psw_o_2_lut_out = !Y1_psw_o_i_m_d_d[2] & Y1_psw_o_i_m_d_0_2[2] & !Y1_psw_o_i_m_c[2] & !Y1_psw_o_i_m_d_c[2];
Y1_psw_o_2 = DFFEA(Y1_psw_o_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_b[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7] at LC_X25_Y12_N5
--operation mode is normal

Y1_b[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1L0943 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[7] = DFFEA(Y1_b[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_2199_i, , );


--Y1_s_bit_data_13_6_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_6_0_a at LC_X26_Y14_N3
--operation mode is normal

Y1_s_bit_data_13_6_0_a = Y1L3742Q & !Y1_psw_o_7 & !Y1L8842Q # !Y1L3742Q & (Y1L8842Q # !Y1_psw_o_6);


--Y1_s_bit_data_11_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_6_0_c at LC_X26_Y13_N7
--operation mode is normal

Y1_s_bit_data_11_6_0_c = Y1L8842Q & (Y1L3742Q # Y1_b[4]) # !Y1L8842Q & Y1_psw_o[4] & !Y1L3742Q;


--M1_un1_s_recv_state_14_0_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3 at LC_X44_Y17_N5
--operation mode is normal

M1_un1_s_recv_state_14_0_o3 = M1_un1_s_recv_state_14_0_o3_7 & M1_un1_s_recv_state_14_0_o3_6;


--M1_un1_un22_s_mode_38_0_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_1_a at LC_X44_Y13_N0
--operation mode is normal

M1_un1_un22_s_mode_38_0_1_a = M1_un1_un18_s_mode_19_0_a2_0_2 & !M1_un1_un18_s_mode_19_0_o3_1 & (!M1_un1_un18_s_mode_19_0_a2_0_0 # !M1_un1_un18_s_mode_19_0_o3_3) # !M1_un1_un18_s_mode_19_0_a2_0_2 & (!M1_un1_un18_s_mode_19_0_a2_0_0 # !M1_un1_un18_s_mode_19_0_o3_3);


--Y1_s_p2_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[7] at LC_X44_Y17_N4
--operation mode is normal

Y1_s_p2_i[7]_lut_out = !p2_i[7];
Y1_s_p2_i[7] = DFFEA(Y1_s_p2_i[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_12_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_6_0_c at LC_X44_Y16_N7
--operation mode is normal

Y1_s_bit_data_12_6_0_c = Y1L2942Q & (Y1_acc_6 # Y1L3742Q) # !Y1L2942Q & !Y1_s_p2_i[6] & !Y1L3742Q;


--Y1_s_bit_data_7_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_6_0_c at LC_X43_Y11_N0
--operation mode is normal

Y1_s_bit_data_7_6_0_c = Y1L2942Q & (Y1L3742Q # Y1_acc_4) # !Y1L2942Q & !Y1L3742Q & !Y1_s_p2_i[4];


--Y1_s_bit_data_12_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_3_0 at LC_X44_Y16_N5
--operation mode is normal

Y1_s_bit_data_12_3_0 = Y1_s_bit_data_12_3_0_c & (Y1_acc_3 # !Y1L3742Q) # !Y1_s_bit_data_12_3_0_c & Y1L3742Q & !Y1_s_p2_i[3];


--Y1_s_bit_data_7_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_3_0 at LC_X27_Y16_N9
--operation mode is normal

Y1_s_bit_data_7_3_0 = Y1_s_bit_data_7_3_0_c & (Y1_acc_1 # !Y1L3742Q) # !Y1_s_bit_data_7_3_0_c & !Y1_s_p2_i[1] & Y1L3742Q;


--Y1_un156_s_bit_data_13[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[5] at LC_X39_Y8_N1
--operation mode is normal

Y1_un156_s_bit_data_13[5] = Y1_un156_s_bit_data_13_c[5] & (Y1_gprbit_15[5] # !Y1L3842Q) # !Y1_un156_s_bit_data_13_c[5] & Y1L3842Q & Y1_gprbit_7[5];


--Y1_un156_s_bit_data_10[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[5] at LC_X39_Y6_N1
--operation mode is normal

Y1_un156_s_bit_data_10[5] = Y1_un156_s_bit_data_10_c[5] & (Y1_gprbit_11[5] # !Y1L3842Q) # !Y1_un156_s_bit_data_10_c[5] & Y1L3842Q & Y1_gprbit_3[5];


--Y1_un156_s_bit_data_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[5] at LC_X34_Y4_N2
--operation mode is normal

Y1_un156_s_bit_data_6[5] = Y1_un156_s_bit_data_6_c[5] & (Y1_gprbit_14[5] # !Y1L8842Q) # !Y1_un156_s_bit_data_6_c[5] & Y1_gprbit_6[5] & Y1L8842Q;


--Y1_un156_s_bit_data_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[5] at LC_X34_Y3_N3
--operation mode is normal

Y1_un156_s_bit_data_3[5] = Y1_un156_s_bit_data_3_c[5] & (Y1L008Q # !Y1L8842Q) # !Y1_un156_s_bit_data_3_c[5] & Y1L8842Q & Y1L294Q;


--Y1_un156_s_bit_data_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[1] at LC_X35_Y5_N8
--operation mode is normal

Y1_un156_s_bit_data_7[1] = Y1L8842Q & Y1_un156_s_bit_data_6[1] # !Y1L8842Q & Y1_un156_s_bit_data_3[1];


--Y1_un156_s_bit_data_14[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_14[1] at LC_X33_Y6_N5
--operation mode is normal

Y1_un156_s_bit_data_14[1] = Y1_un156_s_bit_data_10[1] & (Y1_un156_s_bit_data_13[1] # !Y1L3842Q) # !Y1_un156_s_bit_data_10[1] & Y1L3842Q & Y1_un156_s_bit_data_13[1];


--Y1_un156_s_bit_data_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[7] at LC_X36_Y3_N1
--operation mode is normal

Y1_un156_s_bit_data_6[7] = Y1_un156_s_bit_data_6_c[7] & (Y1_gprbit_14[7] # !Y1L2942Q) # !Y1_un156_s_bit_data_6_c[7] & Y1_gprbit_10[7] & Y1L2942Q;


--Y1_un156_s_bit_data_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[7] at LC_X37_Y4_N8
--operation mode is normal

Y1_un156_s_bit_data_3[7] = Y1_un156_s_bit_data_3_c[7] & (Y1_gprbit_12[7] # !Y1L8842Q) # !Y1_un156_s_bit_data_3_c[7] & Y1L8842Q & Y1L894Q;


--Y1_un156_s_bit_data_15_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_c[3] at LC_X38_Y4_N1
--operation mode is normal

Y1_un156_s_bit_data_15_c[3] = Y1L3842Q & (Y1L9742Q # Y1_un156_s_bit_data_6[3]) # !Y1L3842Q & !Y1L9742Q & Y1_un156_s_bit_data_3[3];


--Y1_un156_s_bit_data_14[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_14[3] at LC_X38_Y6_N3
--operation mode is normal

Y1_un156_s_bit_data_14[3] = Y1L3842Q & Y1_un156_s_bit_data_13[3] # !Y1L3842Q & Y1_un156_s_bit_data_10[3];


--Y1_un156_s_bit_data_15_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_a[7] at LC_X39_Y8_N3
--operation mode is normal

Y1_un156_s_bit_data_15_a[7] = Y1L2942Q & !Y1_un156_s_bit_data_13[7] # !Y1L2942Q & !Y1_un156_s_bit_data_10[7];


--Y1_un156_s_bit_data_15[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[6] at LC_X36_Y4_N6
--operation mode is normal

Y1_un156_s_bit_data_15[6] = Y1_un156_s_bit_data_15_c[6] & (Y1_un156_s_bit_data_13[6] # !Y1L9742Q) # !Y1_un156_s_bit_data_15_c[6] & Y1L9742Q & Y1_un156_s_bit_data_10[6];


--Y1_un156_s_bit_data_15[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[2] at LC_X35_Y4_N5
--operation mode is normal

Y1_un156_s_bit_data_15[2] = Y1L9742Q & !Y1_un156_s_bit_data_15_a[2] # !Y1L9742Q & Y1_un156_s_bit_data_7[2];


--Y1_un156_s_bit_data_15_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_0[0] at LC_X38_Y5_N9
--operation mode is normal

Y1_un156_s_bit_data_15_0[0] = Y1_un156_s_bit_data_15_0_c[0] & (Y1_un156_s_bit_data_13_0_i_m2[0] # !Y1L1842Q) # !Y1_un156_s_bit_data_15_0_c[0] & Y1L1842Q & Y1_un156_s_bit_data_10_0[0];


--Y1_un156_s_bit_data_15[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[4] at LC_X38_Y5_N1
--operation mode is normal

Y1_un156_s_bit_data_15[4] = Y1L1842Q & !Y1_un156_s_bit_data_15_a[4] # !Y1L1842Q & Y1_un156_s_bit_data_7[4];


--Y1_un51_pc_comb_add2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add2 at LC_X42_Y20_N4
--operation mode is arithmetic

Y1_un51_pc_comb_add2 = Y1_acc_2 $ Y1_un4_pc_plus1_combout[2] $ !Y1L9874;

--Y1_un51_pc_comb_carry_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_2 at LC_X42_Y20_N4
--operation mode is arithmetic

Y1_un51_pc_comb_carry_2 = CARRY(Y1_acc_2 & (Y1_un4_pc_plus1_combout[2] # !Y1L0974) # !Y1_acc_2 & Y1_un4_pc_plus1_combout[2] & !Y1L0974);


--Y1_un33_pc_comb_add2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add2 at LC_X39_Y22_N4
--operation mode is arithmetic

Y1_un33_pc_comb_add2 = Y1L962Q $ Y1_acc_2 $ !Y1L3864;

--Y1_un33_pc_comb_carry_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_2 at LC_X39_Y22_N4
--operation mode is arithmetic

Y1_un33_pc_comb_carry_2 = CARRY(Y1L962Q & (Y1_acc_2 # !Y1L4864) # !Y1L962Q & Y1_acc_2 & !Y1L4864);


--Y1_un51_pc_comb_add3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add3 at LC_X42_Y20_N5
--operation mode is arithmetic

Y1_un51_pc_comb_add3_carry_eqn = Y1_un51_pc_comb_carry_2;
Y1_un51_pc_comb_add3 = Y1_acc_3 $ Y1_un4_pc_plus1_combout[3] $ Y1_un51_pc_comb_add3_carry_eqn;

--Y1L5974 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add3~COUT0 at LC_X42_Y20_N5
--operation mode is arithmetic

Y1L5974_cout_0 = Y1_acc_3 & !Y1_un4_pc_plus1_combout[3] & !Y1_un51_pc_comb_carry_2 # !Y1_acc_3 & (!Y1_un51_pc_comb_carry_2 # !Y1_un4_pc_plus1_combout[3]);
Y1L5974 = CARRY(Y1L5974_cout_0);

--Y1L6974 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add3~COUT1 at LC_X42_Y20_N5
--operation mode is arithmetic

Y1L6974_cout_1 = Y1_acc_3 & !Y1_un4_pc_plus1_combout[3] & !Y1_un51_pc_comb_carry_2 # !Y1_acc_3 & (!Y1_un51_pc_comb_carry_2 # !Y1_un4_pc_plus1_combout[3]);
Y1L6974 = CARRY(Y1L6974_cout_1);


--Y1_un33_pc_comb_add3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add3 at LC_X39_Y22_N5
--operation mode is arithmetic

Y1_un33_pc_comb_add3_carry_eqn = Y1_un33_pc_comb_carry_2;
Y1_un33_pc_comb_add3 = Y1L172Q $ Y1_acc_3 $ Y1_un33_pc_comb_add3_carry_eqn;

--Y1L9864 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add3~COUT0 at LC_X39_Y22_N5
--operation mode is arithmetic

Y1L9864_cout_0 = Y1L172Q & !Y1_acc_3 & !Y1_un33_pc_comb_carry_2 # !Y1L172Q & (!Y1_un33_pc_comb_carry_2 # !Y1_acc_3);
Y1L9864 = CARRY(Y1L9864_cout_0);

--Y1L0964 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add3~COUT1 at LC_X39_Y22_N5
--operation mode is arithmetic

Y1L0964_cout_1 = Y1L172Q & !Y1_acc_3 & !Y1_un33_pc_comb_carry_2 # !Y1L172Q & (!Y1_un33_pc_comb_carry_2 # !Y1_acc_3);
Y1L0964 = CARRY(Y1L0964_cout_1);


--Y1_tsel[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[6] at LC_X38_Y10_N4
--operation mode is normal

Y1_tsel[6]_lut_out = Y1L2353;
Y1_tsel[6] = DFFEA(Y1_tsel[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_reg_data_17_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[6] at LC_X33_Y4_N5
--operation mode is normal

Y1_s_reg_data_17_c[6] = Y1L8942Q & (Y1L9473Q # !Y1L3742Q) # !Y1L8942Q & Y1L9562Q & Y1L3742Q;


--Y1_s_reg_data_16_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16_c[6] at LC_X43_Y10_N5
--operation mode is normal

Y1_s_reg_data_16_c[6] = Y1L3742Q & (Y1_sp[6] # Y1L5742Q) # !Y1L3742Q & !Y1_s_p0_i[6] & !Y1L5742Q;


--N1_s_counth1_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6 at LC_X40_Y5_N6
--operation mode is arithmetic

N1_s_counth1_6_carry_eqn = (!N1_s_counth1_cout[4] & N1L08) # (N1_s_counth1_cout[4] & N1L18);
N1_s_counth1_6_lut_out = N1_s_counth1_6 $ !N1_s_counth1_6_carry_eqn;
N1_s_counth1_6_sload_eqn = (!N1_un38_wt_i_0 & Y1L0843Q) # (N1_un38_wt_i_0 & N1_s_counth1_6_lut_out);
N1_s_counth1_6_reg_input = N1_s_counth1_6_sload_eqn & N1_N_4533_i;
N1_s_counth1_6 = DFFEA(N1_s_counth1_6_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L48 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6~COUT0 at LC_X40_Y5_N6
--operation mode is arithmetic

N1L48_cout_0 = N1_s_counth1_6 & !N1L08;
N1L48 = CARRY(N1L48_cout_0);

--N1L58 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6~COUT1 at LC_X40_Y5_N6
--operation mode is arithmetic

N1L58_cout_1 = N1_s_counth1_6 & !N1L18;
N1L58 = CARRY(N1L58_cout_1);


--Y1_s_reg_data_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[6] at LC_X40_Y6_N5
--operation mode is normal

Y1_s_reg_data_6[6] = Y1L5742Q & N1_s_countl0_6 # !Y1L5742Q & N1_s_counth0_6;


--Y1_s_reg_data_8[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_8[6] at LC_X32_Y6_N3
--operation mode is normal

Y1_s_reg_data_8[6] = Y1L1842Q & Y1L4062Q # !Y1L1842Q & Y1L9752Q;


--M1_s_recv_sh[7] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[7] at LC_X43_Y12_N5
--operation mode is normal

M1_s_recv_sh[7]_lut_out = M1_s_recv_sh_59_iv_0_o3_1[7] & (Y1_scon_0_6 # M1_un1_un18_s_mode_19_0_o3_1 # !Y1_scon_0_7);
M1_s_recv_sh[7] = DFFEA(M1_s_recv_sh[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--Y1_s_reg_data_35_13_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[6] at LC_X34_Y4_N8
--operation mode is normal

Y1_s_reg_data_35_13_0[6] = Y1_s_reg_data_35_13_0_c[6] & (Y1L5742Q # Y1L158Q) # !Y1_s_reg_data_35_13_0_c[6] & !Y1L5742Q & Y1L707Q;


--Y1_s_reg_data_35_6_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[6] at LC_X31_Y5_N3
--operation mode is normal

Y1_s_reg_data_35_6_0[6] = Y1_s_reg_data_35_6_0_c[6] & (Y1_gprbit_14[6] # !Y1L5742Q) # !Y1_s_reg_data_35_6_0_c[6] & Y1_gprbit_10[6] & Y1L5742Q;


--Y1_s_reg_data_35_15_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[6] at LC_X39_Y7_N5
--operation mode is normal

Y1_s_reg_data_35_15_0_c[6] = Y1L3742Q & (Y1L1842Q # Y1_s_reg_data_35_10_0[6]) # !Y1L3742Q & !Y1L1842Q & Y1_s_reg_data_35_3_0[6];


--M1_s_recv_buf_7 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_7 at LC_X41_Y9_N9
--operation mode is normal

M1_s_recv_buf_7_lut_out = M1_s_recv_sh[7] & (all_rxd_i[0] # M1_s_recv_state[1]) # !M1_s_recv_sh[7] & all_rxd_i[0] & !M1_s_recv_state[1];
M1_s_recv_buf_7 = DFFEA(M1_s_recv_buf_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[7] at LC_X29_Y5_N9
--operation mode is normal

Y1_s_reg_data_17_c[7] = Y1L8942Q & (Y1L3842Q # Y1L2573Q) # !Y1L8942Q & !Y1L3842Q & Y1L1662Q;


--Y1_s_reg_data_20_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[7] at LC_X31_Y5_N8
--operation mode is normal

Y1_s_reg_data_20_c[7] = Y1L8942Q & (Y1L1842Q # !Y1_s_p1_i[7]) # !Y1L8942Q & !Y1L1842Q & Y1L1852Q;


--Y1_s_reg_data_15[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[7] at LC_X37_Y5_N1
--operation mode is normal

Y1_s_reg_data_15[7] = Y1L6563Q & (Y1L5742Q # N1_s_counth1_7) # !Y1L6563Q & !Y1L5742Q & N1_s_counth1_7;


--Y1_s_reg_data_1[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[7] at LC_X29_Y5_N2
--operation mode is normal

Y1_s_reg_data_1[7] = Y1L1842Q & Y1L6552Q # !Y1L1842Q & Y1L1352Q;


--Y1_s_reg_data_21_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[7] at LC_X31_Y15_N8
--operation mode is normal

Y1_s_reg_data_21_c[7] = Y1L5742Q & (Y1L082Q # Y1L3742Q) # !Y1L5742Q & !Y1_s_p0_i[7] & !Y1L3742Q;


--N1_s_counth0_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_7 at LC_X42_Y7_N7
--operation mode is normal

N1_s_counth0_7_carry_eqn = (!N1_s_counth0_cout[4] & N1L64) # (N1_s_counth0_cout[4] & N1L74);
N1_s_counth0_7_lut_out = N1_s_counth0_7 $ N1_s_counth0_7_carry_eqn;
N1_s_counth0_7_sload_eqn = (!N1_un1_s_tf115_13 & Y1L3843Q) # (N1_un1_s_tf115_13 & N1_s_counth0_7_lut_out);
N1_s_counth0_7_reg_input = N1_s_counth0_7_sload_eqn & N1_N_4645_i;
N1_s_counth0_7 = DFFEA(N1_s_counth0_7_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_18_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[7] at LC_X41_Y9_N2
--operation mode is normal

Y1_s_reg_data_18_c[7] = Y1L5742Q & (Y1L9742Q # N1_s_countl0_7) # !Y1L5742Q & !Y1L9742Q & Y1_tcon_0_7;


--Y1_s_reg_data_19_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[7] at LC_X43_Y15_N9
--operation mode is normal

Y1_s_reg_data_19_c[7] = Y1L3842Q & (Y1L1842Q # !Y1_s_p3_i[7]) # !Y1L3842Q & !Y1_s_p2_i[7] & !Y1L1842Q;


--Y1_s_reg_data_22_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[7] at LC_X34_Y15_N4
--operation mode is normal

Y1_s_reg_data_22_a[7] = N1_s_countl1_7 & !Y1L1842Q & !Y1L162Q # !N1_s_countl1_7 & (Y1L1842Q # !Y1L162Q);


--Y1_s_reg_data_9[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_9[7] at LC_X40_Y11_N4
--operation mode is normal

Y1_s_reg_data_9[7] = Y1L1942Q & Y1_s_reg_data_35_15_0[7] # !Y1L1942Q & DB1_q_a[7];


--M1_s_tran_sh_4 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_4 at LC_X44_Y10_N0
--operation mode is normal

M1_s_tran_sh_4_lut_out = I_362_a & !I_352 & !Y1_scon_0_7 # !I_362_a & (Y1_scon_0_7 # !I_352);
M1_s_tran_sh_4 = DFFEA(M1_s_tran_sh_4_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_320_a is I_320_a at LC_X44_Y10_N4
--operation mode is normal

I_320_a = Y1_scon_0_6 & !M1_s_tran_sh_4 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_4 # !I_211 & !M1_s_tran_sh_4);


--Y1_un1_gprbit_1527_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2 at LC_X32_Y8_N0
--operation mode is normal

Y1_un1_gprbit_1527_2_0_a2 = !Y1L4052 & Y1_un1_gprbit_1527_2_0_a2_0_0 & Y1_all_trans_o_5_i_o5_0_i_a2 & Y1_un1_gprbit_1527_2_0_a2_a;


--N1_s_counth1_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2 at LC_X40_Y5_N2
--operation mode is arithmetic

N1_s_counth1_2_lut_out = N1_s_counth1_2 $ !N1L46;
N1_s_counth1_2_sload_eqn = (!N1_un38_wt_i_0 & Y1L8643Q) # (N1_un38_wt_i_0 & N1_s_counth1_2_lut_out);
N1_s_counth1_2_reg_input = N1_s_counth1_2_sload_eqn & N1_N_4533_i;
N1_s_counth1_2 = DFFEA(N1_s_counth1_2_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L86 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2~COUT0 at LC_X40_Y5_N2
--operation mode is arithmetic

N1L86_cout_0 = N1_s_counth1_2 & !N1L46;
N1L86 = CARRY(N1L86_cout_0);

--N1L96 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2~COUT1 at LC_X40_Y5_N2
--operation mode is arithmetic

N1L96_cout_1 = N1_s_counth1_2 & !N1L56;
N1L96 = CARRY(N1L96_cout_1);


--N1_s_counth1_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3 at LC_X40_Y5_N3
--operation mode is arithmetic

N1_s_counth1_3_lut_out = N1_s_counth1_3 $ N1L86;
N1_s_counth1_3_sload_eqn = (!N1_un38_wt_i_0 & Y1L1743Q) # (N1_un38_wt_i_0 & N1_s_counth1_3_lut_out);
N1_s_counth1_3_reg_input = N1_s_counth1_3_sload_eqn & N1_N_4533_i;
N1_s_counth1_3 = DFFEA(N1_s_counth1_3_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L27 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3~COUT0 at LC_X40_Y5_N3
--operation mode is arithmetic

N1L27_cout_0 = !N1L86 # !N1_s_counth1_3;
N1L27 = CARRY(N1L27_cout_0);

--N1L37 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3~COUT1 at LC_X40_Y5_N3
--operation mode is arithmetic

N1L37_cout_1 = !N1L96 # !N1_s_counth1_3;
N1L37 = CARRY(N1L37_cout_1);


--N1_s_counth1_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0 at LC_X40_Y5_N0
--operation mode is arithmetic

N1_s_counth1_0_lut_out = N1_un1_un23_s_tmr_ctr1_en_3 $ N1_s_counth1_0;
N1_s_counth1_0_sload_eqn = (!N1_un38_wt_i_0 & Y1L1643Q) # (N1_un38_wt_i_0 & N1_s_counth1_0_lut_out);
N1_s_counth1_0_reg_input = N1_s_counth1_0_sload_eqn & N1_N_4533_i;
N1_s_counth1_0 = DFFEA(N1_s_counth1_0_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L06 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0~COUT0 at LC_X40_Y5_N0
--operation mode is arithmetic

N1L06_cout_0 = N1_un1_un23_s_tmr_ctr1_en_3 & N1_s_counth1_0;
N1L06 = CARRY(N1L06_cout_0);

--N1L16 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0~COUT1 at LC_X40_Y5_N0
--operation mode is arithmetic

N1L16_cout_1 = N1_un1_un23_s_tmr_ctr1_en_3 & N1_s_counth1_0;
N1L16 = CARRY(N1L16_cout_1);


--N1_s_counth1_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1 at LC_X40_Y5_N1
--operation mode is arithmetic

N1_s_counth1_1_lut_out = N1_s_counth1_1 $ N1L06;
N1_s_counth1_1_sload_eqn = (!N1_un38_wt_i_0 & Y1L5643Q) # (N1_un38_wt_i_0 & N1_s_counth1_1_lut_out);
N1_s_counth1_1_reg_input = N1_s_counth1_1_sload_eqn & N1_N_4533_i;
N1_s_counth1_1 = DFFEA(N1_s_counth1_1_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L46 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1~COUT0 at LC_X40_Y5_N1
--operation mode is arithmetic

N1L46_cout_0 = !N1L06 # !N1_s_counth1_1;
N1L46 = CARRY(N1L46_cout_0);

--N1L56 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1~COUT1 at LC_X40_Y5_N1
--operation mode is arithmetic

N1L56_cout_1 = !N1L16 # !N1_s_counth1_1;
N1L56 = CARRY(N1L56_cout_1);


--N1_s_counth1_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_7 at LC_X40_Y5_N7
--operation mode is normal

N1_s_counth1_7_carry_eqn = (!N1_s_counth1_cout[4] & N1L48) # (N1_s_counth1_cout[4] & N1L58);
N1_s_counth1_7_lut_out = N1_s_counth1_7 $ N1_s_counth1_7_carry_eqn;
N1_s_counth1_7_sload_eqn = (!N1_un38_wt_i_0 & Y1L3843Q) # (N1_un38_wt_i_0 & N1_s_counth1_7_lut_out);
N1_s_counth1_7_reg_input = N1_s_counth1_7_sload_eqn & N1_N_4533_i;
N1_s_counth1_7 = DFFEA(N1_s_counth1_7_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_counth1_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_4 at LC_X40_Y5_N4
--operation mode is arithmetic

N1_s_counth1_4_lut_out = N1_s_counth1_4 $ !N1L27;
N1_s_counth1_4_sload_eqn = (!N1_un38_wt_i_0 & Y1L4743Q) # (N1_un38_wt_i_0 & N1_s_counth1_4_lut_out);
N1_s_counth1_4_reg_input = N1_s_counth1_4_sload_eqn & N1_N_4533_i;
N1_s_counth1_4 = DFFEA(N1_s_counth1_4_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1_s_counth1_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[4] at LC_X40_Y5_N4
--operation mode is arithmetic

N1_s_counth1_cout[4] = N1L67;


--N1_s_counth1_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5 at LC_X40_Y5_N5
--operation mode is arithmetic

N1_s_counth1_5_carry_eqn = (!N1_s_counth1_cout[4] & GND) # (N1_s_counth1_cout[4] & VCC);
N1_s_counth1_5_lut_out = N1_s_counth1_5 $ N1_s_counth1_5_carry_eqn;
N1_s_counth1_5_sload_eqn = (!N1_un38_wt_i_0 & Y1L7743Q) # (N1_un38_wt_i_0 & N1_s_counth1_5_lut_out);
N1_s_counth1_5_reg_input = N1_s_counth1_5_sload_eqn & N1_N_4533_i;
N1_s_counth1_5 = DFFEA(N1_s_counth1_5_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L08 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5~COUT0 at LC_X40_Y5_N5
--operation mode is arithmetic

N1L08_cout_0 = !N1_s_counth1_cout[4] # !N1_s_counth1_5;
N1L08 = CARRY(N1L08_cout_0);

--N1L18 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5~COUT1 at LC_X40_Y5_N5
--operation mode is arithmetic

N1L18_cout_1 = !N1_s_counth1_cout[4] # !N1_s_counth1_5;
N1L18 = CARRY(N1L18_cout_1);


--N1_s_pre_count[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[1] at LC_X26_Y5_N3
--operation mode is normal

N1_s_pre_count[1]_lut_out = N1_s_pre_count[0] $ N1_s_pre_count[1];
N1_s_pre_count[1] = DFFEA(N1_s_pre_count[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_pre_count[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[3] at LC_X26_Y5_N1
--operation mode is normal

N1_s_pre_count[3]_lut_out = N1_s_pre_count[3] & (!N1_s_pre_count[1] # !N1_s_pre_count[0]) # !N1_s_pre_count[3] & N1_s_pre_count[0] & N1_s_pre_count[2] & N1_s_pre_count[1];
N1_s_pre_count[3] = DFFEA(N1_s_pre_count[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_pre_count[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[0] at LC_X26_Y5_N4
--operation mode is normal

N1_s_pre_count[0]_lut_out = !N1_s_pre_count[0];
N1_s_pre_count[0] = DFFEA(N1_s_pre_count[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_pre_count[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[2] at LC_X26_Y5_N8
--operation mode is normal

N1_s_pre_count[2]_lut_out = N1_s_pre_count[2] & (!N1_s_pre_count[1] # !N1_s_pre_count[0]) # !N1_s_pre_count[2] & !N1_s_pre_count[3] & N1_s_pre_count[0] & N1_s_pre_count[1];
N1_s_pre_count[2] = DFFEA(N1_s_pre_count[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_un2_s_tmr_ctr1_en_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_0_a2_0_0_a at LC_X27_Y4_N6
--operation mode is normal

N1_s_t1ff2_Z_qfbk = N1_s_t1ff2_Z;
N1_un2_s_tmr_ctr1_en_0_a2_0_0_a = N1_s_t1ff2_Z_qfbk & !N1_s_t1ff1;

--N1_s_t1ff2_Z is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff2_Z at LC_X27_Y4_N6
--operation mode is normal

N1_s_t1ff2_Z_sload_eqn = N1_s_t1ff1;
N1_s_t1ff2_Z = DFFEA(N1_s_t1ff2_Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un1_un24_s_pre_count_1_0_a2, , );


--N1_s_countl1_25_u[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[6] at LC_X40_Y6_N4
--operation mode is normal

N1_s_countl1_25_u[6] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_6 # !N1_un1_tmod_i_24 & Y1L0843Q);


--N1_un1_tmod_i_31 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31 at LC_X27_Y6_N5
--operation mode is normal

N1_un1_tmod_i_31 = N1_un1_tmod_i_28 # !N1_un1_tmod_i_31_1;


--N1_s_countl1_25_u[7] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[7] at LC_X41_Y6_N2
--operation mode is normal

N1_s_countl1_25_u[7] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_7 # !N1_un1_tmod_i_24 & Y1L3843Q);


--N1_s_countl1_25_u[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[5] at LC_X41_Y6_N6
--operation mode is normal

N1_s_countl1_25_u[5] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_5 # !N1_un1_tmod_i_24 & Y1L7743Q);


--N1_s_countl1_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_1 at LC_X41_Y7_N1
--operation mode is arithmetic

N1_s_countl1_1_lut_out = N1_s_countl1_1 $ N1L171;
N1_s_countl1_1_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[1]) # (N1_un1_tmod_i_31 & N1_s_countl1_1_lut_out);
N1_s_countl1_1 = DFFEA(N1_s_countl1_1_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L571 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_1~COUT0 at LC_X41_Y7_N1
--operation mode is arithmetic

N1L571_cout_0 = !N1L171 # !N1_s_countl1_1;
N1L571 = CARRY(N1L571_cout_0);

--N1L671 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_1~COUT1 at LC_X41_Y7_N1
--operation mode is arithmetic

N1L671_cout_1 = !N1L271 # !N1_s_countl1_1;
N1L671 = CARRY(N1L671_cout_1);


--N1_s_countl1_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_2 at LC_X41_Y7_N2
--operation mode is arithmetic

N1_s_countl1_2_lut_out = N1_s_countl1_2 $ !N1L571;
N1_s_countl1_2_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[2]) # (N1_un1_tmod_i_31 & N1_s_countl1_2_lut_out);
N1_s_countl1_2 = DFFEA(N1_s_countl1_2_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L971 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_2~COUT0 at LC_X41_Y7_N2
--operation mode is arithmetic

N1L971_cout_0 = N1_s_countl1_2 & !N1L571;
N1L971 = CARRY(N1L971_cout_0);

--N1L081 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_2~COUT1 at LC_X41_Y7_N2
--operation mode is arithmetic

N1L081_cout_1 = N1_s_countl1_2 & !N1L671;
N1L081 = CARRY(N1L081_cout_1);


--N1_un86_s_tmr_ctr1_en_14_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_14_0_a2_1_a at LC_X41_Y8_N6
--operation mode is normal

N1_un86_s_tmr_ctr1_en_14_0_a2_1_a = !N1_s_countl1_3 # !N1_s_countl1_0;


--N1_s_counth0_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_4 at LC_X42_Y7_N4
--operation mode is arithmetic

N1_s_counth0_4_lut_out = N1_s_counth0_4 $ !N1L43;
N1_s_counth0_4_sload_eqn = (!N1_un1_s_tf115_13 & Y1L4743Q) # (N1_un1_s_tf115_13 & N1_s_counth0_4_lut_out);
N1_s_counth0_4_reg_input = N1_s_counth0_4_sload_eqn & N1_N_4645_i;
N1_s_counth0_4 = DFFEA(N1_s_counth0_4_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1_s_counth0_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[4] at LC_X42_Y7_N4
--operation mode is arithmetic

N1_s_counth0_cout[4] = N1L83;


--N1_un1_s_tf115_10_i_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_2_0 at LC_X41_Y8_N2
--operation mode is normal

N1_un1_s_tf115_10_i_a2_2_0 = N1_s_counth0_5 & N1_s_counth0_7;


--N1_un1_s_tf115_10_i_a2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_a at LC_X42_Y7_N8
--operation mode is normal

N1_un1_s_tf115_10_i_a2_a = !N1_s_counth0_6 # !N1_s_counth0_2 # !N1_s_counth0_0 # !N1_s_counth0_1;


--N1_un1_tmod_i_26_0_a2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_a2_a at LC_X25_Y6_N6
--operation mode is normal

N1_un1_tmod_i_26_0_a2_a = Y1L6473Q & !Y1L3473Q # !Y1L6473Q & Y1L3473Q & N1_un86_s_tmr_ctr1_en_13_4 & N1_un86_s_tmr_ctr1_en_13_5;


--N1_un86_s_tmr_ctr1_en_14_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_14_0_a2 at LC_X41_Y6_N4
--operation mode is normal

N1_un86_s_tmr_ctr1_en_14_0_a2 = N1_s_countl1_5 & N1_s_countl1_7 & N1_s_countl1_6 & N1_un86_s_tmr_ctr1_en_14_0_a2_1;


--M1_N_450_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_450_i_0 at LC_X43_Y17_N5
--operation mode is normal

M1_N_450_i_0 = M1_s_det_ff0 # !M1_s_det_ff1;


--M1_s_rxpre_count[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[4] at LC_X45_Y17_N5
--operation mode is arithmetic

M1_s_rxpre_count[4]_carry_eqn = (!M1_s_rxpre_count_cout[3] & GND) # (M1_s_rxpre_count_cout[3] & VCC);
M1_s_rxpre_count[4]_lut_out = M1_s_rxpre_count[4] $ !M1_s_rxpre_count[4]_carry_eqn;
M1_s_rxpre_count[4]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[4]_lut_out);
M1_s_rxpre_count[4] = DFFEA(M1_s_rxpre_count[4]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L541 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[4]~COUT0 at LC_X45_Y17_N5
--operation mode is arithmetic

M1L541_cout_0 = M1_s_rxpre_count[4] & !M1_s_rxpre_count_cout[3];
M1L541 = CARRY(M1L541_cout_0);

--M1L641 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[4]~COUT1 at LC_X45_Y17_N5
--operation mode is arithmetic

M1L641_cout_1 = M1_s_rxpre_count[4] & !M1_s_rxpre_count_cout[3];
M1L641 = CARRY(M1L641_cout_1);


--M1_s_rxpre_count[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[2] at LC_X45_Y17_N3
--operation mode is arithmetic

M1_s_rxpre_count[2]_lut_out = M1_s_rxpre_count[2] $ !M1L631;
M1_s_rxpre_count[2]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[2]_lut_out);
M1_s_rxpre_count[2] = DFFEA(M1_s_rxpre_count[2]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--M1L931 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[2]~COUT0 at LC_X45_Y17_N3
--operation mode is arithmetic

M1L931_cout_0 = M1_s_rxpre_count[2] & !M1L631;
M1L931 = CARRY(M1L931_cout_0);

--M1L041 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[2]~COUT1 at LC_X45_Y17_N3
--operation mode is arithmetic

M1L041_cout_1 = M1_s_rxpre_count[2] & !M1L731;
M1L041 = CARRY(M1L041_cout_1);


--M1_un1_un22_s_mode_51_i_a3_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a3_6 at LC_X45_Y13_N4
--operation mode is normal

M1_s_rxm13_ff1_qfbk = M1_s_rxm13_ff1;
M1_un1_un22_s_mode_51_i_a3_6 = M1_s_rxm13_ff0 & !M1_s_rxm13_ff1_qfbk;

--M1_s_rxm13_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff1 at LC_X45_Y13_N4
--operation mode is normal

M1_s_rxm13_ff1_sload_eqn = M1_s_rxm13_ff0;
M1_s_rxm13_ff1 = DFFEA(M1_s_rxm13_ff1_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_G_373_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s at LC_X25_Y11_N7
--operation mode is normal

Y1_G_373_s = Y1L4052 & !Y1L7053 & !Y1_s_adr_1_iv[4] & Y1L13;


--M1_un1_s_recv_state_12_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0 at LC_X28_Y16_N6
--operation mode is normal

M1_un1_s_recv_state_12_0 = !I_440 & !M1_un1_s_recv_state_12_0_a2_0_0 & !M1_un1_s_recv_state_12_0_a # !M1_un1_s_recv_state_12_0_a3;


--M1_v_rxstep_62_0_iv_0_o3_0_0_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_0_0_a[0] at LC_X46_Y12_N6
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_0_0_a[0] = !M1_s_recv_state[3] & (M1_un1_un22_s_mode_38_0_a3_0 # M1_s_recv_state[0] # M1_s_recv_state[1]);


--Y1_un1_gprbit_1527_5_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_5_i_a at LC_X36_Y10_N5
--operation mode is normal

Y1_un1_gprbit_1527_5_i_a = Y1_s_adr_1_iv_0_0 & Y1L4152 & Y1_gprbit_1527_i_0_i_a3_0_a2 & !Y1_s_adr_1_iv_7[3];


--N1_s_countl1_25_u[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[4] at LC_X41_Y6_N0
--operation mode is normal

N1_s_countl1_25_u[4] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_4 # !N1_un1_tmod_i_24 & Y1L4743Q);


--N1_s_countl1_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_3 at LC_X41_Y7_N3
--operation mode is arithmetic

N1_s_countl1_3_lut_out = N1_s_countl1_3 $ N1L971;
N1_s_countl1_3_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[3]) # (N1_un1_tmod_i_31 & N1_s_countl1_3_lut_out);
N1_s_countl1_3 = DFFEA(N1_s_countl1_3_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L381 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_3~COUT0 at LC_X41_Y7_N3
--operation mode is arithmetic

N1L381_cout_0 = !N1L971 # !N1_s_countl1_3;
N1L381 = CARRY(N1L381_cout_0);

--N1L481 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_3~COUT1 at LC_X41_Y7_N3
--operation mode is arithmetic

N1L481_cout_1 = !N1L081 # !N1_s_countl1_3;
N1L481 = CARRY(N1L481_cout_1);


--N1_s_countl0_33_u_i[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[4] at LC_X42_Y6_N2
--operation mode is normal

N1_s_countl0_33_u_i[4] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_4 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L4743Q);


--N1_un1_wt_i_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_wt_i_7 at LC_X30_Y6_N8
--operation mode is normal

N1_un1_wt_i_7 = N1_un2_s_tmr_ctr1_en_9_i # !N1_un2_s_tmr_ctr0_en_0_a2 & (Y1_s_wt_0_1 # !N1_un6_wt_i_0_o2_0);


--N1_s_countl0_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_3 at LC_X43_Y8_N3
--operation mode is arithmetic

N1_s_countl0_3_lut_out = N1_s_countl0_3 $ N1L601;
N1_s_countl0_3_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[3]) # (N1_un1_wt_i_7 & N1_s_countl0_3_lut_out);
N1_s_countl0_3 = DFFEA(N1_s_countl0_3_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L011 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_3~COUT0 at LC_X43_Y8_N3
--operation mode is arithmetic

N1L011_cout_0 = !N1L601 # !N1_s_countl0_3;
N1L011 = CARRY(N1L011_cout_0);

--N1L111 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_3~COUT1 at LC_X43_Y8_N3
--operation mode is arithmetic

N1L111_cout_1 = !N1L701 # !N1_s_countl0_3;
N1L111 = CARRY(N1L111_cout_1);


--Y1_un112_s_adr_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un112_s_adr_i_i_a2_0 at LC_X30_Y12_N4
--operation mode is normal

Y1_un112_s_adr_i_i_a2_0 = Y1L4152 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1L0152;


--M1_N_4545_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_4545_i at LC_X44_Y12_N5
--operation mode is normal

M1_N_4545_i = M1_un1_un22_s_mode_51_i_a2 # M1_un1_un22_s_mode_51_i_a2_1 # M1_un1_un22_s_mode_51_i_a2_2 # !M1_un1_un22_s_mode_51_i_0;


--M1_un1_un22_s_mode_38_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a2_0_1 at LC_X45_Y12_N1
--operation mode is normal

M1_un1_un22_s_mode_38_0_a2_0_1 = I_440 & !M1_s_recv_state[1] & M1_un1_un22_s_mode_4_i_o3 & !M1_s_recv_state[0];


--M1_un1_un18_s_mode_19_i_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_i_i at LC_X44_Y12_N4
--operation mode is normal

M1_un1_un18_s_mode_19_i_i = !M1_un1_un22_s_mode_38_0_1_a & (M1L12 # !Y1_scon_0_5);


--Y1_ram_wr_o_i_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ram_wr_o_i_i_a at LC_X30_Y11_N5
--operation mode is normal

Y1_ram_wr_o_i_i_a = Y1L0152 & !Y1_s_adr_1_iv[4] # !Y1L0152 & (Y1L4052 # !Y1L1153);


--Y1_s_reg_data_35_13_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[4] at LC_X35_Y4_N3
--operation mode is normal

Y1_s_reg_data_35_13_0[4] = Y1_s_reg_data_35_13_0_c[4] & (Y1_gprbit_15[4] # !Y1L9742Q) # !Y1_s_reg_data_35_13_0_c[4] & Y1L9742Q & Y1_gprbit_7[4];


--Y1_s_reg_data_35_10_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[4] at LC_X38_Y9_N0
--operation mode is normal

Y1_s_reg_data_35_10_0[4] = Y1_s_reg_data_35_10_0_c[4] & (Y1_gprbit_13[4] # !Y1L1842Q) # !Y1_s_reg_data_35_10_0_c[4] & Y1L1842Q & Y1_gprbit_9[4];


--Y1_s_reg_data_35_3_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[4] at LC_X35_Y4_N7
--operation mode is normal

Y1_s_reg_data_35_3_0[4] = Y1_s_reg_data_35_3_0_c[4] & (Y1_gprbit_10[4] # !Y1L5742Q) # !Y1_s_reg_data_35_3_0_c[4] & Y1L5742Q & Y1_gprbit_2[4];


--Y1_s_reg_data_35_6_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[4] at LC_X38_Y7_N0
--operation mode is normal

Y1_s_reg_data_35_6_0[4] = Y1_s_reg_data_35_6_0_c[4] & (Y1_gprbit_14[4] # !Y1L1842Q) # !Y1_s_reg_data_35_6_0_c[4] & Y1L1842Q & Y1_gprbit_12[4];


--X1_un1_un1488_s_instr_category_1_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category_1_0_a2_a at LC_X27_Y20_N5
--operation mode is normal

X1_un1_un1488_s_instr_category_1_0_a2_a = Y1L6932 $ (Y1L6763Q & E1_prog_data_o_5 # !Y1L6763Q & Y1_s_ir_5);


--X1_un4685_s_instr_category_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4685_s_instr_category_0_a2_a at LC_X32_Y26_N8
--operation mode is normal

X1_un4685_s_instr_category_0_a2_a = !Y1L7532 & (Y1L6763Q & E1_prog_data_o_2 # !Y1L6763Q & Y1_s_ir_2);


--X1_un1_un14433_s_instr_category_1_91_i_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2_0_0 at LC_X30_Y25_N9
--operation mode is normal

X1_un1_un14433_s_instr_category_1_91_i_a2_0_0 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & (Y1L6732 $ Y1L6832);


--M1_s_recv_buf_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_1 at LC_X24_Y8_N4
--operation mode is normal

M1_s_recv_buf_1_lut_out = M1_s_recv_sh[1] & (M1_s_recv_sh[2] # M1_s_recv_state[1]) # !M1_s_recv_sh[1] & M1_s_recv_sh[2] & !M1_s_recv_state[1];
M1_s_recv_buf_1 = DFFEA(M1_s_recv_buf_1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[1] at LC_X26_Y8_N7
--operation mode is normal

Y1_s_reg_data_17_c[1] = Y1L8942Q & (Y1L4373Q # Y1L3842Q) # !Y1L8942Q & !Y1L3842Q & Y1L9462Q;


--Y1L271 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_1__Z~1 at LC_X30_Y9_N7
--operation mode is normal

Y1L271 = X1_regs_wr_en_o_3_iv_0 & Y1L7153 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;


--Y1_psw_o[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[1] at LC_X27_Y9_N4
--operation mode is normal

Y1_psw_o[1]_lut_out = !Y1_s_bdata_i_m & !Y1_s_data_i_m[1] & !Y1_psw_o_i_m_c[1] & !Y1_psw_o_i_m_d[1];
Y1_psw_o[1] = DFFEA(Y1_psw_o[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_s_counth0_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1 at LC_X42_Y7_N1
--operation mode is arithmetic

N1_s_counth0_1_lut_out = N1_s_counth0_1 $ N1L22;
N1_s_counth0_1_sload_eqn = (!N1_un1_s_tf115_13 & Y1L5643Q) # (N1_un1_s_tf115_13 & N1_s_counth0_1_lut_out);
N1_s_counth0_1_reg_input = N1_s_counth0_1_sload_eqn & N1_N_4645_i;
N1_s_counth0_1 = DFFEA(N1_s_counth0_1_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L62 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1~COUT0 at LC_X42_Y7_N1
--operation mode is arithmetic

N1L62_cout_0 = !N1L22 # !N1_s_counth0_1;
N1L62 = CARRY(N1L62_cout_0);

--N1L72 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1~COUT1 at LC_X42_Y7_N1
--operation mode is arithmetic

N1L72_cout_1 = !N1L32 # !N1_s_counth0_1;
N1L72 = CARRY(N1L72_cout_1);


--Y1_s_reg_data_18_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[1] at LC_X42_Y8_N8
--operation mode is normal

Y1_s_reg_data_18_c[1] = Y1L5742Q & (Y1L2673Q # !Y1L9742Q) # !Y1L5742Q & Y1L9742Q & N1_s_counth0_1;


--Y1_s_reg_data_21_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[1] at LC_X34_Y16_N6
--operation mode is normal

Y1_s_reg_data_21_c[1] = Y1L3742Q & (Y1L5742Q # !Y1_sp_i_0[1]) # !Y1L3742Q & !Y1_s_p0_i[1] & !Y1L5742Q;


--Y1_s_reg_data_19_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[1] at LC_X29_Y16_N8
--operation mode is normal

Y1_s_reg_data_19_c[1] = Y1L3842Q & (Y1_ip_1 # !Y1L1842Q) # !Y1L3842Q & Y1L259Q & Y1L1842Q;


--Y1_s_reg_data_22_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[1] at LC_X37_Y14_N2
--operation mode is normal

Y1_s_reg_data_22_a[1] = Y1L142Q & !N1_s_countl1_1 & Y1L1842Q # !Y1L142Q & (!Y1L1842Q # !N1_s_countl1_1);


--Y1_s_reg_data_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_9[1] at LC_X33_Y16_N6
--operation mode is normal

Y1_s_reg_data_9[1] = Y1L1942Q & Y1_s_reg_data_35_15_0[1] # !Y1L1942Q & DB1_q_a[1];


--M1_s_recv_buf_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_2 at LC_X24_Y8_N5
--operation mode is normal

M1_s_recv_buf_2_lut_out = M1_s_recv_sh[3] & (M1_s_recv_sh[2] # !M1_s_recv_state[1]) # !M1_s_recv_sh[3] & M1_s_recv_sh[2] & M1_s_recv_state[1];
M1_s_recv_buf_2 = DFFEA(M1_s_recv_buf_2_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[2] at LC_X29_Y4_N9
--operation mode is normal

Y1_s_reg_data_17_c[2] = Y1L8942Q & (Y1L3842Q # Y1L7373Q) # !Y1L8942Q & !Y1L3842Q & Y1L1562Q;


--Y1_s_reg_data_20_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_i_m3_c[2] at LC_X31_Y4_N4
--operation mode is normal

Y1_s_reg_data_20_i_m3_c[2] = Y1L8942Q & (Y1L1842Q # !Y1_s_p1_i[2]) # !Y1L8942Q & !Y1L1842Q & Y1L1752Q;


--Y1_s_reg_data_21_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_i_m3_c[2] at LC_X37_Y12_N6
--operation mode is normal

Y1_s_reg_data_21_i_m3_c[2] = Y1L5742Q & (!Y1L3742Q # !Y1L8841Q) # !Y1L5742Q & Y1L3742Q & Y1_sp_i[2];


--N1_s_countl0_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_2 at LC_X43_Y8_N2
--operation mode is arithmetic

N1_s_countl0_2_lut_out = N1_s_countl0_2 $ !N1L201;
N1_s_countl0_2_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[2]) # (N1_un1_wt_i_7 & N1_s_countl0_2_lut_out);
N1_s_countl0_2 = DFFEA(N1_s_countl0_2_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L601 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_2~COUT0 at LC_X43_Y8_N2
--operation mode is arithmetic

N1L601_cout_0 = N1_s_countl0_2 & !N1L201;
N1L601 = CARRY(N1L601_cout_0);

--N1L701 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_2~COUT1 at LC_X43_Y8_N2
--operation mode is arithmetic

N1L701_cout_1 = N1_s_countl0_2 & !N1L301;
N1L701 = CARRY(N1L701_cout_1);


--Y1_s_reg_data_18_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_i_m3_c[2] at LC_X41_Y10_N7
--operation mode is normal

Y1_s_reg_data_18_i_m3_c[2] = Y1L9742Q & (N1_s_counth0_2 # Y1L5742Q) # !Y1L9742Q & Y1_tcon_0[2] & !Y1L5742Q;


--Y1_s_reg_data_19_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m3_c[2] at LC_X42_Y13_N5
--operation mode is normal

Y1_s_reg_data_19_i_m3_c[2] = Y1L3842Q & (Y1L1842Q # !Y1_s_p3_i[2]) # !Y1L3842Q & !Y1_s_p2_i[2] & !Y1L1842Q;


--Y1_s_reg_data_22_i_m3_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m3_a[2] at LC_X43_Y15_N1
--operation mode is normal

Y1_s_reg_data_22_i_m3_a[2] = Y1L8942Q & Y1_s_reg_data_22_i_m2[2] # !Y1L8942Q & Y1L1942Q;


--Y1_s_reg_data_35_15_0_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m3[2] at LC_X36_Y8_N8
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m3[2] = Y1_s_reg_data_35_15_0_i_m3_c[2] & (Y1_s_reg_data_35_13_0[2] # !Y1L3742Q) # !Y1_s_reg_data_35_15_0_i_m3_c[2] & Y1L3742Q & Y1_s_reg_data_35_10_0[2];


--M1_s_recv_sh[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[1] at LC_X24_Y8_N2
--operation mode is normal

M1_s_recv_sh[1]_lut_out = !M1_s_recv_sh_59_i_a3[0] & M1_s_recv_sh[2];
M1_s_recv_sh[1] = DFFEA(M1_s_recv_sh[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--M1_s_recv_sh[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[0] at LC_X24_Y8_N9
--operation mode is normal

M1_s_recv_sh[0]_lut_out = M1_s_recv_sh[1] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[0] = DFFEA(M1_s_recv_sh[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--Y1_s_p1_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[0] at LC_X29_Y6_N3
--operation mode is normal

Y1_s_p1_i[0]_lut_out = !p1_i[0];
Y1_s_p1_i[0] = DFFEA(Y1_s_p1_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_N_2205_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2205_i at LC_X30_Y12_N2
--operation mode is normal

Y1_N_2205_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_gprbit_1528_0_a5_0_a2_0_a2 & Y1_un1_gprbit_1527_93_a;


--Y1_s_p_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p_0 at LC_X43_Y12_N6
--operation mode is normal

Y1_s_p_0 = Y1_acc_4 $ Y1_acc_5;


--Y1_s_p_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p_a at LC_X42_Y14_N6
--operation mode is normal

Y1_s_p_a = Y1_acc_3 $ Y1_acc_0 $ Y1_acc_1 $ Y1_acc_2;


--Y1_s_p0_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[0] at LC_X35_Y19_N2
--operation mode is normal

Y1_s_p0_i[0]_lut_out = !p0_i[0];
Y1_s_p0_i[0] = DFFEA(Y1_s_p0_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_un1_s_tf115_10_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i at LC_X26_Y6_N5
--operation mode is normal

N1_un1_s_tf115_10_i = !N1_un1_s_tf115_10_i_a2 & (Y1L1373Q & !N1_un1_s_tf115_10_i_o2 # !Y1L1373Q & N1_un1_s_tf115_10_i_a2_2);


--N1_N_4645_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_4645_i at LC_X30_Y6_N7
--operation mode is normal

N1_N_4645_i = N1_un1_s_tf115_10_i # Y1_s_wt_0_1 & N1_un6_wt_i_0_o2_0 # !N1_un1_s_tf115_13_4;


--N1_un1_s_tf115_13 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13 at LC_X42_Y7_N9
--operation mode is normal

N1_un1_s_tf115_13 = N1_un1_s_tf115_10_i # !N1_un1_s_tf115_13_4;


--N1_s_countl0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_0 at LC_X43_Y8_N0
--operation mode is arithmetic

N1_s_countl0_0_lut_out = N1_un2_s_tmr_ctr1_en_9_i $ N1_s_countl0_0;
N1_s_countl0_0_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[0]) # (N1_un1_wt_i_7 & N1_s_countl0_0_lut_out);
N1_s_countl0_0 = DFFEA(N1_s_countl0_0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L89 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_0~COUT0 at LC_X43_Y8_N0
--operation mode is arithmetic

N1L89_cout_0 = N1_un2_s_tmr_ctr1_en_9_i & N1_s_countl0_0;
N1L89 = CARRY(N1L89_cout_0);

--N1L99 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_0~COUT1 at LC_X43_Y8_N0
--operation mode is arithmetic

N1L99_cout_1 = N1_un2_s_tmr_ctr1_en_9_i & N1_s_countl0_0;
N1L99 = CARRY(N1L99_cout_1);


--Y1_s_p3_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[0] at LC_X31_Y15_N5
--operation mode is normal

Y1_s_p3_i[0]_lut_out = !p3_i[0];
Y1_s_p3_i[0] = DFFEA(Y1_s_p3_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_p2_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[0] at LC_X31_Y15_N9
--operation mode is normal

Y1_s_p2_i[0]_lut_out = !p2_i[0];
Y1_s_p2_i[0] = DFFEA(Y1_s_p2_i[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_27_i_m2_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_5[0] at LC_X36_Y15_N4
--operation mode is normal

Y1_s_reg_data_27_i_m2_5[0] = N1_s_countl1_0 & (Y1L932Q # Y1L1842Q) # !N1_s_countl1_0 & Y1L932Q & !Y1L1842Q;


--Y1_s_reg_data_35_13_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[0] at LC_X35_Y7_N8
--operation mode is normal

Y1_s_reg_data_35_13_0[0] = Y1_s_reg_data_35_13_0_c[0] & (Y1_gprbit_15[0] # !Y1L9742Q) # !Y1_s_reg_data_35_13_0_c[0] & Y1L9742Q & Y1_gprbit_7[0];


--Y1_s_reg_data_35_6_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[0] at LC_X33_Y5_N5
--operation mode is normal

Y1_s_reg_data_35_6_0[0] = Y1_s_reg_data_35_6_0_c[0] & (Y1_gprbit_14[0] # !Y1L9742Q) # !Y1_s_reg_data_35_6_0_c[0] & Y1_gprbit_6[0] & Y1L9742Q;


--Y1_s_reg_data_35_15_0_i_m2_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m2_c[0] at LC_X35_Y9_N7
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m2_c[0] = Y1L3742Q & (Y1L5742Q # Y1_s_reg_data_35_10_0[0]) # !Y1L3742Q & !Y1L5742Q & Y1_s_reg_data_35_3_0[0];


--Y1_psw_31_0_iv_0_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_0[3] at LC_X30_Y10_N7
--operation mode is normal

Y1_psw_31_0_iv_0_0[3] = Y1_psw_o[3] # !X1_regs_wr_en_o_3_iv_1 & (X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0);


--Y1_psw_31_0_iv_0_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_3_a[3] at LC_X32_Y10_N6
--operation mode is normal

Y1_psw_31_0_iv_0_3_a[3] = Y1L4052 & !Y1L1153 & (X1_regs_wr_en_o_3_iv_0 # Y1L7053) # !Y1L4052 & (X1_regs_wr_en_o_3_iv_0 # Y1L7053 # !Y1L1153);


--M1_s_recv_sh[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[3] at LC_X24_Y9_N5
--operation mode is normal

M1_s_recv_sh[3]_lut_out = M1_s_recv_sh[4] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[3] = DFFEA(M1_s_recv_sh[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--Y1_N_2240_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2240_i at LC_X30_Y12_N3
--operation mode is normal

Y1_N_2240_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1L3793;


--N1_s_counth0_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2 at LC_X42_Y7_N2
--operation mode is arithmetic

N1_s_counth0_2_lut_out = N1_s_counth0_2 $ !N1L62;
N1_s_counth0_2_sload_eqn = (!N1_un1_s_tf115_13 & Y1L8643Q) # (N1_un1_s_tf115_13 & N1_s_counth0_2_lut_out);
N1_s_counth0_2_reg_input = N1_s_counth0_2_sload_eqn & N1_N_4645_i;
N1_s_counth0_2 = DFFEA(N1_s_counth0_2_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L03 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2~COUT0 at LC_X42_Y7_N2
--operation mode is arithmetic

N1L03_cout_0 = N1_s_counth0_2 & !N1L62;
N1L03 = CARRY(N1L03_cout_0);

--N1L13 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2~COUT1 at LC_X42_Y7_N2
--operation mode is arithmetic

N1L13_cout_1 = N1_s_counth0_2 & !N1L72;
N1L13 = CARRY(N1L13_cout_1);


--Y1_s_p2_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[3] at LC_X44_Y15_N6
--operation mode is normal

Y1_s_p2_i[3]_lut_out = !p2_i[3];
Y1_s_p2_i[3] = DFFEA(Y1_s_p2_i[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_10[3] at LC_X39_Y11_N1
--operation mode is normal

Y1_s_reg_data_10[3] = Y1L1842Q & N1_s_countl1_3 # !Y1L1842Q & Y1L542Q;


--Y1_s_reg_data_35_13_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[3] at LC_X37_Y6_N3
--operation mode is normal

Y1_s_reg_data_35_13_0[3] = Y1_s_reg_data_35_13_0_c[3] & (Y1_gprbit_15[3] # !Y1L1842Q) # !Y1_s_reg_data_35_13_0_c[3] & Y1L1842Q & Y1_gprbit_11[3];


--Y1_s_reg_data_35_6_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[3] at LC_X37_Y6_N7
--operation mode is normal

Y1_s_reg_data_35_6_0[3] = Y1_s_reg_data_35_6_0_c[3] & (Y1_gprbit_14[3] # !Y1L1842Q) # !Y1_s_reg_data_35_6_0_c[3] & Y1_gprbit_10[3] & Y1L1842Q;


--Y1_s_reg_data_35_15_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[3] at LC_X37_Y8_N6
--operation mode is normal

Y1_s_reg_data_35_15_0_c[3] = Y1L3742Q & (Y1L5742Q # Y1_s_reg_data_35_10_0[3]) # !Y1L3742Q & !Y1L5742Q & Y1_s_reg_data_35_3_0[3];


--Y1_N_3151_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3151_i at LC_X25_Y12_N2
--operation mode is normal

Y1_N_3151_i = Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L8693 & Y1_un1_s_adr_9;


--Y1_psw_31_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0[5] at LC_X27_Y14_N7
--operation mode is normal

Y1_psw_31_0[5] = Y1L7053 # !Y1_psw_31_0_a[5] # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1_psw_o_i_m_0_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_1[5] at LC_X28_Y11_N3
--operation mode is normal

Y1_psw_o_i_m_0_1[5] = Y1_psw_o_i_m_0_0[5] & (Y1_psw_o[5] # !Y1_un1_gprbit_1528_75_0_a2 & !Y1_un1_gprbit_1528_55_0_a2);


--Y1_psw_31_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[5] at LC_X27_Y12_N8
--operation mode is normal

Y1_psw_31_1[5] = Y1_psw_31_0[5] & Y1_psw_31_1_0[5] & (Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_c_s);


--N1_s_countl0_33_u_i[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[5] at LC_X42_Y8_N7
--operation mode is normal

N1_s_countl0_33_u_i[5] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_5 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L7743Q);


--N1_s_counth0_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5 at LC_X42_Y7_N5
--operation mode is arithmetic

N1_s_counth0_5_carry_eqn = (!N1_s_counth0_cout[4] & GND) # (N1_s_counth0_cout[4] & VCC);
N1_s_counth0_5_lut_out = N1_s_counth0_5 $ N1_s_counth0_5_carry_eqn;
N1_s_counth0_5_sload_eqn = (!N1_un1_s_tf115_13 & Y1L7743Q) # (N1_un1_s_tf115_13 & N1_s_counth0_5_lut_out);
N1_s_counth0_5_reg_input = N1_s_counth0_5_sload_eqn & N1_N_4645_i;
N1_s_counth0_5 = DFFEA(N1_s_counth0_5_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L24 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5~COUT0 at LC_X42_Y7_N5
--operation mode is arithmetic

N1L24_cout_0 = !N1_s_counth0_cout[4] # !N1_s_counth0_5;
N1L24 = CARRY(N1L24_cout_0);

--N1L34 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5~COUT1 at LC_X42_Y7_N5
--operation mode is arithmetic

N1L34_cout_1 = !N1_s_counth0_cout[4] # !N1_s_counth0_5;
N1L34 = CARRY(N1L34_cout_1);


--Y1_scon_0_10_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_0_a[5] at LC_X27_Y7_N7
--operation mode is normal

Y1_scon_0_10_0_a[5] = Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv_7[3] & !Y1L0152 & Y1_un1_gprbit_1528_76_s;


--Y1_gprbit_15[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[5] at LC_X34_Y8_N9
--operation mode is normal

Y1_gprbit_15[5]_lut_out = Y1_s_adr_1_iv[4] & Y1L9253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_15_6_i_m3_a[5];
Y1_gprbit_15[5] = DFFEA(Y1_gprbit_15[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_11[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[5] at LC_X35_Y8_N7
--operation mode is normal

Y1_gprbit_11[5]_lut_out = Y1_s_adr_1_iv[4] & Y1L9253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_11_6_i_m3_a[5];
Y1_gprbit_11[5] = DFFEA(Y1_gprbit_11[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[5] at LC_X39_Y8_N0
--operation mode is normal

Y1_s_reg_data_35_13_0_c[5] = Y1L9742Q & (Y1_gprbit_15[5] # !Y1L5742Q) # !Y1L9742Q & Y1L5742Q & Y1_gprbit_11[5];


--Y1_gprbit_14[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[5] at LC_X32_Y6_N8
--operation mode is normal

Y1_gprbit_14[5]_lut_out = Y1L9253 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_14_6_i_m3_a[5]) # !Y1L9253 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_14_6_i_m3_a[5];
Y1_gprbit_14[5] = DFFEA(Y1_gprbit_14[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_10[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[5] at LC_X32_Y5_N4
--operation mode is normal

Y1_gprbit_10[5]_lut_out = Y1_s_adr_1_iv[4] & Y1L9253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_10_6_i_m3_a[5];
Y1_gprbit_10[5] = DFFEA(Y1_gprbit_10[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1_s_reg_data_35_6_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[5] at LC_X37_Y7_N2
--operation mode is normal

Y1_s_reg_data_35_6_0_c[5] = Y1L9742Q & (Y1_gprbit_14[5] # !Y1L5742Q) # !Y1L9742Q & Y1_gprbit_10[5] & Y1L5742Q;


--Y1_s_reg_data_35_10_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[5] at LC_X40_Y8_N2
--operation mode is normal

Y1_s_reg_data_35_10_0[5] = Y1_s_reg_data_35_10_0_c[5] & (Y1_gprbit_7[5] # !Y1L5742Q) # !Y1_s_reg_data_35_10_0_c[5] & Y1L5742Q & Y1_gprbit_3[5];


--Y1_s_reg_data_35_3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[5] at LC_X34_Y5_N9
--operation mode is normal

Y1_s_reg_data_35_3_0[5] = Y1_s_reg_data_35_3_0_c[5] & (Y1_gprbit_6[5] # !Y1L5742Q) # !Y1_s_reg_data_35_3_0_c[5] & Y1_gprbit_2[5] & Y1L5742Q;


--Y1_un1_gprbit_1527_91_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_91_0_a3_a at LC_X28_Y15_N3
--operation mode is normal

Y1_un1_gprbit_1527_91_0_a3_a = !Y1L7053 & Y1L4052 & Y1L1153 & Y1_un1_gprbit_1527_47_0_a2_0;


--Y1_s_ti_edge[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_edge[0] at LC_X45_Y9_N2
--operation mode is normal

Y1_s_ti_h2_0__Z_qfbk = Y1_s_ti_h2_0__Z;
Y1_s_ti_edge[0] = Y1_s_ti_h1[0] & !Y1_s_ti_h2_0__Z_qfbk;

--Y1_s_ti_h2_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2_0__Z at LC_X45_Y9_N2
--operation mode is normal

Y1_s_ti_h2_0__Z_sload_eqn = Y1_s_ti_h1[0];
Y1_s_ti_h2_0__Z = DFFEA(Y1_s_ti_h2_0__Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_G_370 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_370 at LC_X27_Y7_N6
--operation mode is normal

Y1_G_370 = Y1L1153 & Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1528_76_s;


--Y1_scon_0_1_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_1_Z[0] at LC_X29_Y8_N1
--operation mode is normal

Y1_s_ri_h2_0__Z_qfbk = Y1_s_ri_h2_0__Z;
Y1_scon_0_1_Z[0] = !Y1_scon_0_0 & (Y1_s_ri_h2_0__Z_qfbk # !Y1_s_ri_h1[0]);

--Y1_s_ri_h2_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2_0__Z at LC_X29_Y8_N1
--operation mode is normal

Y1_s_ri_h2_0__Z_sload_eqn = Y1_s_ri_h1[0];
Y1_s_ri_h2_0__Z = DFFEA(Y1_s_ri_h2_0__Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_state_i_19_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_19_0_a2_2_a at LC_X34_Y17_N0
--operation mode is normal

X1_un1_state_i_19_0_a2_2_a = !Y1_command_o_0 & !Y1L6932 & (Y1L6832 $ Y1L6732);


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] at LC_X27_Y17_N9
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] = !Y1L3632 & Y1L6832 & Y1L6663Q & !Y1L6932;


--X1_un1_s_intblock_102_i_a6_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_2 at LC_X32_Y26_N1
--operation mode is normal

X1_un1_s_intblock_102_i_a6_2 = Y1L3632 & X1_un1_s_instr_category_7_i_a6_0_1 & !Y1L2932 & X1_un1_s_intblock_102_i_a6_2_a;


--X1_un1_s_intblock_102_i_a6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6 at LC_X32_Y26_N5
--operation mode is normal

X1_un1_s_intblock_102_i_a6 = Y1L1763Q & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & !X1_un1_s_intblock_102_i_o6_2;


--X1_un1_s_intblock_102_i_a6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_0 at LC_X31_Y26_N1
--operation mode is normal

X1_un1_s_intblock_102_i_a6_0 = !X1_un1_s_intblock_102_i_o6_1_0 & (Y1L6763Q & !E1_prog_data_o_3 # !Y1L6763Q & !Y1_s_ir_3);


--X1_un1_s_intblock_102_i_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_0_0 at LC_X33_Y25_N9
--operation mode is normal

X1_un1_s_intblock_102_i_a2_0_0 = Y1L6763Q & E1_prog_data_o_3 # !Y1L6763Q & Y1_s_ir_3 & Y1_s_ir_5;


--X1_un1_s_intblock_102_i_o3_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o3_0_a at LC_X33_Y26_N6
--operation mode is normal

X1_un1_s_intblock_102_i_o3_0_a = !Y1_command_o_3 & (!X1_un1_s_intblock_102_i_o2_2_4 # !X1_un1_s_intblock_102_i_o6_1_0 # !X1_un1_s_intblock_102_i_o2_2_3);


--X1_un1_un333_s_instr_category_1_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_3 at LC_X30_Y22_N8
--operation mode is normal

X1_un1_un333_s_instr_category_1_3 = !X1_un4394_s_instr_category_0_a3_0_a2 & !X1_un1_un333_s_instr_category_1_3_a & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_N_2446_i_i_o2);


--X1_pc_inc_en_o_0_iv_0_a2_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0[3] at LC_X30_Y22_N9
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a2_0[3] = Y1L6763Q & !X1_un4_s_intblock_0 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_pc_inc_en_o_0_iv_0_a2_0_a[3];


--X1_un1_un1406_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1406_s_instr_category_1 at LC_X26_Y23_N2
--operation mode is normal

X1_un1_un1406_s_instr_category_1 = !X1_data_mux_o_1_iv_0_a2_3_0[3] & !X1_un12926_s_instr_category_0_a3_0_a2 & !X1_un12684_s_instr_category_0_a3_0_a2 & !Y1_b42;


--X1_state_i_m_28_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_28_1[2] at LC_X31_Y24_N9
--operation mode is normal

X1_state_i_m_28_1[2] = X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & (X1_N_2433_i_i # !X1_N_2453_i_i_o2) # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (X1_N_2433_i_i # !X1_N_2453_i_i_o2);


--X1_state_i_m_28_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_28_2[2] at LC_X31_Y24_N1
--operation mode is normal

X1_state_i_m_28_2[2] = X1_state_i_m_28_2_a[2] & (!X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !Y1L6932);


--X1_pc_inc_en_o_2_iv_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_1[0] at LC_X31_Y25_N3
--operation mode is normal

X1_pc_inc_en_o_2_iv_1[0] = !X1_un10_s_intblock_m_3 & (!Y1_state_o_0 # !X1_un4_s_intblock_0);


--X1_un1_s_intblock_102_i_a3_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a3_1_0 at LC_X36_Y25_N5
--operation mode is normal

X1_un1_s_intblock_102_i_a3_1_0 = !Y1_state_o_0 & !Y1L1763Q & !Y1L6763Q & !Y1L6663Q;


--X1_pc_inc_en_o_2_iv_0_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0_Z[0] at LC_X36_Y26_N2
--operation mode is normal

X1_pc_inc_en_o_2_iv_0_Z[0] = !X1_pc_inc_en_o_2_iv_0_a[0] & (X1_un4_s_intblock_0 # X1_un1_s_intblock_86_0_o2_0_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] at LC_X35_Y17_N8
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] = X1_un7558_s_instr_category_0_a2_0_a2_s & (Y1L6732 $ X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1]);


--X1_alu_cmd_o_2_iv_0_a3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_0_a[5] at LC_X31_Y20_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_0_a[5] = !Y1L3632 # !Y1L7532 # !Y1L1763Q # !Y1_state_o_i_0;


--X1_alu_cmd_o_2_iv_0_a3_5_1_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_5_1_a[5] at LC_X30_Y22_N3
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_5_1_a[5] = Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0 # !Y1_state_o_i_0;


--X1_alu_cmd_o_2_iv_0_a3_3_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_3_1[5] at LC_X31_Y20_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_3_1[5] = Y1L6663Q & Y1L2932 & Y1L7532 & !Y1L3632;


--X1_alu_cmd_o_2_iv_0_a3_2_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_2_0[5] at LC_X30_Y22_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_2_0[5] = Y1L6663Q & Y1L3632 & !Y1L7532 & X1_alu_cmd_o_2_iv_0_a3_2_0_a[5];


--X1_alu_cmd_o_2_iv_0_o4_0_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0_a[5] at LC_X32_Y20_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_0_0_a[5] = !Y1L6932 & !X1L773 & (Y1_state_o_i_0 # Y1_command_o_0);


--X1_alu_cmd_o_2_iv_0_o4_3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_3_a[5] at LC_X31_Y20_N6
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_3_a[5] = E1_prog_data_o_6 & Y1L1932 # !E1_prog_data_o_6 & (Y1L6763Q & X1_N_2399_i_i_o2 # !Y1L6763Q & Y1L1932);


--X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_6_a[1] at LC_X34_Y22_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] = !E1_prog_data_o_7 # !Y1L6763Q;


--X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_5_a[1] at LC_X34_Y20_N1
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] = Y1L6832 & !Y1L6932 & Y1L6732 & !X1L4281;


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] at LC_X34_Y20_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & !Y1L6932 & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 # !X1_N_2442_i_i_o2) # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 # !X1_N_2442_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] at LC_X33_Y19_N7
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] = X1_un1_state_i_39_0_0_o2_0_o2 & (!Y1L3632 # !Y1L6663Q) # !Y1L1763Q;


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] at LC_X33_Y19_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] = !X1_N_2442_i_i_o2 & (!X1_N_2380_i_i_o2 # !Y1L6832) # !X1L594;


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] at LC_X34_Y21_N9
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] = !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & (Y1L6932 # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !Y1L6832);


--X1_un1_s_intblock_75_i_i2_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_75_i_i2_i_a2_a at LC_X32_Y21_N8
--operation mode is normal

X1_un1_s_intblock_75_i_i2_i_a2_a = !Y1L6832 & Y1L7663Q & Y1L3632 & !Y1_command_o_3;


--X1_un9757_s_instr_category_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un9757_s_instr_category_0_a2 at LC_X30_Y19_N4
--operation mode is normal

X1_un9757_s_instr_category_0_a2 = X1_un611_s_instr_category_2_0_a2_0_0_a2_i & !Y1L2932 & X1_un9757_s_instr_category_0_a2_a & Y1L8632;


--X1_un1_s_intblock_31_0_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_31_0_a2_0_a2_0 at LC_X31_Y21_N4
--operation mode is normal

X1_un1_s_intblock_31_0_a2_0_a2_0 = X1_un1_state_i_227_0_0_a3_1_0 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_N_2380_i_i_o2 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_alu_cmd_o_1_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0[0] at LC_X31_Y21_N0
--operation mode is normal

X1_alu_cmd_o_1_0[0] = X1_un1_state_i_39_0_0_o2_0_o2 # !X1_N_2446_i_i_o2 & X1_alu_cmd_o_1_0_a[0] # !X1_un4_s_intblock_0_0;


--X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] at LC_X34_Y22_N4
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] = Y1L3632 & !Y1L2932 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_N_2380_i_i_o2;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] at LC_X31_Y22_N0
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] = X1L4561 & Y1L6763Q # !X1L4561 & (E1_prog_data_o_3 # !E1_prog_data_o_2 # !Y1L6763Q);


--X1_un1_state_i_39_i_a2_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_39_i_a2_i_a2 at LC_X31_Y21_N7
--operation mode is normal

X1_un1_state_i_39_i_a2_i_a2 = !Y1L6832 & X1_N_2442_i_i_o2 & !X1_un1_state_i_39_0_0_o2_0_o2 & !X1L1381;


--U1_op_b_o_1_0_o2_0_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_2_a[0] at LC_X40_Y18_N1
--operation mode is normal

U1_op_b_o_1_0_o2_0_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_0_0 & (X1_alu_cmd_o_3_iv_0 $ X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_op_b_o_1_0_o2_0_1_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_1_a[0] at LC_X40_Y18_N4
--operation mode is normal

U1_op_b_o_1_0_o2_0_1_a[0] = U1L55 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !X1_alu_cmd_o_2_iv_0_2_0 # !X1_alu_cmd_o_2_iv_0_5_m6_i;


--U1_op_a_o_iv_0_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3[0] at LC_X41_Y14_N2
--operation mode is normal

U1_op_a_o_iv_0_0_a2_3[0] = X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0;


--U1_op_a_o_iv_0_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_2[0] at LC_X41_Y14_N5
--operation mode is normal

U1_op_a_o_iv_0_0_a2_2[0] = !X1L564 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_2_iv_0_0 & U1_op_a_o_iv_0_0_a2_2_a[0];


--U1_op_a_o_iv_0_0_a2_11[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_11[0] at LC_X37_Y18_N6
--operation mode is normal

U1_op_a_o_iv_0_0_a2_11[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_0_0;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_a7 at LC_X38_Y18_N3
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7 = X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7_a;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_0 at LC_X41_Y18_N3
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_0 = X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_cy_o_0_iv_0_a2_8[0]) # !X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_1_0 at LC_X41_Y18_N9
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i $ (X1_alu_cmd_o_3_iv_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0) # !U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a;


--U1_op_a_o_iv_0_0_a2_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_0_0_a[1] at LC_X42_Y14_N5
--operation mode is normal

U1_op_a_o_iv_0_0_a2_0_0_a[1] = !U1_op_a_o_iv_0_0_a2_2[0] & (!U1_op_a_o_iv_0_0_a2_3[0] # !U1L511) # !E1_prog_data_o_1;


--N1_tf0_o is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|tf0_o at LC_X25_Y6_N9
--operation mode is normal

N1_tf0_o_lut_out = N1_un2_s_tmr_ctr1_en_9_i_a2_0 # N1_un2_s_tmr_ctr1_en_9_i_o2 # N1_un1_s_tf115_10_i_a2 & N1_un2_s_tmr_ctr1_en_2_1;
N1_tf0_o = DFFEA(N1_tf0_o_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un2_s_tmr_ctr0_en_0_a2_0, , );


--Y1_s_int0_h1_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1_i_0[0] at LC_X26_Y14_N8
--operation mode is normal

Y1_s_int0_h1_i_0[0]_lut_out = !int0_i[0];
Y1_s_int0_h1_i_0[0] = DFFEA(Y1_s_int0_h1_i_0[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_tcon_0_13_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[0] at LC_X30_Y8_N1
--operation mode is normal

Y1_tcon_0_13_0[0] = Y1_un92_s_adr_5_i_i_o3 & (Y1_tcon_0_13_0_a[0] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[0] & Y1_tcon_0[0]) # !Y1_un92_s_adr_5_i_i_o3 & Y1_tcon_0[0];


--Y1_psw_31_0_iv_1tt_6_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1tt_6_m1_e at LC_X29_Y13_N6
--operation mode is normal

Y1_psw_31_0_iv_1tt_6_m1_e = !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_3_iv_1 & Y1_psw_31_0_iv_1tt_6_m1_e_2 & !X1_regs_wr_en_o_2_iv_0;


--Y1_tcon_0_13_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[2] at LC_X36_Y10_N4
--operation mode is normal

Y1_tcon_0_13_0_a[2] = Y1_s_adr_1_iv_0_0 & !Y1L0152 & !Y1_s_adr_1_iv_7[3] & Y1_psw_31_0_iv_0_a2_7_1[3];


--Y1_G_371 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_371 at LC_X25_Y11_N1
--operation mode is normal

Y1_G_371 = !Y1_s_adr_1_iv_7[3] & Y1L4152 & !Y1_s_adr_1_iv[4] & Y1_G_371_a;


--Y1_tcon_0_13_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[6] at LC_X26_Y11_N0
--operation mode is normal

Y1_tcon_0_13_0_a[6] = !Y1L0152 & !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0;


--Y1_G_367_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s at LC_X25_Y11_N4
--operation mode is normal

Y1_G_367_s = Y1L4052 & !Y1L7053 & Y1_s_adr_1_iv[4] & Y1L11;


--Y1_tcon_0_13_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[4] at LC_X31_Y7_N1
--operation mode is normal

Y1_tcon_0_13_a[4] = Y1_un1_gprbit_1528_68_s & (Y1_G_365 & !Y1_s_bdata_12_0 # !Y1_G_365 & !Y1_tcon_0_4) # !Y1_un1_gprbit_1528_68_s & !Y1_tcon_0_4;


--Y1_s_p0_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[1] at LC_X42_Y16_N5
--operation mode is normal

Y1_s_p0_i[1]_lut_out = !p0_i[1];
Y1_s_p0_i[1] = DFFEA(Y1_s_p0_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_N_2201_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2201_i at LC_X29_Y12_N9
--operation mode is normal

Y1_N_2201_i = Y1_un1_gprbit_1529 # Y1_un1_s_adr_15 & Y1_N_3447_i_0_a2;


--Y1_psw_o_i_m_d_d[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_d[2] at LC_X25_Y13_N9
--operation mode is normal

Y1_psw_o_i_m_d_d[2] = !Y1_psw_o_2 & Y1_un1_gprbit_1528_46_0_a2_0_s & !Y1L0152 & !Y1_psw_o_i_m_d_d_a[2];


--Y1_psw_o_i_m_d_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_c[2] at LC_X28_Y9_N2
--operation mode is normal

Y1_psw_o_i_m_d_c[2] = !Y1_psw_o_2 & (Y1_un1_gprbit_1528_89 # Y1_un1_gprbit_1528_44 # !Y1_psw_31_1_s_0[2]);


--Y1_psw_o_i_m_d_0_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_0_2[2] at LC_X28_Y9_N8
--operation mode is normal

Y1_psw_o_i_m_d_0_2[2] = Y1_psw_o_i_m_d_0_0[2] & !Y1_s_bdata_i_m_0 & (Y1L0253 # !Y1_un1_gprbit_1527_27_0_a2);


--Y1_psw_o_i_m_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c[2] at LC_X28_Y9_N4
--operation mode is normal

Y1_psw_o_i_m_c[2] = Y1_un1_regs_wr_en_i_6_i_o2_1_0 & !Y1_psw_o_2 & !Y1_un1_gprbit_1527_27_0_a2 & !Y1_un1_regs_wr_en_i_6_i_a2_0;


--Y1_N_2199_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2199_i at LC_X29_Y12_N1
--operation mode is normal

Y1_N_2199_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_42_3_i;


--M1_un1_s_recv_state_14_0_o3_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_6 at LC_X44_Y17_N6
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_6 = !M1_s_recv_sh_59_i_a3[0] & !I_440 & (M1_un1_s_recv_state_14_0_o3_6_a # !M1_un1_s_recv_state_12_0_o3);


--M1_un1_s_recv_state_14_0_o3_7 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_7 at LC_X45_Y18_N6
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_7 = M1_un1_s_recv_state_14_0_o3_1_0 & M1_un1_s_recv_state_14_0_o3_7_a & !M1_un1_s_recv_state_14_0_a3_0 & M1_un1_s_recv_state_14_0_o3_0_0;


--M1_un1_un18_s_mode_19_0_o3_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_o3_3 at LC_X44_Y13_N4
--operation mode is normal

M1_un1_un18_s_mode_19_0_o3_3 = !M1_s_recv_state[0] & !Y1_scon_0_0;


--M1_un1_un18_s_mode_19_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_a2_0_0 at LC_X44_Y13_N6
--operation mode is normal

M1_un1_un18_s_mode_19_0_a2_0_0 = M1_s_recv_state[3] & Y1_scon_0_6 & M1_s_recv_state[1] & M1_un1_un22_s_mode_51_i_a3_6;


--M1_un1_un18_s_mode_19_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_a2_0_2 at LC_X44_Y14_N5
--operation mode is normal

M1_un1_un18_s_mode_19_0_a2_0_2 = !M1_s_recv_state[0] & M1_un1_un18_s_mode_19_0_a2_0_2_a & !Y1_scon_0_6 & Y1_scon_0_7;


--Y1_s_bit_data_12_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_3_0_c at LC_X42_Y16_N2
--operation mode is normal

Y1_s_bit_data_12_3_0_c = Y1L2942Q & (Y1L3742Q # Y1_acc_2) # !Y1L2942Q & !Y1_s_p2_i[2] & !Y1L3742Q;


--Y1_s_p2_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[1] at LC_X29_Y16_N9
--operation mode is normal

Y1_s_p2_i[1]_lut_out = !p2_i[1];
Y1_s_p2_i[1] = DFFEA(Y1_s_p2_i[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_bit_data_7_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_3_0_c at LC_X27_Y15_N9
--operation mode is normal

Y1_s_bit_data_7_3_0_c = Y1L2942Q & (Y1_acc_0 # Y1L3742Q) # !Y1L2942Q & !Y1_s_p2_i[0] & !Y1L3742Q;


--Y1_gprbit_7[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[5] at LC_X33_Y7_N7
--operation mode is normal

Y1_gprbit_7[5]_lut_out = Y1L9253 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_7_6_i_m3_a[5]) # !Y1L9253 & !Y1_gprbit_7_6_i_m3_a[5] & !Y1_s_adr_1_iv[4];
Y1_gprbit_7[5] = DFFEA(Y1_gprbit_7[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4486_i, , );


--Y1_un156_s_bit_data_13_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[5] at LC_X39_Y8_N5
--operation mode is normal

Y1_un156_s_bit_data_13_c[5] = Y1L2942Q & (Y1L648Q # Y1L3842Q) # !Y1L2942Q & Y1_gprbit_5[5] & !Y1L3842Q;


--Y1_gprbit_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[5] at LC_X32_Y7_N8
--operation mode is normal

Y1_gprbit_3[5]_lut_out = Y1_s_adr_1_iv[4] & Y1L9253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_3_6_i_m3_a[5];
Y1_gprbit_3[5] = DFFEA(Y1_gprbit_3[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4490_i, , );


--Y1_un156_s_bit_data_10_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[5] at LC_X39_Y8_N8
--operation mode is normal

Y1_un156_s_bit_data_10_c[5] = Y1L2942Q & (Y1L3842Q # Y1L207Q) # !Y1L2942Q & !Y1L3842Q & Y1_gprbit_1[5];


--Y1_gprbit_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[5] at LC_X34_Y7_N2
--operation mode is normal

Y1_gprbit_6[5]_lut_out = Y1_s_adr_1_iv[4] & Y1L9253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_6_6_i_m3_a[5];
Y1_gprbit_6[5] = DFFEA(Y1_gprbit_6[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4471_i, , );


--Y1_un156_s_bit_data_6_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[5] at LC_X34_Y4_N1
--operation mode is normal

Y1_un156_s_bit_data_6_c[5] = Y1L2942Q & (Y1_gprbit_10[5] # Y1L8842Q) # !Y1L2942Q & !Y1L8842Q & Y1_gprbit_2[5];


--Y1L818 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_5__Z~2 at LC_X36_Y11_N7
--operation mode is normal

Y1L818 = Y1_s_adr_1_iv_0_0 & Y1L9253 # !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[5];


--Y1_un156_s_bit_data_3_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[5] at LC_X34_Y4_N6
--operation mode is normal

Y1_un156_s_bit_data_3_c[5] = Y1L2942Q & (Y1L8842Q # Y1L556Q) # !Y1L2942Q & !Y1L8842Q & Y1L103Q;


--Y1_un156_s_bit_data_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[1] at LC_X35_Y6_N4
--operation mode is normal

Y1_un156_s_bit_data_3[1] = Y1_un156_s_bit_data_3_c[1] & (Y1_gprbit_10[1] # !Y1L2942Q) # !Y1_un156_s_bit_data_3_c[1] & Y1L746Q & Y1L2942Q;


--Y1_un156_s_bit_data_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[1] at LC_X35_Y3_N6
--operation mode is normal

Y1_un156_s_bit_data_6[1] = Y1_un156_s_bit_data_6_c[1] & (Y1_gprbit_14[1] # !Y1L3842Q) # !Y1_un156_s_bit_data_6_c[1] & Y1L3842Q & Y1_gprbit_6[1];


--Y1_un156_s_bit_data_10[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[1] at LC_X38_Y6_N4
--operation mode is normal

Y1_un156_s_bit_data_10[1] = Y1_un156_s_bit_data_10_c[1] & (Y1_gprbit_13[1] # !Y1L2942Q) # !Y1_un156_s_bit_data_10_c[1] & Y1_gprbit_9[1] & Y1L2942Q;


--Y1_un156_s_bit_data_13[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[1] at LC_X33_Y5_N2
--operation mode is normal

Y1_un156_s_bit_data_13[1] = Y1_un156_s_bit_data_13_c[1] & (Y1_gprbit_15[1] # !Y1L8842Q) # !Y1_un156_s_bit_data_13_c[1] & Y1L8842Q & Y1L126Q;


--Y1_gprbit_14[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[7] at LC_X33_Y9_N5
--operation mode is normal

Y1_gprbit_14[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_14[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_14[7] = DFFEA(Y1_gprbit_14[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_10[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[7] at LC_X32_Y5_N2
--operation mode is normal

Y1_gprbit_10[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_10[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_10[7] = DFFEA(Y1_gprbit_10[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1_un156_s_bit_data_6_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[7] at LC_X36_Y3_N0
--operation mode is normal

Y1_un156_s_bit_data_6_c[7] = Y1L8842Q & (Y1L106Q # Y1L2942Q) # !Y1L8842Q & Y1L504Q & !Y1L2942Q;


--Y1_gprbit_12[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[7] at LC_X36_Y9_N6
--operation mode is normal

Y1_gprbit_12[7]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[7] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_12_6_a[7]);
Y1_gprbit_12[7] = DFFEA(Y1_gprbit_12[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4487_i, , );


--Y1L235 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_7__Z~2 at LC_X36_Y9_N9
--operation mode is normal

Y1L235 = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[7] # !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_4_6_a[7]);


--Y1_un156_s_bit_data_3_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[7] at LC_X37_Y5_N9
--operation mode is normal

Y1_un156_s_bit_data_3_c[7] = Y1L2942Q & (Y1_gprbit_8[7] # Y1L8842Q) # !Y1L2942Q & Y1L503Q & !Y1L8842Q;


--Y1_un156_s_bit_data_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[3] at LC_X37_Y6_N9
--operation mode is normal

Y1_un156_s_bit_data_6[3] = Y1_un156_s_bit_data_6_c[3] & (Y1_gprbit_14[3] # !Y1L2942Q) # !Y1_un156_s_bit_data_6_c[3] & Y1_gprbit_10[3] & Y1L2942Q;


--Y1_un156_s_bit_data_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[3] at LC_X38_Y5_N3
--operation mode is normal

Y1_un156_s_bit_data_3[3] = Y1_un156_s_bit_data_3_c[3] & (Y1_gprbit_12[3] # !Y1L8842Q) # !Y1_un156_s_bit_data_3_c[3] & Y1L8842Q & Y1_gprbit_4[3];


--Y1_un156_s_bit_data_13[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[3] at LC_X38_Y6_N2
--operation mode is normal

Y1_un156_s_bit_data_13[3] = Y1_un156_s_bit_data_13_c[3] & (Y1_gprbit_15[3] # !Y1L2942Q) # !Y1_un156_s_bit_data_13_c[3] & Y1_gprbit_11[3] & Y1L2942Q;


--Y1_un156_s_bit_data_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[3] at LC_X39_Y7_N3
--operation mode is normal

Y1_un156_s_bit_data_10[3] = Y1_un156_s_bit_data_10_c[3] & (Y1_gprbit_13[3] # !Y1L8842Q) # !Y1_un156_s_bit_data_10_c[3] & Y1L545Q & Y1L8842Q;


--Y1_un156_s_bit_data_10[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[7] at LC_X41_Y8_N8
--operation mode is normal

Y1_un156_s_bit_data_10[7] = Y1_un156_s_bit_data_10_c[7] & (Y1_gprbit_7[7] # !Y1L3842Q) # !Y1_un156_s_bit_data_10_c[7] & Y1_gprbit_3[7] & Y1L3842Q;


--Y1_un156_s_bit_data_13[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[7] at LC_X38_Y8_N2
--operation mode is normal

Y1_un156_s_bit_data_13[7] = Y1_un156_s_bit_data_13_c[7] & (Y1_gprbit_15[7] # !Y1L3842Q) # !Y1_un156_s_bit_data_13_c[7] & Y1_gprbit_11[7] & Y1L3842Q;


--Y1_un156_s_bit_data_10[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[6] at LC_X36_Y4_N0
--operation mode is normal

Y1_un156_s_bit_data_10[6] = Y1_un156_s_bit_data_10_c[6] & (Y1L158Q # !Y1L2942Q) # !Y1_un156_s_bit_data_10_c[6] & Y1L707Q & Y1L2942Q;


--Y1_un156_s_bit_data_13[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[6] at LC_X36_Y4_N5
--operation mode is normal

Y1_un156_s_bit_data_13[6] = Y1_un156_s_bit_data_13_c[6] & (Y1_gprbit_15[6] # !Y1L8842Q) # !Y1_un156_s_bit_data_13_c[6] & Y1L8842Q & Y1_gprbit_7[6];


--Y1_un156_s_bit_data_15_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_c[6] at LC_X36_Y5_N9
--operation mode is normal

Y1_un156_s_bit_data_15_c[6] = Y1L3842Q & (Y1L9742Q # Y1_un156_s_bit_data_13[2]) # !Y1L3842Q & !Y1L9742Q & Y1_un156_s_bit_data_10[2];


--Y1_un156_s_bit_data_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[2] at LC_X35_Y5_N4
--operation mode is normal

Y1_un156_s_bit_data_7[2] = Y1L8842Q & Y1_un156_s_bit_data_6[2] # !Y1L8842Q & Y1_un156_s_bit_data_3[2];


--Y1_un156_s_bit_data_15_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_a[2] at LC_X34_Y3_N5
--operation mode is normal

Y1_un156_s_bit_data_15_a[2] = Y1L2942Q & !Y1_un156_s_bit_data_6[6] # !Y1L2942Q & !Y1_un156_s_bit_data_3[6];


--Y1_un156_s_bit_data_13_0_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_0_i_m2[0] at LC_X35_Y7_N7
--operation mode is normal

Y1_un156_s_bit_data_13_0_i_m2[0] = Y1_un156_s_bit_data_13_0_i_m2_c[0] & (Y1_gprbit_15[0] # !Y1L8842Q) # !Y1_un156_s_bit_data_13_0_i_m2_c[0] & Y1L8842Q & Y1_gprbit_7[0];


--Y1_un156_s_bit_data_10_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_0[0] at LC_X37_Y6_N5
--operation mode is normal

Y1_un156_s_bit_data_10_0[0] = Y1_un156_s_bit_data_10_0_c[0] & (Y1_gprbit_13[0] # !Y1L8842Q) # !Y1_un156_s_bit_data_10_0_c[0] & Y1L535Q & Y1L8842Q;


--Y1_un156_s_bit_data_15_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_0_c[0] at LC_X38_Y5_N8
--operation mode is normal

Y1_un156_s_bit_data_15_0_c[0] = Y1L3842Q & (Y1L1842Q # Y1_un156_s_bit_data_6_0_i_m2[0]) # !Y1L3842Q & !Y1L1842Q & Y1_un156_s_bit_data_3_0[0];


--Y1_un156_s_bit_data_15_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_a[4] at LC_X39_Y5_N7
--operation mode is normal

Y1_un156_s_bit_data_15_a[4] = Y1L8842Q & !Y1_un156_s_bit_data_13[4] # !Y1L8842Q & !Y1_un156_s_bit_data_10[4];


--Y1_un156_s_bit_data_7[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[4] at LC_X38_Y5_N0
--operation mode is normal

Y1_un156_s_bit_data_7[4] = Y1_un156_s_bit_data_6[4] & (Y1L3842Q # Y1_un156_s_bit_data_3[4]) # !Y1_un156_s_bit_data_6[4] & !Y1L3842Q & Y1_un156_s_bit_data_3[4];


--N1_N_4533_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_4533_i at LC_X40_Y5_N8
--operation mode is normal

N1_N_4533_i = N1_un1_un23_s_tmr_ctr1_en_3 # !N1_un1_un23_s_tmr_ctr1_en_5_1;


--N1_un38_wt_i_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un38_wt_i_0 at LC_X28_Y5_N8
--operation mode is normal

N1_un38_wt_i_0 = !Y1_s_wt_0_1 # !Y1_all_wt_en_o_0 # !Y1_s_wt_0_0;


--N1_s_countl0_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_6 at LC_X43_Y8_N6
--operation mode is arithmetic

N1_s_countl0_6_carry_eqn = (!N1_s_countl0_cout[4] & N1L811) # (N1_s_countl0_cout[4] & N1L911);
N1_s_countl0_6_lut_out = N1_s_countl0_6 $ !N1_s_countl0_6_carry_eqn;
N1_s_countl0_6_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[6]) # (N1_un1_wt_i_7 & N1_s_countl0_6_lut_out);
N1_s_countl0_6 = DFFEA(N1_s_countl0_6_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L221 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_6~COUT0 at LC_X43_Y8_N6
--operation mode is arithmetic

N1L221_cout_0 = N1_s_countl0_6 & !N1L811;
N1L221 = CARRY(N1L221_cout_0);

--N1L321 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_6~COUT1 at LC_X43_Y8_N6
--operation mode is arithmetic

N1L321_cout_1 = N1_s_countl0_6 & !N1L911;
N1L321 = CARRY(N1L321_cout_1);


--N1_s_counth0_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6 at LC_X42_Y7_N6
--operation mode is arithmetic

N1_s_counth0_6_carry_eqn = (!N1_s_counth0_cout[4] & N1L24) # (N1_s_counth0_cout[4] & N1L34);
N1_s_counth0_6_lut_out = N1_s_counth0_6 $ !N1_s_counth0_6_carry_eqn;
N1_s_counth0_6_sload_eqn = (!N1_un1_s_tf115_13 & Y1L0843Q) # (N1_un1_s_tf115_13 & N1_s_counth0_6_lut_out);
N1_s_counth0_6_reg_input = N1_s_counth0_6_sload_eqn & N1_N_4645_i;
N1_s_counth0_6 = DFFEA(N1_s_counth0_6_reg_input, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L64 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6~COUT0 at LC_X42_Y7_N6
--operation mode is arithmetic

N1L64_cout_0 = N1_s_counth0_6 & !N1L24;
N1L64 = CARRY(N1L64_cout_0);

--N1L74 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6~COUT1 at LC_X42_Y7_N6
--operation mode is arithmetic

N1L74_cout_1 = N1_s_counth0_6 & !N1L34;
N1L74 = CARRY(N1L74_cout_1);


--M1_s_recv_sh_59_iv_0_o3_1[7] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_iv_0_o3_1[7] at LC_X44_Y12_N3
--operation mode is normal

M1_s_recv_sh_59_iv_0_o3_1[7] = I_440 & all_rxd_i[0] # !I_440 & !M1_s_recv_sh_59_iv_0_o3_1_a[7] & M1L12;


--Y1_gprbit_15[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[6] at LC_X34_Y8_N4
--operation mode is normal

Y1_gprbit_15[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_15_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_15_6_i_m3_a[6]);
Y1_gprbit_15[6] = DFFEA(Y1_gprbit_15[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_11[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[6] at LC_X35_Y8_N6
--operation mode is normal

Y1_gprbit_11[6]_lut_out = Y1_un1_gprbit_1527_4_i_2 & (Y1_s_adr_1_iv[4] & !Y1_gprbit_11_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_11_6_i_m3_a[6];
Y1_gprbit_11[6] = DFFEA(Y1_gprbit_11[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[6] at LC_X34_Y4_N7
--operation mode is normal

Y1_s_reg_data_35_13_0_c[6] = Y1L9742Q & (Y1_gprbit_15[6] # !Y1L5742Q) # !Y1L9742Q & Y1L5742Q & Y1_gprbit_11[6];


--Y1_gprbit_14[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[6] at LC_X31_Y5_N9
--operation mode is normal

Y1_gprbit_14[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_14_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_14_6_i_m3_a[6]);
Y1_gprbit_14[6] = DFFEA(Y1_gprbit_14[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_10[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[6] at LC_X31_Y5_N1
--operation mode is normal

Y1_gprbit_10[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_10_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_10_6_i_m3_a[6]);
Y1_gprbit_10[6] = DFFEA(Y1_gprbit_10[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1_s_reg_data_35_6_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[6] at LC_X31_Y5_N2
--operation mode is normal

Y1_s_reg_data_35_6_0_c[6] = Y1L9742Q & (Y1L5742Q # Y1L208Q) # !Y1L9742Q & !Y1L5742Q & Y1L066Q;


--Y1_s_reg_data_35_3_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[6] at LC_X34_Y5_N6
--operation mode is normal

Y1_s_reg_data_35_3_0[6] = Y1_s_reg_data_35_3_0_c[6] & (Y1_gprbit_6[6] # !Y1L9742Q) # !Y1_s_reg_data_35_3_0_c[6] & Y1L9742Q & Y1_gprbit_4[6];


--Y1_s_reg_data_35_10_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[6] at LC_X39_Y7_N4
--operation mode is normal

Y1_s_reg_data_35_10_0[6] = Y1_s_reg_data_35_10_0_c[6] & (Y1_gprbit_7[6] # !Y1L5742Q) # !Y1_s_reg_data_35_10_0_c[6] & Y1L5742Q & Y1_gprbit_3[6];


--N1_s_countl0_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_7 at LC_X43_Y8_N7
--operation mode is normal

N1_s_countl0_7_carry_eqn = (!N1_s_countl0_cout[4] & N1L221) # (N1_s_countl0_cout[4] & N1L321);
N1_s_countl0_7_lut_out = N1_s_countl0_7 $ N1_s_countl0_7_carry_eqn;
N1_s_countl0_7_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[7]) # (N1_un1_wt_i_7 & N1_s_countl0_7_lut_out);
N1_s_countl0_7 = DFFEA(N1_s_countl0_7_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_35_15_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[7] at LC_X41_Y11_N1
--operation mode is normal

Y1_s_reg_data_35_15_0[7] = Y1L3742Q & !Y1_s_reg_data_35_15_0_a[7] # !Y1L3742Q & Y1_s_reg_data_35_7_0[7];


--I_362_a is I_362_a at LC_X44_Y10_N6
--operation mode is normal

I_362_a = Y1_sbuf_0_4 & I_413 & !M1_s_tran_sh_5 # !Y1_sbuf_0_4 & (!M1_s_tran_sh_5 # !I_413);


--I_352 is I_352 at LC_X44_Y10_N5
--operation mode is normal

I_352 = Y1_scon_0_6 & (I_405 & I_352_a # !I_405 & !Y1_sbuf_0_4) # !Y1_scon_0_6 & I_352_a;


--Y1_un1_gprbit_1527_2_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2_a at LC_X32_Y8_N5
--operation mode is normal

Y1_un1_gprbit_1527_2_0_a2_a = Y1_s_adr_1_iv[4] & Y1L1153 & !Y1L0152 & Y1L7053;


--N1_un1_un23_s_tmr_ctr1_en_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_3 at LC_X28_Y5_N5
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_3 = N1_un1_un23_s_tmr_ctr1_en_3_a & (Y1L3473Q & N1_un86_s_tmr_ctr1_en_14_0_a2 # !Y1L3473Q & N1_un33_s_tmr_ctr1_en_0_a2);


--N1_s_t1ff1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff1 at LC_X27_Y4_N5
--operation mode is normal

N1_s_t1ff1_sload_eqn = N1_s_t1ff0;
N1_s_t1ff1 = DFFEA(N1_s_t1ff1_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un1_un24_s_pre_count_1_0_a2, , );


--N1_un1_un24_s_pre_count_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count_1_0_a2 at LC_X26_Y5_N7
--operation mode is normal

N1_un1_un24_s_pre_count_1_0_a2 = !N1_s_pre_count[3] & N1_s_pre_count[1] & Y1L9473Q & N1_un1_un24_s_pre_count_1_0_a2_3_0;


--N1_un1_tmod_i_24 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_24 at LC_X27_Y6_N6
--operation mode is normal

N1_un1_tmod_i_24 = Y1L6473Q & N1_un86_s_tmr_ctr1_en_14_0_a2 & N1_un1_un34_wt_i_1 & !Y1L3473Q;


--N1_un1_tmod_i_29 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_29 at LC_X25_Y6_N1
--operation mode is normal

N1_un1_tmod_i_29 = Y1L3473Q & !N1_un86_s_tmr_ctr1_en_0_a2 # !Y1L3473Q & !N1_un33_s_tmr_ctr1_en_0_a2 # !N1_un1_tmod_i_29_a;


--N1_un1_tmod_i_31_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31_1 at LC_X27_Y6_N2
--operation mode is normal

N1_un1_tmod_i_31_1 = Y1_s_wt_0_1 & N1_un1_tmod_i_31_1_a & N1_s_pre_count_3_i_a2[2] # !Y1_s_wt_0_1 & (N1_un34_wt_i_1 # N1_un1_tmod_i_31_1_a & N1_s_pre_count_3_i_a2[2]);


--N1_un1_tmod_i_28 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_28 at LC_X25_Y6_N4
--operation mode is normal

N1_un1_tmod_i_28 = N1_un1_un34_wt_i_1 & N1_un1_tmod_i_28_a & (!N1_un86_s_tmr_ctr1_en_0_a2 # !Y1L3473Q);


--N1_s_countl1_25_u[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[1] at LC_X41_Y6_N9
--operation mode is normal

N1_s_countl1_25_u[1] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_1 # !N1_un1_tmod_i_24 & Y1L5643Q);


--N1_s_countl1_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_0 at LC_X41_Y7_N0
--operation mode is arithmetic

N1_s_countl1_0_lut_out = N1_s_countl1_0 $ N1_un1_tmod_i_28;
N1_s_countl1_0_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[0]) # (N1_un1_tmod_i_31 & N1_s_countl1_0_lut_out);
N1_s_countl1_0 = DFFEA(N1_s_countl1_0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L171 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_0~COUT0 at LC_X41_Y7_N0
--operation mode is arithmetic

N1L171_cout_0 = N1_s_countl1_0 & N1_un1_tmod_i_28;
N1L171 = CARRY(N1L171_cout_0);

--N1L271 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_0~COUT1 at LC_X41_Y7_N0
--operation mode is arithmetic

N1L271_cout_1 = N1_s_countl1_0 & N1_un1_tmod_i_28;
N1L271 = CARRY(N1L271_cout_1);


--N1_s_countl1_25_u[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[2] at LC_X41_Y6_N3
--operation mode is normal

N1_s_countl1_25_u[2] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_2 # !N1_un1_tmod_i_24 & Y1L8643Q);


--M1_un1_s_recv_state_12_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_a2_0_0 at LC_X31_Y16_N5
--operation mode is normal

M1_un1_s_recv_state_12_0_a2_0_0 = !M1_s_rxpre_count[0] & (Y1_s_smodreg_0 $ Y1_scon_0_6);


--M1_un1_s_recv_state_12_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_a at LC_X31_Y16_N6
--operation mode is normal

M1_un1_s_recv_state_12_0_a = Y1_s_smodreg_0 & !Y1_s_tf1_edge_0 & Y1_scon_0_6 # !Y1_s_smodreg_0 & !M1_s_rxpre_count[1] & !Y1_scon_0_6;


--M1_un1_s_recv_state_12_0_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_a3 at LC_X28_Y16_N5
--operation mode is normal

M1_un1_s_recv_state_12_0_a3 = Y1_scon_0_4 & M1_s_recv_sh_59_i_a3[0];


--M1_un1_un22_s_mode_38_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a3_0 at LC_X45_Y12_N6
--operation mode is normal

M1_un1_un22_s_mode_38_0_a3_0 = Y1_scon_0_4 & !Y1_scon_0_0;


--N1_s_countl1_25_u[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[3] at LC_X40_Y6_N9
--operation mode is normal

N1_s_countl1_25_u[3] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_3 # !N1_un1_tmod_i_24 & Y1L1743Q);


--N1_s_countl0_33_u_i_o2_0[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_o2_0[0] at LC_X27_Y6_N8
--operation mode is normal

N1_s_countl0_33_u_i_o2_0[0] = N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0] & Y1L4373Q & N1_un2_s_tmr_ctr1_en_9_i_a2_1;


--N1_s_countl0_33_u_i_0[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_0[2] at LC_X27_Y6_N1
--operation mode is normal

N1_s_countl0_33_u_i_0[2] = N1_s_countl0_33_u_i_0_a[2] & !N1_s_countl0_33_u_i_a2_3[0] # !N1_s_countl0_33_u_i_o2_1[0] # !N1_un2_s_tmr_ctr1_en_9_i_a2_1;


--N1_un6_wt_i_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un6_wt_i_0_o2_0 at LC_X29_Y6_N8
--operation mode is normal

N1_un6_wt_i_0_o2_0 = Y1_all_wt_en_o_0 & !Y1_s_wt_0_0;


--N1_un2_s_tmr_ctr0_en_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2 at LC_X26_Y6_N3
--operation mode is normal

N1_s_int0_sync_qfbk = N1_s_int0_sync;
N1_un2_s_tmr_ctr0_en_0_a2 = N1_un2_s_tmr_ctr0_en_0_a2_a & N1_s_pre_count_3_i_a2[2] & (N1_s_int0_sync_qfbk # !Y1L0473Q);

--N1_s_int0_sync is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int0_sync at LC_X26_Y6_N3
--operation mode is normal

N1_s_int0_sync_sload_eqn = int0_i[0];
N1_s_int0_sync = DFFEA(N1_s_int0_sync_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--N1_un2_s_tmr_ctr1_en_9_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i at LC_X25_Y6_N3
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i = !N1_un2_s_tmr_ctr1_en_2_1 & !N1_un2_s_tmr_ctr1_en_9_i_o2 & !N1_un2_s_tmr_ctr1_en_9_i_a2_0 & N1_un2_s_tmr_ctr1_en_9_i_a2_1;


--N1_s_countl0_33_u_i[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[3] at LC_X42_Y8_N1
--operation mode is normal

N1_s_countl0_33_u_i[3] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_3 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L1743Q);


--M1_un1_un22_s_mode_51_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_0 at LC_X45_Y12_N3
--operation mode is normal

M1_un1_un22_s_mode_51_i_0 = Y1_scon_0_7 # Y1_scon_0_6 # !M1_un1_un22_s_mode_51_i_0_a # !M1_un1_un22_s_mode_4_i_o3;


--M1_un1_un22_s_mode_51_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_1 at LC_X44_Y13_N9
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_1 = M1_un1_un22_s_mode_51_i_a2_1_a & M1_un1_un18_s_mode_19_0_o3_3 & (M1L12 # !Y1_scon_0_5);


--M1_un1_un22_s_mode_51_i_a2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2 at LC_X44_Y13_N1
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2 = Y1_scon_0_6 & (!M1_un1_un22_s_mode_51_i_o3_2 & M1_un1_un22_s_mode_51_i_a3_6 # !M1_un1_un22_s_mode_51_i_a2_a);


--M1_un1_un22_s_mode_51_i_a2_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_2 at LC_X46_Y12_N9
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_2 = Y1_scon_0_7 & !Y1_scon_0_6 & (M1_un1_un22_s_mode_51_i_a2_2_a # !M1_un1_un22_s_mode_51_i_o3_1_0);


--Y1_gprbit_15[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[4] at LC_X35_Y4_N0
--operation mode is normal

Y1_gprbit_15[4]_lut_out = Y1_s_adr_1_iv[4] & Y1L6253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_15_6_i_m3_a[4];
Y1_gprbit_15[4] = DFFEA(Y1_gprbit_15[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_7[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[4] at LC_X33_Y7_N3
--operation mode is normal

Y1_gprbit_7[4]_lut_out = Y1_s_adr_1_iv[4] & Y1L6253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_7_6_i_m3_a[4];
Y1_gprbit_7[4] = DFFEA(Y1_gprbit_7[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4486_i, , );


--Y1_s_reg_data_35_13_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[4] at LC_X35_Y4_N2
--operation mode is normal

Y1_s_reg_data_35_13_0_c[4] = Y1L1842Q & (Y1L9742Q # Y1L077Q) # !Y1L1842Q & !Y1L9742Q & Y1L854Q;


--Y1_gprbit_13[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[4] at LC_X35_Y15_N5
--operation mode is normal

Y1_gprbit_13[4]_lut_out = Y1L6253 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13_6_a[4]) # !Y1L6253 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[4];
Y1_gprbit_13[4] = DFFEA(Y1_gprbit_13[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4515_i, , );


--Y1_gprbit_9[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[4] at LC_X26_Y9_N5
--operation mode is normal

Y1_gprbit_9[4]_lut_out = Y1L0152 & Y1L6253 # !Y1L0152 & !Y1_gprbit_9_6_a[4];
Y1_gprbit_9[4] = DFFEA(Y1_gprbit_9[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_99_i, , );


--Y1_s_reg_data_35_10_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[4] at LC_X38_Y9_N1
--operation mode is normal

Y1_s_reg_data_35_10_0_c[4] = Y1L9742Q & (Y1L745Q # Y1L1842Q) # !Y1L9742Q & Y1L153Q & !Y1L1842Q;


--Y1_gprbit_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[4] at LC_X32_Y5_N9
--operation mode is normal

Y1_gprbit_10[4]_lut_out = Y1_s_adr_1_iv[4] & Y1L6253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_10_6_i_m3_a[4];
Y1_gprbit_10[4] = DFFEA(Y1_gprbit_10[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1_gprbit_2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[4] at LC_X34_Y9_N8
--operation mode is normal

Y1_gprbit_2[4]_lut_out = Y1L6253 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_2_6_i_m3_a[4]) # !Y1L6253 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_2_6_i_m3_a[4];
Y1_gprbit_2[4] = DFFEA(Y1_gprbit_2[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4495_i, , );


--Y1_s_reg_data_35_3_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[4] at LC_X35_Y5_N2
--operation mode is normal

Y1_s_reg_data_35_3_0_c[4] = Y1L1842Q & (Y1L356Q # Y1L5742Q) # !Y1L1842Q & Y1L992Q & !Y1L5742Q;


--Y1_gprbit_14[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[4] at LC_X39_Y9_N1
--operation mode is normal

Y1_gprbit_14[4]_lut_out = Y1_s_adr_1_iv[4] & Y1L6253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_14_6_i_m3_a[4];
Y1_gprbit_14[4] = DFFEA(Y1_gprbit_14[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_12[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[4] at LC_X36_Y8_N4
--operation mode is normal

Y1_gprbit_12[4]_lut_out = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L518 & Y1L618 # !Y1L518 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L618;
Y1_gprbit_12[4] = DFFEA(Y1_gprbit_12[4]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4487_i, , );


--Y1_s_reg_data_35_6_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[4] at LC_X38_Y7_N5
--operation mode is normal

Y1_s_reg_data_35_6_0_c[4] = Y1L5742Q & (Y1L795Q # Y1L1842Q) # !Y1L5742Q & !Y1L1842Q & Y1L094Q;


--M1_s_recv_sh[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[2] at LC_X24_Y8_N8
--operation mode is normal

M1_s_recv_sh[2]_lut_out = !M1_s_recv_sh_59_i_a3[0] & M1_s_recv_sh[3];
M1_s_recv_sh[2] = DFFEA(M1_s_recv_sh[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_4545_i, , );


--Y1_N_2207_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2207_i at LC_X29_Y12_N4
--operation mode is normal

Y1_N_2207_i = Y1_un1_gprbit_1529 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_38_3_i_i_a2;


--Y1_s_bdata_i_m is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m at LC_X28_Y12_N1
--operation mode is normal

Y1_s_bdata_i_m = !Y1_s_bdata_12_0 & Y1_un1_gprbit_1528_44_0 & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_s_data_i_m[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_i_m[1] at LC_X26_Y11_N2
--operation mode is normal

Y1_s_data_i_m[1] = Y1_psw_31_0_iv_0_o3_s[3] & !Y1L4052 & Y1_un1_gprbit_1527_27_0_a2_0 & Y1L8712;


--Y1_psw_o_i_m_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c[1] at LC_X27_Y9_N9
--operation mode is normal

Y1_psw_o_i_m_c[1] = Y1_un1_regs_wr_en_i_6_i_o2_1_0 & !Y1_psw_o[1] & !Y1_un1_gprbit_1527_27_0_a2 & !Y1_un1_regs_wr_en_i_6_i_a2_0;


--Y1_psw_o_i_m_d[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d[1] at LC_X27_Y9_N3
--operation mode is normal

Y1_psw_o_i_m_d[1] = !Y1_psw_o[1] & (Y1_un1_gprbit_1528_89 # Y1_psw_31_1_513_0_a2 # !Y1_psw_31_4_2[1]);


--N1_s_countl0_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_1 at LC_X43_Y8_N1
--operation mode is arithmetic

N1_s_countl0_1_lut_out = N1_s_countl0_1 $ N1L89;
N1_s_countl0_1_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[1]) # (N1_un1_wt_i_7 & N1_s_countl0_1_lut_out);
N1_s_countl0_1 = DFFEA(N1_s_countl0_1_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );

--N1L201 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_1~COUT0 at LC_X43_Y8_N1
--operation mode is arithmetic

N1L201_cout_0 = !N1L89 # !N1_s_countl0_1;
N1L201 = CARRY(N1L201_cout_0);

--N1L301 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_1~COUT1 at LC_X43_Y8_N1
--operation mode is arithmetic

N1L301_cout_1 = !N1L99 # !N1_s_countl0_1;
N1L301 = CARRY(N1L301_cout_1);


--Y1_s_reg_data_35_15_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[1] at LC_X34_Y6_N5
--operation mode is normal

Y1_s_reg_data_35_15_0[1] = Y1L3742Q & !Y1_s_reg_data_35_15_0_a[1] # !Y1L3742Q & Y1_s_reg_data_35_7_0[1];


--N1_s_countl0_33_u_i[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[2] at LC_X42_Y8_N2
--operation mode is normal

N1_s_countl0_33_u_i[2] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_2 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L8643Q);


--Y1_s_p2_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[2] at LC_X42_Y16_N6
--operation mode is normal

Y1_s_p2_i[2]_lut_out = !p2_i[2];
Y1_s_p2_i[2] = DFFEA(Y1_s_p2_i[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_reg_data_22_i_m2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m2[2] at LC_X38_Y15_N1
--operation mode is normal

Y1_s_reg_data_22_i_m2[2] = Y1L342Q & (N1_s_countl1_2 # !Y1L1842Q) # !Y1L342Q & Y1L1842Q & N1_s_countl1_2;


--Y1_s_reg_data_35_13_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[2] at LC_X36_Y5_N0
--operation mode is normal

Y1_s_reg_data_35_13_0[2] = Y1_s_reg_data_35_13_0_c[2] & (Y1L248Q # Y1L5742Q) # !Y1_s_reg_data_35_13_0_c[2] & Y1L896Q & !Y1L5742Q;


--Y1_s_reg_data_35_10_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[2] at LC_X35_Y7_N0
--operation mode is normal

Y1_s_reg_data_35_10_0[2] = Y1_s_reg_data_35_10_0_c[2] & (Y1_gprbit_7[2] # !Y1L5742Q) # !Y1_s_reg_data_35_10_0_c[2] & Y1_gprbit_3[2] & Y1L5742Q;


--Y1_s_reg_data_35_15_0_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m3_c[2] at LC_X36_Y8_N7
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m3_c[2] = Y1L1842Q & (Y1L3742Q # Y1_s_reg_data_35_6_0[2]) # !Y1L1842Q & !Y1L3742Q & Y1_s_reg_data_35_3_0[2];


--Y1_un1_gprbit_1527_93_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_93_a at LC_X30_Y12_N1
--operation mode is normal

Y1_un1_gprbit_1527_93_a = !Y1_un1_gprbit_1527_67_0_o4 & Y1_un112_s_adr_i_i_a2_0 & Y1_s_adr_1_iv_7[3] & Y1_un92_s_adr_5_i_i_o3;


--N1_un1_s_tf115_10_i_a2_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_2 at LC_X26_Y6_N6
--operation mode is normal

N1_un1_s_tf115_10_i_a2_2 = !N1_un1_s_tf115_10_i_a2_2_a & !Y1L4373Q & N1_un24_s_tmr_ctr0_en_i_i_a2_0 & N1_un2_s_tmr_ctr0_en_0_a2;


--N1_un1_s_tf115_10_i_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_o2 at LC_X26_Y7_N0
--operation mode is normal

N1_un1_s_tf115_10_i_o2 = Y1L4373Q & !N1_un1_s_tf115_5_2_i_i_a2 # !Y1L4373Q & !N1_un2_s_tmr_ctr0_en_0_a2 # !N1_un1_s_tf115_10_i_o2_a;


--N1_un1_s_tf115_13_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13_4 at LC_X26_Y7_N5
--operation mode is normal

N1_un1_s_tf115_13_4 = N1_un1_s_tf115_13_0 & (N1_un6_wt_i_0_o2 # N1_un1_s_tf115_13_4_a);


--N1_s_countl0_33_u_i[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[0] at LC_X42_Y8_N3
--operation mode is normal

N1_s_countl0_33_u_i[0] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_0 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L1643Q);


--Y1_gprbit_15[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[0] at LC_X34_Y8_N3
--operation mode is normal

Y1_gprbit_15[0]_lut_out = !Y1L029 & (Y1_gprbit_15[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_15[0] = DFFEA(Y1_gprbit_15[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[0] at LC_X33_Y7_N9
--operation mode is normal

Y1_gprbit_7[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_7[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_7[0] = DFFEA(Y1_gprbit_7[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4486_i, , );


--Y1_s_reg_data_35_13_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[0] at LC_X35_Y7_N5
--operation mode is normal

Y1_s_reg_data_35_13_0_c[0] = Y1L1842Q & (Y1L9742Q # Y1L567Q) # !Y1L1842Q & !Y1L9742Q & Y1L154Q;


--Y1_gprbit_14[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[0] at LC_X33_Y5_N8
--operation mode is normal

Y1_gprbit_14[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_14[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_14[0] = DFFEA(Y1_gprbit_14[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[0] at LC_X33_Y5_N9
--operation mode is normal

Y1_gprbit_6[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_6[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_6[0] = DFFEA(Y1_gprbit_6[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4471_i, , );


--Y1_s_reg_data_35_6_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[0] at LC_X33_Y5_N1
--operation mode is normal

Y1_s_reg_data_35_6_0_c[0] = Y1L1842Q & (Y1L047Q # Y1L9742Q) # !Y1L1842Q & !Y1L9742Q & Y1L593Q;


--Y1_s_reg_data_35_10_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[0] at LC_X37_Y7_N1
--operation mode is normal

Y1_s_reg_data_35_10_0[0] = Y1_s_reg_data_35_10_0_c[0] & (Y1_gprbit_13[0] # !Y1L1842Q) # !Y1_s_reg_data_35_10_0_c[0] & Y1L1842Q & Y1_gprbit_9[0];


--Y1_s_reg_data_35_3_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[0] at LC_X35_Y9_N6
--operation mode is normal

Y1_s_reg_data_35_3_0[0] = Y1_s_reg_data_35_3_0_c[0] & (Y1_gprbit_12[0] # !Y1L1842Q) # !Y1_s_reg_data_35_3_0_c[0] & Y1_gprbit_8[0] & Y1L1842Q;


--Y1_gprbit_15[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[3] at LC_X34_Y4_N9
--operation mode is normal

Y1_gprbit_15[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_15[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_15[3] = DFFEA(Y1_gprbit_15[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_11[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[3] at LC_X34_Y6_N1
--operation mode is normal

Y1_gprbit_11[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_11[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_11[3] = DFFEA(Y1_gprbit_11[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[3] at LC_X37_Y6_N2
--operation mode is normal

Y1_s_reg_data_35_13_0_c[3] = Y1L9742Q & (Y1L1842Q # Y1L426Q) # !Y1L9742Q & Y1L654Q & !Y1L1842Q;


--Y1_gprbit_14[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[3] at LC_X32_Y6_N9
--operation mode is normal

Y1_gprbit_14[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_14[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_14[3] = DFFEA(Y1_gprbit_14[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[3] at LC_X32_Y5_N0
--operation mode is normal

Y1_gprbit_10[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_10[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_10[3] = DFFEA(Y1_gprbit_10[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1_s_reg_data_35_6_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[3] at LC_X37_Y6_N0
--operation mode is normal

Y1_s_reg_data_35_6_0_c[3] = Y1L9742Q & (Y1L595Q # Y1L1842Q) # !Y1L9742Q & !Y1L1842Q & Y1L993Q;


--Y1_s_reg_data_35_3_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[3] at LC_X37_Y8_N5
--operation mode is normal

Y1_s_reg_data_35_3_0[3] = Y1L4813 & (Y1_gprbit_12[3] # !Y1L3813) # !Y1L4813 & Y1L792Q & !Y1L3813;


--Y1_s_reg_data_35_10_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[3] at LC_X37_Y8_N9
--operation mode is normal

Y1_s_reg_data_35_10_0[3] = Y1_s_reg_data_35_10_0_c[3] & (Y1_gprbit_13[3] # !Y1L1842Q) # !Y1_s_reg_data_35_10_0_c[3] & Y1L1842Q & Y1_gprbit_9[3];


--Y1_psw_31_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_a[5] at LC_X27_Y14_N6
--operation mode is normal

Y1_psw_31_0_a[5] = Y1_s_adr_1_iv_7[3] & Y1L4052 & !Y1L0152;


--Y1_psw_o_i_m_0_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_0[5] at LC_X28_Y11_N2
--operation mode is normal

Y1_psw_o_i_m_0_0[5] = Y1_un1_gprbit_1527_27_0_a2 & Y1L9253 & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1528_70_0_a2) # !Y1_un1_gprbit_1527_27_0_a2 & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1528_70_0_a2);


--Y1_psw_31_1_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_0[5] at LC_X27_Y12_N7
--operation mode is normal

Y1_psw_31_1_0[5] = Y1_psw_31_1[1] & (Y1_un1_regs_wr_en_i_6_i_a2_0 # Y1_psw_31_0_iv_0_o3_0[3] # !Y1_un1_regs_wr_en_i_6_i_o2_1_0);


--Y1_un1_gprbit_1528_76_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_76_s at LC_X27_Y7_N1
--operation mode is normal

Y1_un1_gprbit_1528_76_s = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv[4] & Y1L4152;


--Y1_gprbit_15_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6_i_m3_a[5] at LC_X34_Y8_N8
--operation mode is normal

Y1_gprbit_15_6_i_m3_a[5] = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L7053 & !Y1_s_bdata_12_0 # !Y1L7053 & !Y1_gprbit_15[5]) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_15[5];


--Y1_N_4510_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4510_i at LC_X34_Y8_N6
--operation mode is normal

Y1_N_4510_i = Y1_un1_s_adr_9_1 & (Y1_un1_gprbit_1527_116_0_a2_0_0 # Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_116_0_a2_0_1) # !Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_116_0_a2_0_1;


--Y1_gprbit_11_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6_i_m3_a[5] at LC_X33_Y8_N8
--operation mode is normal

Y1_gprbit_11_6_i_m3_a[5] = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L7053 & !Y1_s_bdata_12_0 # !Y1L7053 & !Y1_gprbit_11[5]) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_11[5];


--Y1_N_4500_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4500_i at LC_X35_Y8_N4
--operation mode is normal

Y1_N_4500_i = Y1_un1_gprbit_1527_98_0_a2_0 # !Y1L0152 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_98_0_a2_2;


--Y1_gprbit_14_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6_i_m3_a[5] at LC_X32_Y6_N1
--operation mode is normal

Y1_gprbit_14_6_i_m3_a[5] = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L7053 & !Y1_s_bdata_12_0 # !Y1L7053 & !Y1_gprbit_14[5]) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_14[5];


--Y1_N_4481_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4481_i at LC_X33_Y9_N2
--operation mode is normal

Y1_N_4481_i = Y1_un1_gprbit_1527_14 # Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L4152 & Y1_un1_s_adr_15;


--Y1_gprbit_10_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6_i_m3_a[5] at LC_X32_Y5_N3
--operation mode is normal

Y1_gprbit_10_6_i_m3_a[5] = Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_10[5]) # !Y1L7053 & !Y1_gprbit_10[5];


--Y1_N_4516_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4516_i at LC_X32_Y5_N1
--operation mode is normal

Y1_N_4516_i = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1528_69_0 & !Y1_un1_gprbit_1527_19 # !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_19 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_s_reg_data_35_10_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[5] at LC_X40_Y8_N1
--operation mode is normal

Y1_s_reg_data_35_10_0_c[5] = Y1L9742Q & (Y1L5742Q # Y1_gprbit_5[5]) # !Y1L9742Q & !Y1L5742Q & Y1_gprbit_1[5];


--Y1_gprbit_2[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[5] at LC_X34_Y9_N2
--operation mode is normal

Y1_gprbit_2[5]_lut_out = Y1_s_adr_1_iv[4] & Y1L9253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_2_6_i_m3_a[5];
Y1_gprbit_2[5] = DFFEA(Y1_gprbit_2[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4495_i, , );


--Y1_s_reg_data_35_3_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[5] at LC_X34_Y5_N8
--operation mode is normal

Y1_s_reg_data_35_3_0_c[5] = Y1L9742Q & (Y1L5742Q # Y1L294Q) # !Y1L9742Q & Y1L103Q & !Y1L5742Q;


--Y1_s_ti_h1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0] at LC_X45_Y9_N4
--operation mode is normal

Y1_s_ti_h1[0]_sload_eqn = M1_s_tran_done;
Y1_s_ti_h1[0] = DFFEA(Y1_s_ti_h1[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1_s_ri_h1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0] at LC_X42_Y9_N0
--operation mode is normal

Y1_s_ri_h1[0]_sload_eqn = M1_s_recv_done;
Y1_s_ri_h1[0] = DFFEA(Y1_s_ri_h1[0]_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--X1_un1_s_intblock_102_i_a6_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_2_a at LC_X33_Y26_N4
--operation mode is normal

X1_un1_s_intblock_102_i_a6_2_a = Y1_command_o_0 & Y1L6932 & !Y1L6732 & Y1L6832 # !Y1_command_o_0 & !Y1L6932 & !Y1L6832;


--X1_un1_s_intblock_102_i_o6_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_2 at LC_X32_Y26_N4
--operation mode is normal

X1_un1_s_intblock_102_i_o6_2 = Y1L2932 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & !X1_un1_s_intblock_102_i_o6_2_a # !Y1L2932 & !X1_un7186_s_instr_category_i_i_a3_1_s & (!X1_un1_s_intblock_102_i_o6_2_a # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_s_intblock_102_i_o6_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0 at LC_X29_Y26_N4
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0 = X1_un1_s_intblock_102_i_o6_1_0_0 & (!Y1_un1_command_o_4_2_0 & !X1_un1_s_intblock_102_i_o6_1_0_a2_1_0 # !Y1_un1_command_o_4_2);


--X1_un1_s_intblock_102_i_o2_2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_3 at LC_X31_Y26_N7
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_3 = !X1_un1_s_intblock_102_i_a2_14 & !X1_un1_s_intblock_102_i_a2_9;


--X1_un1_s_intblock_102_i_o2_2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_4 at LC_X34_Y25_N2
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_4 = X1_un1_s_intblock_102_i_o2_2_2 & !X1_un1_s_intblock_102_i_a2_10 & (!X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_un1_s_intblock_102_i_a2_13_2);


--X1_un1_un333_s_instr_category_1_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_3_a at LC_X31_Y19_N5
--operation mode is normal

X1_un1_un333_s_instr_category_1_3_a = X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & !Y1_command_o_0;


--X1_pc_inc_en_o_0_iv_0_a2_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_a[3] at LC_X30_Y21_N0
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a2_0_a[3] = Y1_command_o_0 & Y1L8632 & !Y1L3632 & X1_N_2442_i_i_o2;


--X1_state_i_m_28_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_28_2_a[2] at LC_X31_Y26_N4
--operation mode is normal

X1_state_i_m_28_2_a[2] = X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & (!X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1L2932) # !X1_un1_s_instr_category_7_i_a6_0_1 & (!X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1L2932);


--X1_un10_s_intblock_m_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un10_s_intblock_m_3 at LC_X30_Y23_N8
--operation mode is normal

X1_un10_s_intblock_m_3 = X1_un4_s_intblock_0_0 & !X1_un10_s_intblock_m_3_a & (Y1L6763Q # Y1L1763Q);


--X1_pc_inc_en_o_2_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0_a[0] at LC_X37_Y26_N4
--operation mode is normal

X1_pc_inc_en_o_2_iv_0_a[0] = !X1_un1_un15_s_instr_category_3_0 & X1_un4_s_intblock_0_0 & (Y1L6763Q # Y1L6663Q);


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1] at LC_X42_Y17_N1
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1] = Y1L6832 & X1_un340_state_0_a2_4 & X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] # !Y1L6832 & Y1_psw_o_7;


--X1_alu_cmd_o_2_iv_0_a3_2_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_2_0_a[5] at LC_X30_Y22_N5
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_2_0_a[5] = Y1L6763Q & !Y1L5932 & (E1_prog_data_o_0 $ E1_prog_data_o_7) # !Y1L6763Q & Y1L5932;


--X1_un9757_s_instr_category_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un9757_s_instr_category_0_a2_a at LC_X32_Y19_N8
--operation mode is normal

X1_un9757_s_instr_category_0_a2_a = !Y1L3632 & Y1_command_o_0 & !Y1L6932;


--X1_alu_cmd_o_1_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a[0] at LC_X32_Y25_N1
--operation mode is normal

X1_alu_cmd_o_1_0_a[0] = Y1L6832 # !X1L342 & (E1_prog_data_o_7 # !X1L242);


--U1_op_a_o_iv_0_0_a2_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_2_a[0] at LC_X41_Y14_N4
--operation mode is normal

U1_op_a_o_iv_0_0_a2_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] & X1_alu_cmd_o_3_iv_0;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_a7_a at LC_X36_Y18_N5
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7_a = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_0_a2_0 # X1L252 # !X1L842);


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_0_a at LC_X41_Y18_N2
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_0_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a at LC_X41_Y18_N0
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a = X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_cy_o_0_iv_0_a2_8[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_5_m6_i);


--N1_un2_s_tmr_ctr1_en_2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_2_1 at LC_X26_Y6_N9
--operation mode is normal

N1_un2_s_tmr_ctr1_en_2_1 = !Y1L1373Q & N1_s_countl0_33_u_i_o2_1[0] & N1_un24_s_tmr_ctr0_en_i_i_a2_0 & !Y1L4373Q;


--N1_un2_s_tmr_ctr1_en_9_i_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i_o2 at LC_X25_Y7_N6
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i_o2 = Y1L4373Q & N1_s_countl0_33_u_i_o2_1[0] & N1_un96_s_tmr_ctr0_en_0_o2_0;


--N1_un2_s_tmr_ctr1_en_9_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i_a2_0 at LC_X25_Y6_N2
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i_a2_0 = N1_un1_s_tf115_10_i_a2 & Y1L1373Q & N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0];


--N1_un2_s_tmr_ctr0_en_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2_0 at LC_X26_Y6_N0
--operation mode is normal

N1_un2_s_tmr_ctr0_en_0_a2_0 = N1_s_pre_count_3_i_a2[2] & N1_un2_s_tmr_ctr0_en_0_a2_a & (N1_s_int0_sync # !Y1L0473Q);


--Y1_tcon_0_13_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[0] at LC_X30_Y8_N3
--operation mode is normal

Y1_tcon_0_13_0_a[0] = !Y1L0152 & !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_68_s;


--Y1_psw_31_0_iv_1tt_6_m1_e_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1tt_6_m1_e_2 at LC_X42_Y14_N0
--operation mode is normal

Y1_psw_31_0_iv_1tt_6_m1_e_2 = U1_opa_o_1_0_o2_s_0_0 & (Y1_psw_31_0_iv_1tt_6_m1_e_2_a # !Y1_psw_o_6) # !U1_opa_o_1_0_o2_s_0_0 & !V1_v_result_1_0 & (Y1_psw_31_0_iv_1tt_6_m1_e_2_a # !Y1_psw_o_6);


--Y1_G_371_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_371_a at LC_X25_Y11_N0
--operation mode is normal

Y1_G_371_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L0152 & Y1_s_adr_1_iv_0_0;


--Y1_G_365 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_365 at LC_X31_Y7_N0
--operation mode is normal

Y1_G_365 = Y1_un1_gprbit_1527_3_4_i_i_a2_0 & !Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_psw_o_i_m_d_d_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_d_a[2] at LC_X25_Y13_N8
--operation mode is normal

Y1_psw_o_i_m_d_d_a[2] = !Y1L4052 # !Y1L1153 # !Y1_s_adr_1_iv_7[3];


--Y1_psw_31_1_s_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_s_0[2] at LC_X28_Y9_N0
--operation mode is normal

Y1_psw_31_1_s_0[2] = Y1L1153 # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1_psw_31_1_s_0_a[2] # !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1_psw_o_i_m_d_0_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_0_0[2] at LC_X35_Y18_N0
--operation mode is normal

Y1_psw_o_i_m_d_0_0[2] = X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0 # Y1_psw_o_i_m_d_0_0_a[2];


--Y1_s_bdata_i_m_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m_0 at LC_X28_Y9_N7
--operation mode is normal

Y1_s_bdata_i_m_0 = !Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_75_0_a2_0 & !Y1_s_bdata_12_0 & Y1_s_bdata_i_m_0_a;


--M1_un1_s_recv_state_14_0_o3_6_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_6_a at LC_X45_Y18_N9
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_6_a = M1_s_rxpre_count[4] & !M1_s_rxpre_count[3] & !M1_s_rxpre_count[2] # !M1_s_rxpre_count[4] & M1_s_rxpre_count[3] & M1_s_rxpre_count[1] & M1_s_rxpre_count[2];


--M1_un1_s_recv_state_12_0_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_o3 at LC_X43_Y17_N4
--operation mode is normal

M1_un1_s_recv_state_12_0_o3 = Y1_s_smodreg_0 $ Y1_scon_0_6;


--M1_un1_s_recv_state_14_0_o3_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_0_0 at LC_X45_Y18_N5
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_0_0 = Y1_scon_0_4 & (Y1_s_smodreg_0 # Y1_scon_0_6 # !M1_un1_s_recv_state_14_0_o3_0_0_a);


--M1_un1_s_recv_state_14_0_o3_1_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_1_0 at LC_X45_Y18_N2
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_1_0 = Y1_scon_0_6 # Y1_s_smodreg_0 # M1_un1_s_recv_state_14_0_o3_1_0_a & !M1_s_rxpre_count[1];


--M1_un1_s_recv_state_14_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_a3_0 at LC_X45_Y18_N7
--operation mode is normal

M1_un1_s_recv_state_14_0_a3_0 = M1_un1_s_recv_state_12_0_o3_0 & (M1_s_rxpre_count[1] & (M1_s_rxpre_count[3] # !M1_s_rxpre_count[0]) # !M1_s_rxpre_count[1] & !M1_s_rxpre_count[3]);


--M1_un1_s_recv_state_14_0_o3_7_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_7_a at LC_X45_Y18_N8
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_7_a = M1_un1_s_recv_state_12_0_o3_0 & (M1_s_rxpre_count[2] $ M1_s_rxpre_count[3]) # !M1_un1_s_recv_state_12_0_o3_0 & !M1_s_rxpre_count[0];


--M1_un1_un18_s_mode_19_0_a2_0_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_a2_0_2_a at LC_X44_Y14_N0
--operation mode is normal

M1_un1_un18_s_mode_19_0_a2_0_2_a = M1_s_recv_state[3] & M1_s_recv_state[1] & !Y1_scon_0_0;


--Y1_gprbit_7_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6_i_m3_a[5] at LC_X32_Y6_N4
--operation mode is normal

Y1_gprbit_7_6_i_m3_a[5] = Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_7[5]) # !Y1L7053 & !Y1_gprbit_7[5];


--Y1_N_4486_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4486_i at LC_X33_Y7_N6
--operation mode is normal

Y1_N_4486_i = Y1_un1_gprbit_1527_15 # Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L4152 & Y1_un1_s_adr_9;


--Y1_gprbit_5[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[5] at LC_X37_Y11_N8
--operation mode is normal

Y1_gprbit_5[5]_lut_out = Y1_s_adr_1_iv_7[3] & Y1L9253 # !Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[5];
Y1_gprbit_5[5] = DFFEA(Y1_gprbit_5[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4511_i, , );


--Y1_gprbit_3_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6_i_m3_a[5] at LC_X32_Y8_N9
--operation mode is normal

Y1_gprbit_3_6_i_m3_a[5] = Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_3[5]) # !Y1L7053 & !Y1_gprbit_3[5];


--Y1_N_4490_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4490_i at LC_X32_Y7_N7
--operation mode is normal

Y1_N_4490_i = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_97_0_a2_0_2 # Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1527_97_0_a) # !Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1527_97_0_a;


--Y1_gprbit_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[5] at LC_X40_Y8_N6
--operation mode is normal

Y1_gprbit_1[5]_lut_out = Y1L0152 & Y1L9253 # !Y1L0152 & !Y1_gprbit_1_6_a[5];
Y1_gprbit_1[5] = DFFEA(Y1_gprbit_1[5]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4491_i, , );


--Y1_gprbit_6_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6_i_m3_a[5] at LC_X34_Y7_N1
--operation mode is normal

Y1_gprbit_6_6_i_m3_a[5] = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L7053 & !Y1_s_bdata_12_0 # !Y1L7053 & !Y1_gprbit_6[5]) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_6[5];


--Y1_N_4471_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4471_i at LC_X34_Y7_N8
--operation mode is normal

Y1_N_4471_i = Y1_un1_s_adr_9_1 & (Y1_un1_gprbit_1527_110_0_a2_0_0 # Y1_un1_gprbit_1527_110_0_a2_0_0_0 & Y1_un1_gprbit_1527_53_0_a4) # !Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1527_110_0_a2_0_0_0 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_12_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[5] at LC_X36_Y8_N5
--operation mode is normal

Y1_gprbit_12_6_a[5] = Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1L008Q) # !Y1L7053 & !Y1L008Q;


--Y1_N_4487_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4487_i at LC_X36_Y11_N6
--operation mode is normal

Y1_N_4487_i = Y1_un1_gprbit_1527_10 # Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_un1_s_adr_17 & !Y1L4152;


--Y1_N_4488_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4488_i at LC_X37_Y9_N7
--operation mode is normal

Y1_N_4488_i = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_53_0_a4_0 # Y1_un1_gprbit_1527_53_0_a);


--Y1L713 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_5__Z~2 at LC_X31_Y9_N8
--operation mode is normal

Y1L713 = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L813 & Y1_s_bdata_12_0 # !Y1L813 & Y1L913) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L913;


--Y1_gprbit_10[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[1] at LC_X33_Y6_N6
--operation mode is normal

Y1_gprbit_10[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_10[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_10[1] = DFFEA(Y1_gprbit_10[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1L466 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_1__Z~1 at LC_X32_Y4_N0
--operation mode is normal

Y1L466 = Y1L7153 & (Y1L0152 # !Y1_gprbit_8_6_a[1]) # !Y1L7153 & !Y1L0152 & !Y1_gprbit_8_6_a[1];


--Y1_un156_s_bit_data_3_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[1] at LC_X35_Y6_N5
--operation mode is normal

Y1_un156_s_bit_data_3_c[1] = Y1L3842Q & (Y1_gprbit_2[1] # Y1L2942Q) # !Y1L3842Q & Y1L392Q & !Y1L2942Q;


--Y1_gprbit_14[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[1] at LC_X33_Y9_N9
--operation mode is normal

Y1_gprbit_14[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_14[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_14[1] = DFFEA(Y1_gprbit_14[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[1] at LC_X34_Y7_N5
--operation mode is normal

Y1_gprbit_6[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_6[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_6[1] = DFFEA(Y1_gprbit_6[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4471_i, , );


--Y1_un156_s_bit_data_6_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[1] at LC_X35_Y3_N5
--operation mode is normal

Y1_un156_s_bit_data_6_c[1] = Y1L2942Q & (Y1L497Q # Y1L3842Q) # !Y1L2942Q & !Y1L3842Q & Y1L584Q;


--Y1_gprbit_13[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[1] at LC_X38_Y11_N4
--operation mode is normal

Y1_gprbit_13[1]_lut_out = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L658 & Y1_s_bdata_12_0 # !Y1L658 & Y1L758) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L758;
Y1_gprbit_13[1] = DFFEA(Y1_gprbit_13[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4515_i, , );


--Y1_gprbit_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[1] at LC_X36_Y12_N8
--operation mode is normal

Y1_gprbit_9[1]_lut_out = Y1L7153 & (Y1L0152 # !Y1_gprbit_9_6_a[1]) # !Y1L7153 & !Y1_gprbit_9_6_a[1] & !Y1L0152;
Y1_gprbit_9[1] = DFFEA(Y1_gprbit_9[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_99_i, , );


--Y1_un156_s_bit_data_10_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[1] at LC_X38_Y6_N1
--operation mode is normal

Y1_un156_s_bit_data_10_c[1] = Y1L8842Q & (Y1L2942Q # Y1L935Q) # !Y1L8842Q & !Y1L2942Q & Y1L543Q;


--Y1_gprbit_15[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[1] at LC_X34_Y6_N4
--operation mode is normal

Y1_gprbit_15[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_15[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_15[1] = DFFEA(Y1_gprbit_15[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_un156_s_bit_data_13_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[1] at LC_X33_Y4_N7
--operation mode is normal

Y1_un156_s_bit_data_13_c[1] = Y1L2942Q & (Y1L8842Q # Y1_gprbit_11[1]) # !Y1L2942Q & Y1L354Q & !Y1L8842Q;


--Y1_gprbit_2_6_i_a4[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[7] at LC_X34_Y9_N3
--operation mode is normal

Y1_gprbit_2_6_i_a4[7] = !Y1_s_adr_1_iv[4] & (Y1L1153 # !Y1L4052 # !Y1L7053);


--Y1_gprbit_2_6_i_o2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[7] at LC_X33_Y9_N4
--operation mode is normal

Y1_gprbit_2_6_i_o2[7] = Y1_s_adr_1_iv[4] & Y1L0943 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2);


--Y1_gprbit_12_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[7] at LC_X36_Y9_N5
--operation mode is normal

Y1_gprbit_12_6_a[7] = Y1_gprbit_12[7] & !Y1L0943 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12[7] & (!Y1_s_adr_1_iv_0_0 # !Y1L0943);


--Y1_gprbit_4_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[7] at LC_X38_Y8_N6
--operation mode is normal

Y1_gprbit_4_6_a[7] = X1_regs_wr_en_o_3_iv_12[1] & (X1_un1_s_intblock_111 & !Y1L0943 # !X1_un1_s_intblock_111 & !Y1L894Q) # !X1_regs_wr_en_o_3_iv_12[1] & !Y1L894Q;


--Y1_gprbit_8[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[7] at LC_X34_Y13_N0
--operation mode is normal

Y1_gprbit_8[7]_lut_out = Y1L0152 & !Y1_gprbit_8_6_a[7] # !Y1L0152 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_8_6_a[7]);
Y1_gprbit_8[7] = DFFEA(Y1_gprbit_8[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4489_i, , );


--Y1L043 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_7__Z~2 at LC_X32_Y9_N7
--operation mode is normal

Y1L043 = Y1L0152 & !Y1_gprbit_0_6_a[7] # !Y1L0152 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_0_6_a[7]);


--Y1_un156_s_bit_data_6_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[3] at LC_X37_Y6_N1
--operation mode is normal

Y1_un156_s_bit_data_6_c[3] = Y1L8842Q & (Y1L595Q # Y1L2942Q) # !Y1L8842Q & Y1L993Q & !Y1L2942Q;


--Y1_gprbit_12[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[3] at LC_X37_Y8_N2
--operation mode is normal

Y1_gprbit_12[3]_lut_out = Y1L218 & Y1L318 # !Y1L218 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L318);
Y1_gprbit_12[3] = DFFEA(Y1_gprbit_12[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4487_i, , );


--Y1_gprbit_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[3] at LC_X37_Y9_N0
--operation mode is normal

Y1_gprbit_4[3]_lut_out = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L605 & Y1L705 # !Y1L605 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L705;
Y1_gprbit_4[3] = DFFEA(Y1_gprbit_4[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4488_i, , );


--Y1_un156_s_bit_data_3_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[3] at LC_X37_Y5_N7
--operation mode is normal

Y1_un156_s_bit_data_3_c[3] = Y1L2942Q & (Y1L156Q # Y1L8842Q) # !Y1L2942Q & Y1L792Q & !Y1L8842Q;


--Y1_un156_s_bit_data_13_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[3] at LC_X37_Y6_N6
--operation mode is normal

Y1_un156_s_bit_data_13_c[3] = Y1L8842Q & (Y1L2942Q # Y1L426Q) # !Y1L8842Q & Y1L654Q & !Y1L2942Q;


--Y1_gprbit_13[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[3] at LC_X37_Y8_N3
--operation mode is normal

Y1_gprbit_13[3]_lut_out = Y1L168 & Y1L268 # !Y1L168 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L268);
Y1_gprbit_13[3] = DFFEA(Y1_gprbit_13[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4515_i, , );


--Y1L265 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_3__Z~2 at LC_X36_Y6_N6
--operation mode is normal

Y1L265 = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L365 & Y1L465 # !Y1L365 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L465;


--Y1_un156_s_bit_data_10_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[3] at LC_X39_Y7_N2
--operation mode is normal

Y1_un156_s_bit_data_10_c[3] = Y1L2942Q & (Y1L8842Q # Y1_gprbit_9[3]) # !Y1L2942Q & Y1L943Q & !Y1L8842Q;


--Y1_gprbit_7[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[7] at LC_X33_Y7_N8
--operation mode is normal

Y1_gprbit_7[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_7[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_7[7] = DFFEA(Y1_gprbit_7[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4486_i, , );


--Y1_gprbit_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[7] at LC_X32_Y7_N2
--operation mode is normal

Y1_gprbit_3[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_3[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_3[7] = DFFEA(Y1_gprbit_3[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4490_i, , );


--Y1_un156_s_bit_data_10_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[7] at LC_X42_Y11_N0
--operation mode is normal

Y1_un156_s_bit_data_10_c[7] = Y1L8842Q & (Y1L255Q # Y1L3842Q) # !Y1L8842Q & !Y1L3842Q & Y1L653Q;


--Y1_gprbit_15[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[7] at LC_X38_Y8_N9
--operation mode is normal

Y1_gprbit_15[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_15[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_15[7] = DFFEA(Y1_gprbit_15[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_11[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[7] at LC_X38_Y8_N5
--operation mode is normal

Y1_gprbit_11[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_11[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_11[7] = DFFEA(Y1_gprbit_11[7]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4500_i, , );


--Y1_un156_s_bit_data_13_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[7] at LC_X38_Y8_N0
--operation mode is normal

Y1_un156_s_bit_data_13_c[7] = Y1L8842Q & (Y1L3842Q # Y1L358Q) # !Y1L8842Q & Y1L907Q & !Y1L3842Q;


--Y1L668 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6__Z~2 at LC_X35_Y11_N0
--operation mode is normal

Y1L668 = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[6] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_13_6_a[6]);


--Y1L817 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6__Z~2 at LC_X36_Y7_N1
--operation mode is normal

Y1L817 = Y1L0152 & !Y1_gprbit_9_6_a[6] # !Y1L0152 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_9_6_a[6]);


--Y1_un156_s_bit_data_10_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[6] at LC_X40_Y7_N0
--operation mode is normal

Y1_un156_s_bit_data_10_c[6] = Y1L8842Q & (Y1L2942Q # Y1L055Q) # !Y1L8842Q & Y1L453Q & !Y1L2942Q;


--Y1_gprbit_7[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[6] at LC_X36_Y7_N7
--operation mode is normal

Y1_gprbit_7[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_7_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_7_6_i_m3_a[6]);
Y1_gprbit_7[6] = DFFEA(Y1_gprbit_7[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4486_i, , );


--Y1_un156_s_bit_data_13_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[6] at LC_X36_Y4_N4
--operation mode is normal

Y1_un156_s_bit_data_13_c[6] = Y1L2942Q & (Y1L8842Q # Y1_gprbit_11[6]) # !Y1L2942Q & !Y1L8842Q & Y1_gprbit_3[6];


--Y1_un156_s_bit_data_13[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[2] at LC_X36_Y5_N8
--operation mode is normal

Y1_un156_s_bit_data_13[2] = Y1_un156_s_bit_data_13_c[2] & (Y1_gprbit_15[2] # !Y1L8842Q) # !Y1_un156_s_bit_data_13_c[2] & Y1_gprbit_7[2] & Y1L8842Q;


--Y1_un156_s_bit_data_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[2] at LC_X36_Y5_N4
--operation mode is normal

Y1_un156_s_bit_data_10[2] = Y1_un156_s_bit_data_10_c[2] & (Y1L248Q # !Y1L8842Q) # !Y1_un156_s_bit_data_10_c[2] & Y1L8842Q & Y1L145Q;


--Y1_un156_s_bit_data_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[2] at LC_X35_Y5_N9
--operation mode is normal

Y1_un156_s_bit_data_6[2] = Y1_un156_s_bit_data_6_c[2] & (Y1_gprbit_14[2] # !Y1L3842Q) # !Y1_un156_s_bit_data_6_c[2] & Y1L3842Q & Y1_gprbit_6[2];


--Y1_un156_s_bit_data_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[2] at LC_X35_Y5_N0
--operation mode is normal

Y1_un156_s_bit_data_3[2] = Y1_un156_s_bit_data_3_c[2] & (Y1_gprbit_10[2] # !Y1L3842Q) # !Y1_un156_s_bit_data_3_c[2] & Y1_gprbit_2[2] & Y1L3842Q;


--Y1_un156_s_bit_data_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[6] at LC_X34_Y5_N2
--operation mode is normal

Y1_un156_s_bit_data_3[6] = Y1_un156_s_bit_data_3_c[6] & (Y1_gprbit_6[6] # !Y1L8842Q) # !Y1_un156_s_bit_data_3_c[6] & Y1_gprbit_4[6] & Y1L8842Q;


--Y1_un156_s_bit_data_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[6] at LC_X31_Y3_N2
--operation mode is normal

Y1_un156_s_bit_data_6[6] = Y1_un156_s_bit_data_6_c[6] & (Y1_gprbit_14[6] # !Y1L8842Q) # !Y1_un156_s_bit_data_6_c[6] & Y1L8842Q & Y1L208Q;


--Y1_un156_s_bit_data_13_0_i_m2_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_0_i_m2_c[0] at LC_X35_Y7_N6
--operation mode is normal

Y1_un156_s_bit_data_13_0_i_m2_c[0] = Y1L2942Q & (Y1L8842Q # Y1L567Q) # !Y1L2942Q & Y1L154Q & !Y1L8842Q;


--Y1_gprbit_13[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[0] at LC_X35_Y11_N3
--operation mode is normal

Y1_gprbit_13[0]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[0] # !Y1_s_adr_1_iv_0_0 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_13_6_a[0]);
Y1_gprbit_13[0] = DFFEA(Y1_gprbit_13[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4515_i, , );


--Y1_un156_s_bit_data_10_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_0_c[0] at LC_X37_Y6_N4
--operation mode is normal

Y1_un156_s_bit_data_10_0_c[0] = Y1L2942Q & (Y1_gprbit_9[0] # Y1L8842Q) # !Y1L2942Q & Y1L343Q & !Y1L8842Q;


--Y1_un156_s_bit_data_3_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_0[0] at LC_X39_Y5_N0
--operation mode is normal

Y1_un156_s_bit_data_3_0[0] = Y1_un156_s_bit_data_3_0_c[0] & (Y1_gprbit_12[0] # !Y1L2942Q) # !Y1_un156_s_bit_data_3_0_c[0] & Y1_gprbit_8[0] & Y1L2942Q;


--Y1_un156_s_bit_data_6_0_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_0_i_m2[0] at LC_X33_Y5_N4
--operation mode is normal

Y1_un156_s_bit_data_6_0_i_m2[0] = Y1_un156_s_bit_data_6_0_i_m2_c[0] & (Y1_gprbit_14[0] # !Y1L8842Q) # !Y1_un156_s_bit_data_6_0_i_m2_c[0] & Y1_gprbit_6[0] & Y1L8842Q;


--Y1_un156_s_bit_data_13[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[4] at LC_X39_Y6_N4
--operation mode is normal

Y1_un156_s_bit_data_13[4] = Y1_un156_s_bit_data_13_c[4] & (Y1_gprbit_15[4] # !Y1L2942Q) # !Y1_un156_s_bit_data_13_c[4] & Y1_gprbit_13[4] & Y1L2942Q;


--Y1_un156_s_bit_data_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[4] at LC_X37_Y4_N7
--operation mode is normal

Y1_un156_s_bit_data_10[4] = Y1_un156_s_bit_data_10_c[4] & (Y1L077Q # !Y1L3842Q) # !Y1_un156_s_bit_data_10_c[4] & Y1L3842Q & Y1L854Q;


--Y1_un156_s_bit_data_6[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[4] at LC_X38_Y5_N4
--operation mode is normal

Y1_un156_s_bit_data_6[4] = Y1_un156_s_bit_data_6_c[4] & (Y1_gprbit_14[4] # !Y1L2942Q) # !Y1_un156_s_bit_data_6_c[4] & Y1_gprbit_10[4] & Y1L2942Q;


--Y1_un156_s_bit_data_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[4] at LC_X38_Y5_N5
--operation mode is normal

Y1_un156_s_bit_data_3[4] = Y1_un156_s_bit_data_3_c[4] & (Y1_gprbit_12[4] # !Y1L8842Q) # !Y1_un156_s_bit_data_3_c[4] & Y1L8842Q & Y1L094Q;


--N1_un1_un23_s_tmr_ctr1_en_5_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_5_1 at LC_X28_Y5_N3
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_5_1 = N1_un1_un23_s_tmr_ctr1_en_5_1_a & (Y1L3473Q & N1_un86_s_tmr_ctr1_en_14_0_a2 # !Y1L3473Q & N1_un33_s_tmr_ctr1_en_0_a2);


--N1_s_countl0_33_u_i[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[6] at LC_X42_Y6_N4
--operation mode is normal

N1_s_countl0_33_u_i[6] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_6 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L0843Q);


--M1_s_recv_sh_59_iv_0_o3_1_a[7] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_iv_0_o3_1_a[7] at LC_X44_Y13_N5
--operation mode is normal

M1_s_recv_sh_59_iv_0_o3_1_a[7] = M1_s_recv_state[1] & !M1_un1_un18_s_mode_19_0_o3_3 & M1_s_recv_state[3] # !M1_s_recv_state[1] & M1_s_recv_sh_59_i_a3_0[0];


--Y1_gprbit_15_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6_i_m3_a[6] at LC_X34_Y8_N0
--operation mode is normal

Y1_gprbit_15_6_i_m3_a[6] = Y1L2353 & !Y1_gprbit_15[6] & !Y1_s_adr_1_iv[4] # !Y1L2353 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_15[6]);


--Y1_gprbit_11_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6_i_m3_a[6] at LC_X36_Y4_N1
--operation mode is normal

Y1_gprbit_11_6_i_m3_a[6] = Y1_gprbit_11[6] & !Y1L2353 & Y1_s_adr_1_iv[4] # !Y1_gprbit_11[6] & (!Y1_s_adr_1_iv[4] # !Y1L2353);


--Y1_gprbit_14_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6_i_m3_a[6] at LC_X31_Y5_N6
--operation mode is normal

Y1_gprbit_14_6_i_m3_a[6] = Y1_gprbit_14[6] & !Y1L2353 & Y1_s_adr_1_iv[4] # !Y1_gprbit_14[6] & (!Y1_s_adr_1_iv[4] # !Y1L2353);


--Y1_gprbit_10_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6_i_m3_a[6] at LC_X31_Y5_N0
--operation mode is normal

Y1_gprbit_10_6_i_m3_a[6] = Y1_gprbit_10[6] & !Y1L2353 & Y1_s_adr_1_iv[4] # !Y1_gprbit_10[6] & (!Y1_s_adr_1_iv[4] # !Y1L2353);


--Y1L576 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6__Z~2 at LC_X31_Y6_N9
--operation mode is normal

Y1L576 = Y1L0152 & !Y1_gprbit_8_6_a[6] # !Y1L0152 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_8_6_a[6]);


--Y1_gprbit_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[6] at LC_X34_Y7_N7
--operation mode is normal

Y1_gprbit_6[6]_lut_out = Y1_un1_gprbit_1527_4_i_2 & (Y1_s_adr_1_iv[4] & !Y1_gprbit_6_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_6_6_i_m3_a[6];
Y1_gprbit_6[6] = DFFEA(Y1_gprbit_6[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4471_i, , );


--Y1_gprbit_4[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[6] at LC_X37_Y9_N2
--operation mode is normal

Y1_gprbit_4[6]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[6] # !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_4_6_a[6]);
Y1_gprbit_4[6] = DFFEA(Y1_gprbit_4[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4488_i, , );


--Y1_s_reg_data_35_3_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[6] at LC_X34_Y5_N5
--operation mode is normal

Y1_s_reg_data_35_3_0_c[6] = Y1L5742Q & (Y1L9742Q # Y1L304Q) # !Y1L5742Q & !Y1L9742Q & Y1L303Q;


--Y1_gprbit_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[6] at LC_X35_Y7_N1
--operation mode is normal

Y1_gprbit_3[6]_lut_out = Y1_un1_gprbit_1527_4_i_2 & (Y1_s_adr_1_iv[4] & !Y1_gprbit_3_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_3_6_i_m3_a[6];
Y1_gprbit_3[6] = DFFEA(Y1_gprbit_3[6]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4490_i, , );


--Y1_s_reg_data_35_10_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[6] at LC_X40_Y7_N4
--operation mode is normal

Y1_s_reg_data_35_10_0_c[6] = Y1L9742Q & (Y1L055Q # Y1L5742Q) # !Y1L9742Q & Y1L453Q & !Y1L5742Q;


--N1_s_countl0_33_u_i[7] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[7] at LC_X42_Y8_N5
--operation mode is normal

N1_s_countl0_33_u_i[7] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_7 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L3843Q);


--Y1_s_reg_data_35_15_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_a[7] at LC_X41_Y11_N0
--operation mode is normal

Y1_s_reg_data_35_15_0_a[7] = Y1_s_reg_data_35_10_0[7] & !Y1_s_reg_data_35_13_0[7] & Y1L1842Q # !Y1_s_reg_data_35_10_0[7] & (!Y1L1842Q # !Y1_s_reg_data_35_13_0[7]);


--Y1_s_reg_data_35_7_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_7_0[7] at LC_X37_Y3_N1
--operation mode is normal

Y1_s_reg_data_35_7_0[7] = Y1L5742Q & Y1_s_reg_data_35_6_0[7] # !Y1L5742Q & Y1_s_reg_data_35_3_0[7];


--M1_s_tran_sh_5 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_5 at LC_X45_Y10_N2
--operation mode is normal

M1_s_tran_sh_5_lut_out = I_394_a & !Y1_scon_0_7 & !I_384 # !I_394_a & (Y1_scon_0_7 # !I_384);
M1_s_tran_sh_5 = DFFEA(M1_s_tran_sh_5_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_352_a is I_352_a at LC_X44_Y10_N8
--operation mode is normal

I_352_a = I_211 & (Y1_scon_0_6 & !M1_s_tran_sh_5 # !Y1_scon_0_6 & !Y1_sbuf_0_5) # !I_211 & !M1_s_tran_sh_5;


--N1_un1_un23_s_tmr_ctr1_en_3_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_3_a at LC_X27_Y5_N1
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_3_a = !Y1L6473Q & N1_un1_un38_wt_i_1 & (!N1_un86_s_tmr_ctr1_en_13_4 # !N1_un86_s_tmr_ctr1_en_13_5);


--N1_s_t1ff0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff0 at LC_X27_Y4_N4
--operation mode is normal

N1_s_t1ff0_sload_eqn = all_t1_i[0];
N1_s_t1ff0 = DFFEA(N1_s_t1ff0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un1_un24_s_pre_count_1_0_a2, , );


--N1_un1_un24_s_pre_count_1_0_a2_3_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count_1_0_a2_3_0 at LC_X26_Y5_N5
--operation mode is normal

N1_un1_un24_s_pre_count_1_0_a2_3_0 = !N1_s_pre_count[0] & N1_s_pre_count[2];


--N1_un1_un34_wt_i_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un34_wt_i_1 at LC_X27_Y6_N9
--operation mode is normal

N1_un1_un34_wt_i_1 = N1_un2_s_tmr_ctr1_en_0_a2_0_0 & N1_un1_s_tf115_5_2_i_i_a2 & (Y1_s_wt_0_1 # !N1_un34_wt_i_1);


--N1_un86_s_tmr_ctr1_en_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_0_a2 at LC_X25_Y6_N5
--operation mode is normal

N1_un86_s_tmr_ctr1_en_0_a2 = N1_un86_s_tmr_ctr1_en_14_0_a2 & N1_un86_s_tmr_ctr1_en_13_4 & N1_un86_s_tmr_ctr1_en_13_5;


--N1_un1_tmod_i_29_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_29_a at LC_X25_Y6_N0
--operation mode is normal

N1_un1_tmod_i_29_a = !Y1L6473Q & N1_un1_un34_wt_i_1;


--N1_un34_wt_i_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un34_wt_i_1 at LC_X27_Y6_N3
--operation mode is normal

N1_un34_wt_i_1 = Y1_all_wt_en_o_0 & Y1_s_wt_0_0;


--N1_un1_tmod_i_31_1_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31_1_a at LC_X27_Y6_N7
--operation mode is normal

N1_un1_tmod_i_31_1_a = N1_un2_s_tmr_ctr1_en_0_a2_0_0 & Y1_tcon_0_6 & (!Y1L6473Q # !Y1L3473Q);


--N1_un1_tmod_i_28_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_28_a at LC_X25_Y6_N8
--operation mode is normal

N1_un1_tmod_i_28_a = Y1L6473Q & !N1_un86_s_tmr_ctr1_en_14_0_a2 & !Y1L3473Q # !Y1L6473Q & (Y1L3473Q # !N1_un33_s_tmr_ctr1_en_0_a2);


--N1_s_countl1_25_u[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[0] at LC_X41_Y6_N7
--operation mode is normal

N1_s_countl1_25_u[0] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_0 # !N1_un1_tmod_i_24 & Y1L1643Q);


--N1_un96_s_tmr_ctr0_en_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un96_s_tmr_ctr0_en_0_o2_0 at LC_X28_Y7_N5
--operation mode is normal

N1_un96_s_tmr_ctr0_en_0_o2_0 = N1_s_countl0_5 & N1_s_countl0_7 & N1_s_countl0_6;


--N1_s_countl0_33_u_i_o2_1[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_o2_1[0] at LC_X43_Y8_N8
--operation mode is normal

N1_s_countl0_33_u_i_o2_1[0] = N1_s_countl0_2 & N1_s_countl0_4 & !N1_s_countl0_33_u_i_o2_1_a[0] & N1_s_countl0_1;


--N1_un2_s_tmr_ctr1_en_9_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i_a2_1 at LC_X26_Y6_N8
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i_a2_1 = N1_un2_s_tmr_ctr0_en_0_a2 & (Y1_s_wt_0_1 # Y1_s_wt_0_0 # !Y1_all_wt_en_o_0);


--N1_s_countl0_33_u_i_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_a2_3[0] at LC_X27_Y6_N0
--operation mode is normal

N1_s_countl0_33_u_i_a2_3[0] = !Y1L4373Q & !Y1L1373Q & N1_un24_s_tmr_ctr0_en_i_i_a2_0;


--N1_s_countl0_33_u_i_0_a[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_0_a[2] at LC_X27_Y6_N4
--operation mode is normal

N1_s_countl0_33_u_i_0_a[2] = !Y1L4373Q & !N1_un1_s_tf115_10_i_a2 # !Y1L1373Q # !N1_un96_s_tmr_ctr0_en_0_o2_0;


--N1_un2_s_tmr_ctr0_en_0_a2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2_a at LC_X26_Y6_N7
--operation mode is normal

N1_s_t0ff2_Z_qfbk = N1_s_t0ff2_Z;
N1_un2_s_tmr_ctr0_en_0_a2_a = Y1_tcon_0_4 & (N1_s_t0ff2_Z_qfbk & !N1_s_t0ff1 # !Y1L7373Q);

--N1_s_t0ff2_Z is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff2_Z at LC_X26_Y6_N7
--operation mode is normal

N1_s_t0ff2_Z_sload_eqn = N1_s_t0ff1;
N1_s_t0ff2_Z = DFFEA(N1_s_t0ff2_Z_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un1_un24_s_pre_count, , );


--M1_un1_un22_s_mode_51_i_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_0_a at LC_X45_Y12_N2
--operation mode is normal

M1_un1_un22_s_mode_51_i_0_a = M1_s_recv_state[3] & !M1_s_recv_state[0] & !M1_s_recv_state[1] # !M1_s_recv_state[3] & (M1_s_recv_state[2] # M1_s_recv_state[0] # M1_s_recv_state[1]);


--M1_un1_un22_s_mode_51_i_a2_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_1_a at LC_X45_Y13_N6
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_1_a = Y1_scon_0_6 & M1_s_rxm13_ff0 & !M1_s_rxm13_ff1 & M1_s_recv_state[3];


--M1_un1_un22_s_mode_51_i_a2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_a at LC_X44_Y13_N2
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_a = M1_N_450_i # !Y1_scon_0_4 # !M1_s_recv_sh_59_i_a3[0];


--M1_un1_un22_s_mode_51_i_a2_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_2_a at LC_X46_Y12_N0
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_2_a = M1_s_recv_state[0] & !M1L12 & !M1_s_recv_state[3] & M1_un1_un18_s_mode_19_0_o3_1;


--M1_un1_un22_s_mode_51_i_o3_1_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_1_0 at LC_X46_Y12_N8
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_1_0 = !M1_un1_un22_s_mode_38_0_a3 & !M1_un1_un22_s_mode_51_i_a3 & (M1_un1_un22_s_mode_51_i_o3_1_0_a # !M1_s_recv_state[3]);


--Y1_gprbit_15_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6_i_m3_a[4] at LC_X35_Y4_N6
--operation mode is normal

Y1_gprbit_15_6_i_m3_a[4] = Y1L7053 & !Y1_gprbit_15[4] # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_15[4]);


--Y1_gprbit_7_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6_i_m3_a[4] at LC_X32_Y3_N1
--operation mode is normal

Y1_gprbit_7_6_i_m3_a[4] = Y1L7053 & !Y1_gprbit_7[4] # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_7[4]);


--Y1L087 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_4__Z~2 at LC_X35_Y8_N0
--operation mode is normal

Y1L087 = Y1_s_adr_1_iv[4] & Y1L6253 # !Y1_s_adr_1_iv[4] & !Y1_gprbit_11_6_i_m3_a[4];


--Y1_gprbit_13_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[4] at LC_X35_Y15_N4
--operation mode is normal

Y1_gprbit_13_6_a[4] = Y1L7053 & !Y1_gprbit_13[4] # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_13[4]);


--Y1_N_4515_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4515_i at LC_X35_Y11_N8
--operation mode is normal

Y1_N_4515_i = Y1_un1_gprbit_1527_20 # Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_4_1 & Y1_un1_gprbit_1528_4_2;


--Y1_gprbit_9_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[4] at LC_X26_Y9_N4
--operation mode is normal

Y1_gprbit_9_6_a[4] = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L7053 & !Y1_gprbit_9[4] # !Y1L7053 & !Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_9[4];


--Y1_un1_gprbit_1527_99_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i at LC_X35_Y10_N0
--operation mode is normal

Y1_un1_gprbit_1527_99_i = Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_99_i_2 & Y1_un1_gprbit_1527_99_i_a;


--Y1L665 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_4__Z~2 at LC_X38_Y9_N3
--operation mode is normal

Y1L665 = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L765 & Y1L865 # !Y1L765 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L865;


--Y1L073 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_4__Z~1 at LC_X38_Y9_N7
--operation mode is normal

Y1L073 = Y1L6253 & (Y1L0152 # !Y1_gprbit_1_6_a[4]) # !Y1L6253 & !Y1L0152 & !Y1_gprbit_1_6_a[4];


--Y1_gprbit_10_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6_i_m3_a[4] at LC_X32_Y5_N8
--operation mode is normal

Y1_gprbit_10_6_i_m3_a[4] = Y1L7053 & !Y1_gprbit_10[4] # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_10[4]);


--Y1_gprbit_2_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_m3_a[4] at LC_X34_Y12_N6
--operation mode is normal

Y1_gprbit_2_6_i_m3_a[4] = Y1L7053 & !Y1_gprbit_2[4] # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_2[4]);


--Y1_N_4495_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4495_i at LC_X34_Y9_N1
--operation mode is normal

Y1_N_4495_i = Y1_un1_gprbit_1527_112_0_a2_a & (Y1_un1_gprbit_1527_112_0_a2 # Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_112_0_a2_0_1) # !Y1_un1_gprbit_1527_112_0_a2_a & Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_112_0_a2_0_1;


--Y1L076 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_4__Z~1 at LC_X32_Y3_N6
--operation mode is normal

Y1L076 = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L176 & Y1L276 # !Y1L176 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L276;


--Y1L513 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_4__Z~1 at LC_X35_Y9_N2
--operation mode is normal

Y1L513 = Y1L0152 & Y1L6253 # !Y1L0152 & !Y1_gprbit_0_6_a[4];


--Y1_gprbit_14_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6_i_m3_a[4] at LC_X39_Y9_N0
--operation mode is normal

Y1_gprbit_14_6_i_m3_a[4] = Y1L7053 & !Y1_gprbit_14[4] # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_14[4]);


--Y1L706 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_4__Z~2 at LC_X38_Y7_N2
--operation mode is normal

Y1L706 = Y1L6253 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_6_6_i_m3_a[4]) # !Y1L6253 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_6_6_i_m3_a[4];


--Y1L905 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_4__Z~1 at LC_X38_Y7_N9
--operation mode is normal

Y1L905 = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L015 & Y1L115 # !Y1L015 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L115;


--Y1_psw_31_4_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_4_2[1] at LC_X27_Y9_N2
--operation mode is normal

Y1_psw_31_4_2[1] = Y1_psw_31_1[1] & !Y1_un1_gprbit_1528_75_0_a2 & !Y1_un1_gprbit_1528_46_0_a2 & !Y1_un1_gprbit_1528_55_0_a2;


--N1_s_countl0_33_u_i[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[1] at LC_X42_Y8_N0
--operation mode is normal

N1_s_countl0_33_u_i[1] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_1 # !N1_s_countl0_33_u_i_o2_0[0] & Y1L5643Q);


--Y1_s_reg_data_35_7_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_7_0[1] at LC_X35_Y6_N7
--operation mode is normal

Y1_s_reg_data_35_7_0[1] = Y1L1842Q & Y1_s_reg_data_35_6_0[1] # !Y1L1842Q & Y1_s_reg_data_35_3_0[1];


--Y1_s_reg_data_35_15_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_a[1] at LC_X34_Y6_N0
--operation mode is normal

Y1_s_reg_data_35_15_0_a[1] = Y1L5742Q & !Y1_s_reg_data_35_14_0_i_m4_0[1] # !Y1L5742Q & !Y1_s_reg_data_35_14_0_i_m4[1];


--Y1_gprbit_15[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[2] at LC_X34_Y8_N1
--operation mode is normal

Y1_gprbit_15[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_15[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_15[2] = DFFEA(Y1_gprbit_15[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4510_i, , );


--Y1_gprbit_11[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[2] at LC_X36_Y5_N6
--operation mode is normal

Y1_gprbit_11[2]_lut_out = !Y1L777 & (Y1_gprbit_11[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_11[2] = DFFEA(Y1_gprbit_11[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[2] at LC_X36_Y5_N1
--operation mode is normal

Y1_s_reg_data_35_13_0_c[2] = Y1L9742Q & (Y1_gprbit_15[2] # !Y1L5742Q) # !Y1L9742Q & Y1L5742Q & Y1_gprbit_11[2];


--Y1_gprbit_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[2] at LC_X35_Y7_N9
--operation mode is normal

Y1_gprbit_7[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_7[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_7[2] = DFFEA(Y1_gprbit_7[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4486_i, , );


--Y1_gprbit_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[2] at LC_X35_Y7_N3
--operation mode is normal

Y1_gprbit_3[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_3[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_3[2] = DFFEA(Y1_gprbit_3[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4490_i, , );


--Y1_s_reg_data_35_10_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[2] at LC_X37_Y7_N8
--operation mode is normal

Y1_s_reg_data_35_10_0_c[2] = Y1L9742Q & (Y1L145Q # Y1L5742Q) # !Y1L9742Q & Y1L743Q & !Y1L5742Q;


--Y1_s_reg_data_35_6_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[2] at LC_X36_Y8_N6
--operation mode is normal

Y1_s_reg_data_35_6_0[2] = Y1_s_reg_data_35_6_0_c[2] & (Y1_gprbit_14[2] # !Y1L5742Q) # !Y1_s_reg_data_35_6_0_c[2] & Y1L5742Q & Y1_gprbit_10[2];


--Y1_s_reg_data_35_3_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[2] at LC_X35_Y5_N5
--operation mode is normal

Y1_s_reg_data_35_3_0[2] = Y1_s_reg_data_35_3_0_c[2] & (Y1_gprbit_6[2] # !Y1L5742Q) # !Y1_s_reg_data_35_3_0_c[2] & Y1L5742Q & Y1_gprbit_2[2];


--N1_un24_s_tmr_ctr0_en_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un24_s_tmr_ctr0_en_i_i_a2_0 at LC_X28_Y7_N0
--operation mode is normal

N1_un24_s_tmr_ctr0_en_i_i_a2_0 = !N1_s_countl0_5 & !N1_s_countl0_7 & !N1_s_countl0_6;


--N1_un1_s_tf115_10_i_a2_2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_2_a at LC_X26_Y6_N1
--operation mode is normal

N1_un1_s_tf115_10_i_a2_2_a = !Y1_s_wt_0_0 & Y1_s_wt_0_1 & Y1_all_wt_en_o_0 # !N1_s_countl0_33_u_i_o2_1[0];


--N1_un1_s_tf115_10_i_o2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_o2_a at LC_X26_Y7_N2
--operation mode is normal

N1_un1_s_tf115_10_i_o2_a = !N1_un6_wt_i_0_o2 & (Y1L4373Q # N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0]);


--N1_un6_wt_i_0_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un6_wt_i_0_o2 at LC_X26_Y7_N1
--operation mode is normal

N1_un6_wt_i_0_o2 = Y1_s_wt_0_1 & Y1_all_wt_en_o_0 & !Y1_s_wt_0_0;


--N1_un1_s_tf115_13_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13_0 at LC_X26_Y7_N4
--operation mode is normal

N1_un1_s_tf115_13_0 = N1_un6_wt_i_0_o2 # N1_un1_s_tf115_5_2_i_i_a2 & Y1L1373Q # !Y1L4373Q;


--N1_un1_s_tf115_13_4_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13_4_a at LC_X26_Y7_N9
--operation mode is normal

N1_un1_s_tf115_13_4_a = N1_un2_s_tmr_ctr0_en_0_a2 & !N1_un1_un24_s_tmr_ctr0_en_1_0 & !N1_un1_un96_s_tmr_ctr0_en_2_0 # !N1_un2_s_tmr_ctr0_en_0_a2 & Y1L4373Q;


--Y1_gprbit_2_6_i_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_0_a2_2[0] at LC_X32_Y8_N8
--operation mode is normal

Y1_gprbit_2_6_i_0_a2_2[0] = !Y1_s_adr_1_iv[4] & (Y1L7053 # Y1L4052 # !Y1L1153);


--Y1_gprbit_2_6_i_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_0_o2[0] at LC_X33_Y5_N7
--operation mode is normal

Y1_gprbit_2_6_i_0_o2[0] = Y1_s_adr_1_iv[4] & Y1L4153 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3);


--Y1_gprbit_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[0] at LC_X36_Y6_N8
--operation mode is normal

Y1_gprbit_9[0]_lut_out = Y1_un92_s_adr_5_i_i_o3 & (Y1L0152 & !Y1_gprbit_9_6_a[0] # !Y1L0152 & Y1_s_bdata_12_0) # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_9_6_a[0];
Y1_gprbit_9[0] = DFFEA(Y1_gprbit_9[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_99_i, , );


--Y1_s_reg_data_35_10_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[0] at LC_X37_Y7_N5
--operation mode is normal

Y1_s_reg_data_35_10_0_c[0] = Y1L9742Q & (Y1L535Q # Y1L1842Q) # !Y1L9742Q & Y1L343Q & !Y1L1842Q;


--Y1_gprbit_12[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[0] at LC_X36_Y11_N9
--operation mode is normal

Y1_gprbit_12[0]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[0] # !Y1_s_adr_1_iv_0_0 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_12_6_a[0]);
Y1_gprbit_12[0] = DFFEA(Y1_gprbit_12[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4487_i, , );


--Y1_gprbit_8[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[0] at LC_X31_Y6_N4
--operation mode is normal

Y1_gprbit_8[0]_lut_out = Y1_un92_s_adr_5_i_i_o3 & (Y1L0152 & !Y1_gprbit_8_6_a[0] # !Y1L0152 & Y1_s_bdata_12_0) # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_8_6_a[0];
Y1_gprbit_8[0] = DFFEA(Y1_gprbit_8[0]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4489_i, , );


--Y1_s_reg_data_35_3_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[0] at LC_X35_Y9_N5
--operation mode is normal

Y1_s_reg_data_35_3_0_c[0] = Y1L9742Q & (Y1L384Q # Y1L1842Q) # !Y1L9742Q & Y1L192Q & !Y1L1842Q;


--Y1_gprbit_2_6_i_a4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[3] at LC_X33_Y7_N2
--operation mode is normal

Y1_gprbit_2_6_i_a4[3] = !Y1_s_adr_1_iv[4] & (Y1L1153 # Y1L4052 # !Y1L7053);


--Y1_gprbit_2_6_i_o2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[3] at LC_X31_Y10_N1
--operation mode is normal

Y1_gprbit_2_6_i_o2[3] = Y1_s_adr_1_iv[4] & Y1L3253 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_un1_s_adr_5_0_0_a3);


--Y1_gprbit_9[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[3] at LC_X32_Y8_N2
--operation mode is normal

Y1_gprbit_9[3]_lut_out = Y1L0152 & Y1L3253 # !Y1L0152 & !Y1_gprbit_9_6_a[3];
Y1_gprbit_9[3] = DFFEA(Y1_gprbit_9[3]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_un1_gprbit_1527_99_i, , );


--Y1_s_reg_data_35_10_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[3] at LC_X37_Y8_N8
--operation mode is normal

Y1_s_reg_data_35_10_0_c[3] = Y1L9742Q & (Y1L545Q # Y1L1842Q) # !Y1L9742Q & Y1L943Q & !Y1L1842Q;


--Y1_un1_gprbit_1528_70_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_70_0_a2 at LC_X28_Y11_N1
--operation mode is normal

Y1_un1_gprbit_1528_70_0_a2 = Y1L7053 & Y1_un1_gprbit_1528_46_0_a2_0_s & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_un1_gprbit_1527_116_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_0 at LC_X33_Y8_N7
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_0 = Y1_un1_gprbit_1527_116_0_a2_0_0_a & !Y1_s_adr_1_iv_7[3] & !Y1L4152 & !Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_116_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_1 at LC_X34_Y8_N5
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_1 = Y1L7053 & !Y1_s_adr_1_iv_7[3] & Y1L4052 & Y1_un1_gprbit_1527_116_0_a2_0_1_a;


--Y1_un1_gprbit_1527_98_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_2 at LC_X35_Y8_N9
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_2 = !Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_0_0 & !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1527_98_0_a2_2_a;


--Y1_un1_gprbit_1527_98_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0 at LC_X35_Y8_N3
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_0 = Y1_s_adr_1_iv[4] & Y1L7053 & Y1L3593 & Y1_un1_gprbit_1527_98_0_a2_0_a;


--Y1_un1_gprbit_1527_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_14 at LC_X33_Y9_N1
--operation mode is normal

Y1_un1_gprbit_1527_14 = Y1L4052 & Y1_s_adr_1_iv[4] & Y1L4593 & Y1_un1_gprbit_1527_14_a;


--Y1_un1_gprbit_1528_69_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_69_0 at LC_X32_Y8_N6
--operation mode is normal

Y1_un1_gprbit_1528_69_0 = !Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_19 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_19 at LC_X32_Y5_N7
--operation mode is normal

Y1_un1_gprbit_1527_19 = Y1_s_adr_1_iv_7[3] & Y1L0152 # !Y1_s_adr_1_iv_7[3] & !Y1L4052 & Y1_un1_gprbit_1527_19_a;


--Y1_N_4489_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4489_i at LC_X32_Y12_N2
--operation mode is normal

Y1_N_4489_i = Y1_un1_gprbit_1527_85_0_0_a2_0 # Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_85_0_0_a & Y1_un1_gprbit_1527_53_0_a4_0;


--Y1_gprbit_2_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_m3_a[5] at LC_X33_Y8_N9
--operation mode is normal

Y1_gprbit_2_6_i_m3_a[5] = Y1_un1_gprbit_1527_53_0_a2_0_1 & (Y1L7053 & !Y1_s_bdata_12_0 # !Y1L7053 & !Y1_gprbit_2[5]) # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_2[5];


--M1_s_recv_done is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_done at LC_X45_Y12_N9
--operation mode is normal

M1_s_recv_done_lut_out = M1_s_recv_state[3];
M1_s_recv_done = DFFEA(M1_s_recv_done_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_N_2723_i, , );


--X1_un1_s_intblock_102_i_o6_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_2_a at LC_X32_Y26_N3
--operation mode is normal

X1_un1_s_intblock_102_i_o6_2_a = !Y1L6932 & (Y1L2932 # !Y1_state_o_0);


--X1_un1_s_intblock_102_i_o6_1_0_a2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_1_0 at LC_X29_Y26_N3
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_a2_1_0 = !Y1L3632 & !X1_un1_s_intblock_102_i_o6_1_0_a2_1_0_a & (Y1L6732 # !Y1L6832);


--X1_un1_s_intblock_102_i_o6_1_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_0 at LC_X29_Y23_N2
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_0 = Y1L3632 # X1_un1_s_intblock_102_i_o6_1_0_0_a # !Y1_command_o_0 # !Y1L7532;


--X1_un1_s_intblock_102_i_a2_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_9 at LC_X31_Y26_N6
--operation mode is normal

X1_un1_s_intblock_102_i_a2_9 = !Y1L7532 & !Y1L2932 & X1_un1_s_intblock_102_i_a2_9_a & Y1L3632;


--X1_un1_s_intblock_102_i_a2_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_14 at LC_X30_Y25_N1
--operation mode is normal

X1_un1_s_intblock_102_i_a2_14 = !Y1L6932 & X1_un1_s_intblock_102_i_a2_14_a & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_un1_s_intblock_102_i_a2_13_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_13_2 at LC_X34_Y26_N7
--operation mode is normal

X1_un1_s_intblock_102_i_a2_13_2 = !Y1L3632 & Y1L7532 & X1_un1_s_intblock_102_i_a2_13_0 & Y1_command_o_0;


--X1_un1_s_intblock_102_i_a2_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_10 at LC_X34_Y25_N1
--operation mode is normal

X1_un1_s_intblock_102_i_a2_10 = Y1L6763Q & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & !E1_prog_data_o_2 & X1_un1_s_intblock_102_i_a2_10_a;


--X1_un1_s_intblock_102_i_o2_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_2 at LC_X34_Y25_N4
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_2 = Y1_un1_command_o_4_2 & X1_un1_s_intblock_102_i_o2_2_2_a & (!X1_un1_s_intblock_102_i_a2_11_0 # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0) # !Y1_un1_command_o_4_2 & (!X1_un1_s_intblock_102_i_a2_11_0 # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0);


--X1_un10_s_intblock_m_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un10_s_intblock_m_3_a at LC_X34_Y23_N7
--operation mode is normal

X1_un10_s_intblock_m_3_a = !X1_un1_un781_s_instr_category_1_0_a6_3 & !X1_un1_un781_s_instr_category_1_0_a6_1 & !X1_un1_un781_s_instr_category_1_0_a6 & X1_un1_un781_s_instr_category_1_0_2;


--X1_un1_un15_s_instr_category_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0 at LC_X27_Y24_N4
--operation mode is normal

X1_un1_un15_s_instr_category_3_0 = !X1_un1_un15_s_instr_category_3_0_a5 & X1_un1_un15_s_instr_category_3_0_1 & (X1_un1_un15_s_instr_category_3_0_o5_1_0 # !X1_N_2438_i_i_o2);


--X1_un340_state_0_a2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un340_state_0_a2_4 at LC_X42_Y17_N0
--operation mode is normal

X1_un340_state_0_a2_4 = !Y1_acc_6 & !Y1_acc_4 & !Y1_acc_7 & !Y1_acc_5;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] at LC_X43_Y17_N2
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] = !Y1_acc_2 & !Y1_acc_3 & !Y1_acc_1 & !Y1_acc_0;


--Y1_psw_31_0_iv_1tt_6_m1_e_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1tt_6_m1_e_2_a at LC_X43_Y14_N9
--operation mode is normal

Y1_psw_31_0_iv_1tt_6_m1_e_2_a = !U1_cy_o_0_iv_0_a2_4_0 & !U1_opb_o_iv_0_a2_2_0 & (U1_cy_o_0_iv_0_o2_0_0 # !T1_m5);


--Y1_psw_31_1_s_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_s_0_a[2] at LC_X28_Y9_N9
--operation mode is normal

Y1_psw_31_1_s_0_a[2] = Y1_s_adr_1_iv_7[3] & !Y1L0152 & (Y1L7053 $ Y1L4052);


--Y1_psw_o_i_m_d_0_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_0_0_a[2] at LC_X35_Y18_N1
--operation mode is normal

Y1_psw_o_i_m_d_0_0_a[2] = Y1_b42 & !U1_ov_o_iv_0 # !Y1_b42 & (X1_regs_wr_en_o_3_iv_1 & !U1_ov_o_iv_0 # !X1_regs_wr_en_o_3_iv_1 & Y1_psw_o_2);


--Y1_s_bdata_i_m_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m_0_a at LC_X28_Y9_N6
--operation mode is normal

Y1_s_bdata_i_m_0_a = !Y1_s_adr_1_iv[4] & !Y1L4052 & Y1L4152 & !Y1L7053;


--M1_un1_s_recv_state_14_0_o3_0_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_0_0_a at LC_X45_Y18_N4
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_0_0_a = !M1_s_rxpre_count[5] & (!M1_s_rxpre_count[4] # !M1_s_rxpre_count[3] # !M1_s_rxpre_count[2]);


--M1_un1_s_recv_state_14_0_o3_1_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_1_0_a at LC_X45_Y18_N1
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_1_0_a = !M1_s_rxpre_count[3] & !M1_s_rxpre_count[4] # !M1_s_rxpre_count[5];


--M1_un1_s_recv_state_12_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_o3_0 at LC_X44_Y18_N9
--operation mode is normal

M1_un1_s_recv_state_12_0_o3_0 = Y1_scon_0_6 & Y1_s_smodreg_0;


--Y1_un1_gprbit_1527_15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15 at LC_X33_Y7_N5
--operation mode is normal

Y1_un1_gprbit_1527_15 = Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & Y1L0383 & Y1L1383;


--Y1_gprbit_5_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[5] at LC_X38_Y10_N6
--operation mode is normal

Y1_gprbit_5_6_a[5] = Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_5[5]) # !Y1L7053 & !Y1_gprbit_5[5];


--Y1_N_4511_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4511_i at LC_X37_Y11_N1
--operation mode is normal

Y1_N_4511_i = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_100_0_a2_0_0_0 # !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_53_0_a4_0);


--Y1_un1_gprbit_1527_97_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a at LC_X28_Y11_N9
--operation mode is normal

Y1_un1_gprbit_1527_97_0_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv[4] & !Y1L4152;


--Y1_un1_gprbit_1527_97_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a2_0_2 at LC_X32_Y7_N6
--operation mode is normal

Y1_un1_gprbit_1527_97_0_a2_0_2 = !Y1L4152 & Y1L7053 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_97_0_a2_0_2_a;


--Y1_gprbit_1_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[5] at LC_X40_Y8_N5
--operation mode is normal

Y1_gprbit_1_6_a[5] = Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_1[5]) # !Y1L7053 & !Y1_gprbit_1[5];


--Y1_N_4491_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4491_i at LC_X37_Y10_N1
--operation mode is normal

Y1_N_4491_i = Y1_un1_gprbit_1527_69_0_a & (Y1_un1_gprbit_1527_3_4_i_i_a2_0 # Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_69_0_a2_0_0) # !Y1_un1_gprbit_1527_69_0_a & Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_69_0_a2_0_0;


--Y1_un1_gprbit_1527_110_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0 at LC_X34_Y7_N0
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0 = !Y1L4152 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_110_0_a2_0_0_a;


--Y1_un1_gprbit_1527_110_0_a2_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_0 at LC_X34_Y7_N4
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0_0 = !Y1L4152 & !Y1L7053 & Y1L4052 & Y1_un1_gprbit_1527_110_0_a2_0_0_0_a;


--Y1_un1_gprbit_1527_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10 at LC_X36_Y11_N2
--operation mode is normal

Y1_un1_gprbit_1527_10 = !Y1L7053 & Y1L0283 & Y1_s_adr_1_iv[4] & Y1L1283;


--Y1_un1_gprbit_1527_53_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_0 at LC_X37_Y9_N4
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a4_0 = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1L4152;


--Y1_un1_gprbit_1527_53_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a at LC_X37_Y9_N6
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a = X1_regs_wr_en_o_3_iv_0 & !Y1L4152 & !Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_N_4470_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4470_i at LC_X32_Y9_N4
--operation mode is normal

Y1_N_4470_i = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_81_0_a2_0_1 # Y1_un1_gprbit_1527_53_0_a4_0 & Y1_un1_gprbit_1527_81_0_a) # !Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_53_0_a4_0 & Y1_un1_gprbit_1527_81_0_a;


--Y1_gprbit_2_6_i_a4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[1] at LC_X34_Y6_N7
--operation mode is normal

Y1_gprbit_2_6_i_a4[1] = !Y1_s_adr_1_iv[4] & (Y1L4052 # !Y1L7053 # !Y1L1153);


--Y1_gprbit_2_6_i_o2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[1] at LC_X34_Y6_N3
--operation mode is normal

Y1_gprbit_2_6_i_o2[1] = Y1_s_adr_1_iv[4] & Y1L7153 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_gprbit_2_6_i_o2_a[1]);


--Y1_gprbit_8_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[1] at LC_X32_Y4_N6
--operation mode is normal

Y1_gprbit_8_6_a[1] = Y1L1153 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1L746Q) # !Y1L1153 & !Y1L746Q;


--Y1_gprbit_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[1] at LC_X35_Y6_N8
--operation mode is normal

Y1_gprbit_2[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_2[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_2[1] = DFFEA(Y1_gprbit_2[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4495_i, , );


--Y1L903 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_1__Z~1 at LC_X36_Y6_N4
--operation mode is normal

Y1L903 = Y1L7153 & (Y1L0152 # !Y1_gprbit_0_6_a[1]) # !Y1L7153 & !Y1L0152 & !Y1_gprbit_0_6_a[1];


--Y1L808 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_1__Z~1 at LC_X31_Y8_N4
--operation mode is normal

Y1L808 = Y1_s_adr_1_iv_0_0 & Y1L7153 # !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[1];


--Y1L205 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_1__Z~1 at LC_X37_Y9_N8
--operation mode is normal

Y1L205 = Y1L7153 & (X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4_6_a[1]) # !Y1L7153 & !X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[1];


--Y1_gprbit_9_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[1] at LC_X36_Y12_N4
--operation mode is normal

Y1_gprbit_9_6_a[1] = Y1L1153 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_9[1]) # !Y1L1153 & !Y1_gprbit_9[1];


--Y1L755 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_1__Z~1 at LC_X38_Y11_N2
--operation mode is normal

Y1L755 = Y1L855 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L955) # !Y1L855 & Y1L955;


--Y1L063 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_1__Z~1 at LC_X36_Y9_N3
--operation mode is normal

Y1L063 = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L163 & Y1_s_bdata_12_0 # !Y1L163 & Y1L263) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L263;


--Y1_gprbit_11[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[1] at LC_X34_Y6_N6
--operation mode is normal

Y1_gprbit_11[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_11[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_11[1] = DFFEA(Y1_gprbit_11[1]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4500_i, , );


--Y1_gprbit_8_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[7] at LC_X34_Y13_N7
--operation mode is normal

Y1_gprbit_8_6_a[7] = Y1_gprbit_8[7] & Y1L0152 & !Y1L0943 # !Y1_gprbit_8[7] & (!Y1L0943 # !Y1L0152);


--Y1_gprbit_0_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[7] at LC_X31_Y9_N9
--operation mode is normal

Y1_gprbit_0_6_a[7] = Y1L503Q & !Y1L0943 & Y1L0152 # !Y1L503Q & (!Y1L0152 # !Y1L0943);


--Y1L866 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_3__Z~1 at LC_X32_Y4_N3
--operation mode is normal

Y1L866 = Y1L0152 & Y1L3253 # !Y1L0152 & !Y1_gprbit_8_6_a[3];


--Y1L313 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_3__Z~1 at LC_X32_Y4_N7
--operation mode is normal

Y1L313 = Y1L0152 & Y1L3253 # !Y1L0152 & !Y1_gprbit_0_6_a[3];


--Y1L663 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_3__Z~1 at LC_X37_Y10_N8
--operation mode is normal

Y1L663 = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L763 & Y1L863 # !Y1L763 & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1L863;


--Y1L293 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_7__Z~2 at LC_X41_Y12_N8
--operation mode is normal

Y1L293 = Y1L0152 & !Y1_gprbit_1_6_a[7] # !Y1L0152 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_1_6_a[7]);


--Y1L588 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_7__Z~2 at LC_X35_Y11_N5
--operation mode is normal

Y1L588 = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[7] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_13_6_a[7]);


--Y1L737 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_7__Z~2 at LC_X35_Y10_N4
--operation mode is normal

Y1L737 = Y1L0152 & !Y1_gprbit_9_6_a[7] # !Y1L0152 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_9_6_a[7]);


--Y1_gprbit_13_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[6] at LC_X36_Y7_N5
--operation mode is normal

Y1_gprbit_13_6_a[6] = Y1L158Q & !Y1L2353 & Y1_s_adr_1_iv_0_0 # !Y1L158Q & (!Y1_s_adr_1_iv_0_0 # !Y1L2353);


--Y1_gprbit_9_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[6] at LC_X36_Y7_N0
--operation mode is normal

Y1_gprbit_9_6_a[6] = Y1L707Q & Y1L0152 & !Y1L2353 # !Y1L707Q & (!Y1L2353 # !Y1L0152);


--Y1L175 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6__Z~2 at LC_X39_Y11_N8
--operation mode is normal

Y1L175 = Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[6] # !Y1_s_adr_1_iv_7[3] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_5_6_a[6]);


--Y1L373 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6__Z~2 at LC_X37_Y10_N7
--operation mode is normal

Y1L373 = Y1L0152 & !Y1_gprbit_1_6_a[6] # !Y1L0152 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_1_6_a[6]);


--Y1_gprbit_7_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6_i_m3_a[6] at LC_X36_Y7_N3
--operation mode is normal

Y1_gprbit_7_6_i_m3_a[6] = Y1L2353 & !Y1_gprbit_7[6] & !Y1_s_adr_1_iv[4] # !Y1L2353 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_7[6]);


--Y1_un156_s_bit_data_13_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[2] at LC_X36_Y5_N7
--operation mode is normal

Y1_un156_s_bit_data_13_c[2] = Y1L2942Q & (Y1_gprbit_11[2] # Y1L8842Q) # !Y1L2942Q & !Y1L8842Q & Y1_gprbit_3[2];


--Y1L958 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_2__Z~2 at LC_X35_Y15_N8
--operation mode is normal

Y1L958 = Y1_psw_31_0_iv_0_a2_7_1[3] & (Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[2] # !Y1_s_adr_1_iv_0_0 & Y1_s_bdata_12_0) # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_13_6_a[2];


--Y1_un156_s_bit_data_10_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[2] at LC_X36_Y5_N3
--operation mode is normal

Y1_un156_s_bit_data_10_c[2] = Y1L2942Q & (Y1L8842Q # Y1L896Q) # !Y1L2942Q & !Y1L8842Q & Y1L743Q;


--Y1_gprbit_14[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[2] at LC_X33_Y9_N3
--operation mode is normal

Y1_gprbit_14[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_14[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_14[2] = DFFEA(Y1_gprbit_14[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4481_i, , );


--Y1_gprbit_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[2] at LC_X34_Y7_N9
--operation mode is normal

Y1_gprbit_6[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_6[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_6[2] = DFFEA(Y1_gprbit_6[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4471_i, , );


--Y1_un156_s_bit_data_6_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[2] at LC_X36_Y5_N2
--operation mode is normal

Y1_un156_s_bit_data_6_c[2] = Y1L2942Q & (Y1L697Q # Y1L3842Q) # !Y1L2942Q & Y1L784Q & !Y1L3842Q;


--Y1_gprbit_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[2] at LC_X35_Y5_N1
--operation mode is normal

Y1_gprbit_10[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_10[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_10[2] = DFFEA(Y1_gprbit_10[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4516_i, , );


--Y1_gprbit_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[2] at LC_X35_Y6_N9
--operation mode is normal

Y1_gprbit_2[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_2[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_2[2] = DFFEA(Y1_gprbit_2[2]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , Y1_N_4495_i, , );


--Y1_un156_s_bit_data_3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[2] at LC_X35_Y5_N7
--operation mode is normal

Y1_un156_s_bit_data_3_c[2] = Y1L2942Q & (Y1L946Q # Y1L3842Q) # !Y1L2942Q & Y1L592Q & !Y1L3842Q;


--Y1_un156_s_bit_data_3_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[6] at LC_X34_Y5_N1
--operation mode is normal

Y1_un156_s_bit_data_3_c[6] = Y1L3842Q & (Y1L8842Q # Y1L304Q) # !Y1L3842Q & Y1L303Q & !Y1L8842Q;


--Y1_un156_s_bit_data_6_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[6] at LC_X31_Y5_N4
--operation mode is normal

Y1_un156_s_bit_data_6_c[6] = Y1L3842Q & (Y1L8842Q # Y1_gprbit_10[6]) # !Y1L3842Q & Y1L066Q & !Y1L8842Q;


--Y1_gprbit_13_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[0] at LC_X39_Y11_N5
--operation mode is normal

Y1_gprbit_13_6_a[0] = Y1_gprbit_13[0] & Y1_s_adr_1_iv_0_0 & !Y1L4153 # !Y1_gprbit_13[0] & (!Y1L4153 # !Y1_s_adr_1_iv_0_0);


--Y1L853 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_0__Z~2 at LC_X37_Y7_N7
--operation mode is normal

Y1L853 = Y1L0152 & !Y1_gprbit_1_6_a[0] # !Y1L0152 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_1_6_a[0]);


--Y1_un156_s_bit_data_3_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_0_c[0] at LC_X37_Y5_N2
--operation mode is normal

Y1_un156_s_bit_data_3_0_c[0] = Y1L8842Q & (Y1L384Q # Y1L2942Q) # !Y1L8842Q & !Y1L2942Q & Y1L192Q;


--Y1_un156_s_bit_data_6_0_i_m2_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_0_i_m2_c[0] at LC_X33_Y5_N3
--operation mode is normal

Y1_un156_s_bit_data_6_0_i_m2_c[0] = Y1L2942Q & (Y1L047Q # Y1L8842Q) # !Y1L2942Q & !Y1L8842Q & Y1L593Q;


--Y1_un156_s_bit_data_13_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[4] at LC_X39_Y6_N3
--operation mode is normal

Y1_un156_s_bit_data_13_c[4] = Y1L3842Q & (Y1L2942Q # Y1_gprbit_7[4]) # !Y1L3842Q & !Y1L2942Q & Y1L745Q;


--Y1_un156_s_bit_data_10_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[4] at LC_X37_Y4_N6
--operation mode is normal

Y1_un156_s_bit_data_10_c[4] = Y1L2942Q & (Y1L3842Q # Y1_gprbit_9[4]) # !Y1L2942Q & !Y1L3842Q & Y1L153Q;


--Y1_un156_s_bit_data_6_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[4] at LC_X38_Y6_N0
--operation mode is normal

Y1_un156_s_bit_data_6_c[4] = Y1L8842Q & (Y1L795Q # Y1L2942Q) # !Y1L8842Q & !Y1L2942Q & Y1_gprbit_2[4];


--Y1_un156_s_bit_data_3_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[4] at LC_X37_Y5_N8
--operation mode is normal

Y1_un156_s_bit_data_3_c[4] = Y1L2942Q & (Y1L8842Q # Y1L356Q) # !Y1L2942Q & !Y1L8842Q & Y1L992Q;


--N1_un1_un23_s_tmr_ctr1_en_5_1_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_5_1_a at LC_X27_Y5_N0
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_5_1_a = N1_un1_s_tf115_5_2_i_i_a2 & N1_un38_wt_i & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & !Y1L6473Q;


--Y1_gprbit_8_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[6] at LC_X31_Y6_N0
--operation mode is normal

Y1_gprbit_8_6_a[6] = Y1L066Q & Y1L0152 & !Y1L2353 # !Y1L066Q & (!Y1L2353 # !Y1L0152);


--Y1_gprbit_6_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6_i_m3_a[6] at LC_X34_Y7_N6
--operation mode is normal

Y1_gprbit_6_6_i_m3_a[6] = Y1_gprbit_6[6] & Y1_s_adr_1_iv[4] & !Y1L2353 # !Y1_gprbit_6[6] & (!Y1L2353 # !Y1_s_adr_1_iv[4]);


--Y1_gprbit_4_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[6] at LC_X36_Y6_N5
--operation mode is normal

Y1_gprbit_4_6_a[6] = X1_un1_s_intblock_111 & (X1_regs_wr_en_o_3_iv_12[1] & !Y1L2353 # !X1_regs_wr_en_o_3_iv_12[1] & !Y1_gprbit_4[6]) # !X1_un1_s_intblock_111 & !Y1_gprbit_4[6];


--Y1L314 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6__Z~2 at LC_X34_Y5_N4
--operation mode is normal

Y1L314 = Y1_un1_gprbit_1527_4_i_2 & (Y1_s_adr_1_iv[4] & !Y1_gprbit_2_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_2_6_i_m3_a[6];


--Y1L123 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6__Z~2 at LC_X33_Y6_N8
--operation mode is normal

Y1L123 = Y1L0152 & !Y1_gprbit_0_6_a[6] # !Y1L0152 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_0_6_a[6]);


--Y1_gprbit_3_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6_i_m3_a[6] at LC_X35_Y7_N4
--operation mode is normal

Y1_gprbit_3_6_i_m3_a[6] = Y1_gprbit_3[6] & !Y1L2353 & Y1_s_adr_1_iv[4] # !Y1_gprbit_3[6] & (!Y1_s_adr_1_iv[4] # !Y1L2353);


--Y1_s_reg_data_35_10_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[7] at LC_X41_Y11_N8
--operation mode is normal

Y1_s_reg_data_35_10_0[7] = Y1_s_reg_data_35_10_0_c[7] & (Y1_gprbit_7[7] # !Y1L5742Q) # !Y1_s_reg_data_35_10_0_c[7] & Y1_gprbit_3[7] & Y1L5742Q;


--Y1_s_reg_data_35_13_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[7] at LC_X38_Y8_N8
--operation mode is normal

Y1_s_reg_data_35_13_0[7] = Y1_s_reg_data_35_13_0_c[7] & (Y1L5742Q # Y1L358Q) # !Y1_s_reg_data_35_13_0_c[7] & Y1L907Q & !Y1L5742Q;


--Y1_s_reg_data_35_6_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[7] at LC_X37_Y3_N0
--operation mode is normal

Y1_s_reg_data_35_6_0[7] = Y1_s_reg_data_35_6_0_c[7] & (Y1_gprbit_14[7] # !Y1L1842Q) # !Y1_s_reg_data_35_6_0_c[7] & Y1L1842Q & Y1_gprbit_10[7];


--Y1_s_reg_data_35_3_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[7] at LC_X37_Y3_N8
--operation mode is normal

Y1_s_reg_data_35_3_0[7] = Y1_s_reg_data_35_3_0_c[7] & (Y1_gprbit_12[7] # !Y1L1842Q) # !Y1_s_reg_data_35_3_0_c[7] & Y1L1842Q & Y1_gprbit_8[7];


--I_394_a is I_394_a at LC_X45_Y10_N1
--operation mode is normal

I_394_a = Y1_sbuf_0_5 & !M1_s_tran_sh_6 & I_413 # !Y1_sbuf_0_5 & (!I_413 # !M1_s_tran_sh_6);


--I_384 is I_384 at LC_X45_Y10_N9
--operation mode is normal

I_384 = Y1_scon_0_6 & (I_405 & I_384_a # !I_405 & !Y1_sbuf_0_5) # !Y1_scon_0_6 & I_384_a;


--N1_un1_un38_wt_i_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un38_wt_i_1 at LC_X27_Y5_N9
--operation mode is normal

N1_un1_un38_wt_i_1 = Y1_tcon_0_6 & N1_s_pre_count_3_i_a2[2] & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & N1_un38_wt_i;


--N1_s_countl0_33_u_i_o2_1_a[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_o2_1_a[0] at LC_X43_Y8_N9
--operation mode is normal

N1_s_countl0_33_u_i_o2_1_a[0] = !N1_s_countl0_3 # !N1_s_countl0_0;


--N1_s_t0ff1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff1 at LC_X26_Y5_N0
--operation mode is normal

N1_s_t0ff1_lut_out = N1_s_t0ff0;
N1_s_t0ff1 = DFFEA(N1_s_t0ff1_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un1_un24_s_pre_count, , );


--N1_un1_un24_s_pre_count is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count at LC_X26_Y5_N6
--operation mode is normal

N1_un1_un24_s_pre_count = !N1_s_pre_count[3] & N1_s_pre_count[1] & Y1L7373Q & N1_un1_un24_s_pre_count_1_0_a2_3_0;


--M1_un1_un22_s_mode_51_i_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a3 at LC_X46_Y12_N5
--operation mode is normal

M1_un1_un22_s_mode_51_i_a3 = M1_un1_un18_s_mode_19_0_o3_1 & (M1_s_recv_state[3] & !M1_s_recv_state[1] # !M1_s_recv_state[3] & (M1_s_recv_state[2] # M1_s_recv_state[1]));


--M1_un1_un22_s_mode_51_i_o3_1_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_1_0_a at LC_X44_Y13_N3
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_1_0_a = Y1_scon_0_5 & !M1L12 # !M1_un1_un18_s_mode_19_0_o3_1 # !M1_un1_un18_s_mode_19_0_o3_3;


--Y1_gprbit_11_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6_i_m3_a[4] at LC_X35_Y8_N5
--operation mode is normal

Y1_gprbit_11_6_i_m3_a[4] = Y1L7053 & !Y1L077Q # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1L077Q);


--Y1_un1_gprbit_1528_4_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_1 at LC_X35_Y11_N4
--operation mode is normal

Y1_un1_gprbit_1528_4_1 = !X1_regs_wr_en_o_3_iv_1 & !Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_4_1_a & !Y1L4152;


--Y1_un1_gprbit_1527_20 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_20 at LC_X35_Y11_N7
--operation mode is normal

Y1_un1_gprbit_1527_20 = Y1L7053 & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_20_a & Y1L2593;


--Y1_un1_gprbit_1527_99_i_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i_2 at LC_X35_Y10_N8
--operation mode is normal

Y1_un1_gprbit_1527_99_i_2 = Y1_s_adr_1_iv_0_0 & Y1L0152 & Y1_un1_gprbit_1527_99_i_2_a # !Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L0152;


--Y1_un1_gprbit_1527_99_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i_a at LC_X35_Y10_N3
--operation mode is normal

Y1_un1_gprbit_1527_99_i_a = !Y1L4152 & (Y1L7053 & !Y1L4052 # !Y1L0152);


--Y1_gprbit_1_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[4] at LC_X38_Y9_N6
--operation mode is normal

Y1_gprbit_1_6_a[4] = Y1L7053 & !Y1L153Q # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1L153Q);


--Y1_un1_gprbit_1527_112_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_0_1 at LC_X34_Y9_N0
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2_0_1 = !Y1L7053 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_112_0_a2_0_1_a & !Y1L4052;


--Y1_un1_gprbit_1527_112_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2 at LC_X34_Y9_N5
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2 = !Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & !Y1L0152;


--Y1_gprbit_0_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[4] at LC_X35_Y9_N1
--operation mode is normal

Y1_gprbit_0_6_a[4] = Y1L7053 & !Y1L992Q # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1L992Q);


--Y1_gprbit_6_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6_i_m3_a[4] at LC_X38_Y7_N1
--operation mode is normal

Y1_gprbit_6_6_i_m3_a[4] = Y1L7053 & !Y1L795Q # !Y1L7053 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1L795Q);


--Y1_s_reg_data_35_6_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[1] at LC_X35_Y6_N2
--operation mode is normal

Y1_s_reg_data_35_6_0[1] = Y1_s_reg_data_35_6_0_c[1] & (Y1_gprbit_14[1] # !Y1L5742Q) # !Y1_s_reg_data_35_6_0_c[1] & Y1_gprbit_10[1] & Y1L5742Q;


--Y1_s_reg_data_35_3_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[1] at LC_X35_Y6_N1
--operation mode is normal

Y1_s_reg_data_35_3_0[1] = Y1_s_reg_data_35_3_0_c[1] & (Y1L5742Q # Y1L584Q) # !Y1_s_reg_data_35_3_0_c[1] & !Y1L5742Q & Y1L392Q;


--Y1_s_reg_data_35_14_0_i_m4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4[1] at LC_X38_Y11_N7
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4[1] = Y1_s_reg_data_35_14_0_i_m4_c[1] & (Y1_gprbit_13[1] # !Y1L1842Q) # !Y1_s_reg_data_35_14_0_i_m4_c[1] & Y1_gprbit_9[1] & Y1L1842Q;


--Y1_s_reg_data_35_14_0_i_m4_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4_0[1] at LC_X34_Y6_N9
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4_0[1] = Y1_s_reg_data_35_14_0_i_m4_0_c[1] & (Y1_gprbit_15[1] # !Y1L1842Q) # !Y1_s_reg_data_35_14_0_i_m4_0_c[1] & Y1_gprbit_11[1] & Y1L1842Q;


--Y1_gprbit_2_6_i_a4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[2] at LC_X35_Y7_N2
--operation mode is normal

Y1_gprbit_2_6_i_a4[2] = !Y1_s_adr_1_iv[4] & (Y1L4052 # Y1L1153 # Y1L7053);


--Y1_gprbit_2_6_i_o2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[2] at LC_X36_Y10_N9
--operation mode is normal

Y1_gprbit_2_6_i_o2[2] = Y1_s_adr_1_iv[4] & Y1L0253 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3]);


--Y1L317 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_2__Z~2 at LC_X35_Y10_N7
--operation mode is normal

Y1L317 = Y1_psw_31_0_iv_0_a2_7_1[3] & (Y1L0152 & !Y1_gprbit_9_6_a[2] # !Y1L0152 & Y1_s_bdata_12_0) # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_9_6_a[2];


--Y1L463 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_2__Z~2 at LC_X37_Y10_N3
--operation mode is normal

Y1L463 = Y1L0152 & !Y1_gprbit_1_6_a[2] # !Y1L0152 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_1_6_a[2]);


--Y1_s_reg_data_35_6_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[2] at LC_X37_Y7_N0
--operation mode is normal

Y1_s_reg_data_35_6_0_c[2] = Y1L9742Q & (Y1L697Q # Y1L5742Q) # !Y1L9742Q & !Y1L5742Q & Y1L946Q;


--Y1_s_reg_data_35_3_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[2] at LC_X35_Y5_N3
--operation mode is normal

Y1_s_reg_data_35_3_0_c[2] = Y1L9742Q & (Y1L5742Q # Y1L784Q) # !Y1L9742Q & Y1L592Q & !Y1L5742Q;


--N1_un1_un96_s_tmr_ctr0_en_2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un96_s_tmr_ctr0_en_2_0 at LC_X26_Y7_N8
--operation mode is normal

N1_un1_un96_s_tmr_ctr0_en_2_0 = Y1L1373Q & !Y1L4373Q & (!N1_un96_s_tmr_ctr0_en_0_o2_0 # !N1_s_countl0_33_u_i_o2_1[0]);


--N1_un1_un24_s_tmr_ctr0_en_1_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_tmr_ctr0_en_1_0 at LC_X25_Y7_N0
--operation mode is normal

N1_un1_un24_s_tmr_ctr0_en_1_0 = !Y1L1373Q & !Y1L4373Q & (!N1_un24_s_tmr_ctr0_en_i_i_a2_0 # !N1_s_countl0_33_u_i_o2_1[0]);


--Y1_gprbit_9_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[0] at LC_X36_Y6_N0
--operation mode is normal

Y1_gprbit_9_6_a[0] = Y1_gprbit_9[0] & !Y1L4153 & Y1L0152 # !Y1_gprbit_9[0] & (!Y1L0152 # !Y1L4153);


--Y1_gprbit_12_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[0] at LC_X39_Y11_N6
--operation mode is normal

Y1_gprbit_12_6_a[0] = Y1_gprbit_12[0] & Y1_s_adr_1_iv_0_0 & !Y1L4153 # !Y1_gprbit_12[0] & (!Y1L4153 # !Y1_s_adr_1_iv_0_0);


--Y1_gprbit_8_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[0] at LC_X31_Y6_N3
--operation mode is normal

Y1_gprbit_8_6_a[0] = Y1_gprbit_8[0] & Y1L0152 & !Y1L4153 # !Y1_gprbit_8[0] & (!Y1L4153 # !Y1L0152);


--Y1L005 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_0__Z~2 at LC_X32_Y6_N6
--operation mode is normal

Y1L005 = Y1_un92_s_adr_5_i_i_o3 & (X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[0] # !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0) # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_4_6_a[0];


--Y1L703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_0__Z~2 at LC_X35_Y9_N8
--operation mode is normal

Y1L703 = Y1L0152 & !Y1_gprbit_0_6_a[0] # !Y1L0152 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_0_6_a[0]);


--Y1_gprbit_9_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[3] at LC_X31_Y8_N2
--operation mode is normal

Y1_gprbit_9_6_a[3] = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L1153 & !Y1_gprbit_9[3] # !Y1L1153 & !Y1_s_bdata_12_0) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_9[3];


--Y1_un1_gprbit_1527_116_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_0_a at LC_X30_Y8_N8
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_0_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_116_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_1_a at LC_X34_Y12_N1
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_1_a = !Y1L4152 & X1_regs_wr_en_o_3_iv_0 & !Y1L1153;


--Y1_un1_gprbit_1527_98_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_2_a at LC_X35_Y8_N8
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_2_a = !X1_regs_wr_en_o_3_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !Y1L4152;


--Y1_un1_gprbit_1527_98_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0_a at LC_X35_Y8_N2
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_0_a = !Y1L4152 & X1_regs_wr_en_o_3_iv_0 & !Y1L4052 & !Y1L1153;


--Y1_un1_gprbit_1527_14_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_14_a at LC_X33_Y9_N0
--operation mode is normal

Y1_un1_gprbit_1527_14_a = X1_regs_wr_en_o_3_iv_0 & !Y1L4152 & !Y1L7053 & !Y1L1153;


--Y1_un1_gprbit_1527_19_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_19_a at LC_X32_Y5_N5
--operation mode is normal

Y1_un1_gprbit_1527_19_a = !Y1L1153 & !Y1L4152 & !Y1L7053 & X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_85_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a at LC_X32_Y12_N8
--operation mode is normal

Y1_un1_gprbit_1527_85_0_0_a = !Y1_s_adr_1_iv_0_0 & !X1_regs_wr_en_o_3_iv_1 & !Y1L0152 & Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1527_85_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0 at LC_X32_Y12_N1
--operation mode is normal

Y1_un1_gprbit_1527_85_0_0_a2_0 = Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_7[3] & !Y1L7053 & Y1L8804;


--M1_N_2723_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2723_i at LC_X45_Y12_N8
--operation mode is normal

M1_N_2723_i = M1_un1_un22_s_mode_38_0_a # M1_un1_un22_s_mode_38_1_i_i # M1_un1_un22_s_mode_38_0_a3 & !I_440;


--X1_un1_s_intblock_102_i_o6_1_0_a2_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_1_0_a at LC_X29_Y26_N2
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_a2_1_0_a = Y1L6763Q & !E1_prog_data_o_0 # !Y1L6763Q & !Y1_s_ir_0 # !Y1L7532;


--X1_un1_s_intblock_102_i_o6_1_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_0_a at LC_X29_Y23_N1
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_0_a = Y1L6932 & (!Y1L6732 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1) # !Y1L6932 & Y1L2932 & (!Y1L6732 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1);


--X1_un1_s_intblock_102_i_a2_9_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_9_a at LC_X31_Y26_N8
--operation mode is normal

X1_un1_s_intblock_102_i_a2_9_a = Y1_command_o_0 & Y1L6932 & Y1L6832 & !Y1L6732 # !Y1_command_o_0 & !Y1L6932 & !Y1L6832;


--X1_un1_s_intblock_102_i_a2_14_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_14_a at LC_X31_Y25_N4
--operation mode is normal

X1_un1_s_intblock_102_i_a2_14_a = !Y1L3632 & !Y1_state_o_0 & Y1L6832;


--X1_un1_s_intblock_102_i_a2_13_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_13_0 at LC_X34_Y26_N9
--operation mode is normal

X1_un1_s_intblock_102_i_a2_13_0 = !Y1L6663Q & !Y1L6763Q;


--X1_un1_s_intblock_102_i_a2_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_10_a at LC_X34_Y25_N0
--operation mode is normal

X1_un1_s_intblock_102_i_a2_10_a = X1_un7186_s_instr_category_i_i_a3_1_s & (!Y1L6932 # !Y1L2932) # !X1_un7186_s_instr_category_i_i_a3_1_s & Y1L2932 & !Y1L6932;


--X1_un1_s_intblock_102_i_a2_11_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_11_0 at LC_X34_Y25_N3
--operation mode is normal

X1_un1_s_intblock_102_i_a2_11_0 = X1_un7186_s_instr_category_i_i_a3_1_s & !Y1L2932 & !Y1L6932;


--X1_un1_s_intblock_102_i_o2_2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_2_a at LC_X34_Y25_N8
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_2_a = !X1_un1_s_intblock_102_i_a2_12_2 & (!Y1L7532 & Y1_command_o_0 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_un781_s_instr_category_1_0_a6_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_3 at LC_X26_Y26_N6
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_3 = X1_un1_un781_s_instr_category_1_0_a6_3_a & X1_N_2453_i_i_o2 & (Y1_un9_s_command_1 # !X1_un1_un781_s_instr_category_1_0_o6_0);


--X1_un1_un781_s_instr_category_1_0_a6_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_1 at LC_X34_Y23_N4
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_1 = X1_N_2399_i_i_o2 & X1_un1_un294_s_instr_category_1_0_a2_1_1 & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_un1_un781_s_instr_category_1_0_a6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6 at LC_X33_Y24_N5
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6 = X1_un1_un781_s_instr_category_1_0_a6_a & (Y1_command_o_0 & X1_un1_un781_s_instr_category_1_0_a2_2_0 # !Y1_command_o_0 & X1_un1_un294_s_instr_category_1_0_a2_1_1);


--X1_un1_un781_s_instr_category_1_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_2 at LC_X34_Y23_N6
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_2 = !X1_un1_un781_s_instr_category_1_0_2_a & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_un15_s_instr_category_3_0_o5_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_o5_1_0 at LC_X27_Y23_N9
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_o5_1_0 = !X1_un1_un15_s_instr_category_3_0_o5_1_0_a & (X1_un1_un781_s_instr_category_1_0_a2_2_0 & Y1L6732 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 & Y1L6932);


--X1_un1_un15_s_instr_category_3_0_a5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_a5 at LC_X27_Y25_N4
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_a5 = !Y1_command_o_0 & X1_N_2453_i_i_o2 & Y1L2932 & X1_un1_un15_s_instr_category_3_0_a5_a;


--X1_un1_un15_s_instr_category_3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_1 at LC_X27_Y24_N3
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_1 = X1_un1_un15_s_instr_category_3_0_0 & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_N_2433_i_i # !X1_N_2442_i_i_o2);


--T1_m5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|m5 at LC_X43_Y14_N8
--operation mode is normal

T1_m5 = U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom_2 $ (U1_alu_cmd_o_1_3_0__rom # U1_alu_cmd_o_1_3_0__rom_0)) # !U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom_2 # U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0);


--U1_ov_o_iv_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0 at LC_X37_Y17_N1
--operation mode is normal

U1_ov_o_iv_0 = !U1_ov_o_iv_0_a2_0 & (U1_ov_o_iv_0_o2 # W1_v_lresult_1_1 $ !U1_ov_o_iv_0_a2_0_a);


--Y1_un1_gprbit_1527_100_0_a2_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_100_0_a2_0_0_0 at LC_X37_Y11_N0
--operation mode is normal

Y1_un1_gprbit_1527_100_0_a2_0_0_0 = Y1L7053 & !Y1L4152 & Y1L4052 & Y1_un1_gprbit_1527_100_0_a2_0_0_0_a;


--Y1_un1_gprbit_1527_97_0_a2_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a2_0_2_a at LC_X32_Y7_N5
--operation mode is normal

Y1_un1_gprbit_1527_97_0_a2_0_2_a = X1_regs_wr_en_o_3_iv_0 & !Y1L4052 & !Y1L1153;


--Y1_un1_gprbit_1527_69_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a at LC_X32_Y11_N3
--operation mode is normal

Y1_un1_gprbit_1527_69_0_a = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L4152;


--Y1_un1_gprbit_1527_69_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a2_0_0 at LC_X37_Y10_N0
--operation mode is normal

Y1_un1_gprbit_1527_69_0_a2_0_0 = !Y1L4052 & Y1_s_adr_1_iv_7[3] & !Y1L4152 & Y1_un1_gprbit_1527_69_0_a2_0_0_a;


--Y1_un1_gprbit_1527_110_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_a at LC_X29_Y11_N8
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_110_0_a2_0_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_0_a at LC_X34_Y7_N3
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0_0_a = X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_1_iv_7[3] & !Y1L1153;


--Y1_un1_gprbit_1527_81_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a2_0_1 at LC_X32_Y9_N0
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a2_0_1 = !Y1L4052 & !Y1L7053 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_81_0_a2_0_1_a;


--Y1_un1_gprbit_1527_81_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a at LC_X32_Y9_N3
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a = Y1_s_adr_1_iv[4] & !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_s_adr_1_iv_0_0;


--Y1_gprbit_2_6_i_o2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2_a[1] at LC_X34_Y6_N2
--operation mode is normal

Y1_gprbit_2_6_i_o2_a[1] = !Y1L4052 & Y1L1153 & Y1L7053;


--Y1_gprbit_0_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[1] at LC_X36_Y6_N3
--operation mode is normal

Y1_gprbit_0_6_a[1] = Y1_un1_gprbit_1527_98_0_a2_0_1 & (Y1L1153 & !Y1_s_bdata_12_0 # !Y1L1153 & !Y1L392Q) # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1L392Q;


--Y1_gprbit_12_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[1] at LC_X31_Y8_N3
--operation mode is normal

Y1_gprbit_12_6_a[1] = Y1L1153 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1L497Q) # !Y1L1153 & !Y1L497Q;


--Y1_gprbit_4_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[1] at LC_X36_Y9_N7
--operation mode is normal

Y1_gprbit_4_6_a[1] = Y1L1153 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1L584Q) # !Y1L1153 & !Y1L584Q;


--Y1_gprbit_8_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[3] at LC_X32_Y4_N2
--operation mode is normal

Y1_gprbit_8_6_a[3] = Y1L1153 & !Y1L156Q # !Y1L1153 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1L156Q);


--Y1_gprbit_0_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[3] at LC_X32_Y4_N5
--operation mode is normal

Y1_gprbit_0_6_a[3] = Y1L1153 & !Y1L792Q # !Y1L1153 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1L792Q);


--Y1_gprbit_1_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[7] at LC_X41_Y12_N9
--operation mode is normal

Y1_gprbit_1_6_a[7] = Y1L653Q & !Y1L0943 & Y1L0152 # !Y1L653Q & (!Y1L0152 # !Y1L0943);


--Y1_gprbit_13_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[7] at LC_X38_Y11_N8
--operation mode is normal

Y1_gprbit_13_6_a[7] = Y1L0943 & !Y1L358Q & !Y1_s_adr_1_iv_0_0 # !Y1L0943 & (Y1_s_adr_1_iv_0_0 # !Y1L358Q);


--Y1_gprbit_9_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[7] at LC_X36_Y12_N1
--operation mode is normal

Y1_gprbit_9_6_a[7] = Y1L907Q & !Y1L0943 & Y1L0152 # !Y1L907Q & (!Y1L0152 # !Y1L0943);


--Y1_gprbit_5_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[6] at LC_X39_Y11_N7
--operation mode is normal

Y1_gprbit_5_6_a[6] = Y1L055Q & Y1_s_adr_1_iv_7[3] & !Y1L2353 # !Y1L055Q & (!Y1L2353 # !Y1_s_adr_1_iv_7[3]);


--Y1_gprbit_1_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[6] at LC_X37_Y12_N3
--operation mode is normal

Y1_gprbit_1_6_a[6] = Y1L453Q & Y1L0152 & !Y1L2353 # !Y1L453Q & (!Y1L2353 # !Y1L0152);


--Y1_gprbit_13_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[2] at LC_X35_Y15_N7
--operation mode is normal

Y1_gprbit_13_6_a[2] = Y1L248Q & Y1_s_adr_1_iv_0_0 & !Y1L0253 # !Y1L248Q & (!Y1L0253 # !Y1_s_adr_1_iv_0_0);


--Y1L018 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_2__Z~2 at LC_X36_Y8_N0
--operation mode is normal

Y1L018 = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[2] # !Y1_s_adr_1_iv_0_0 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_12_6_a[2]);


--Y1L405 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_2__Z~2 at LC_X38_Y6_N6
--operation mode is normal

Y1L405 = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[2] # !X1_regs_wr_en_o_3_iv_0 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_4_6_a[2]);


--Y1L666 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_2__Z~2 at LC_X31_Y6_N2
--operation mode is normal

Y1L666 = Y1L0152 & !Y1_gprbit_8_6_a[2] # !Y1L0152 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_8_6_a[2]);


--Y1L113 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_2__Z~2 at LC_X36_Y6_N2
--operation mode is normal

Y1L113 = Y1_psw_31_0_iv_0_a2_7_1[3] & (Y1L0152 & !Y1_gprbit_0_6_a[2] # !Y1L0152 & Y1_s_bdata_12_0) # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_0_6_a[2];


--Y1_gprbit_1_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[0] at LC_X37_Y7_N6
--operation mode is normal

Y1_gprbit_1_6_a[0] = Y1L343Q & Y1L0152 & !Y1L4153 # !Y1L343Q & (!Y1L4153 # !Y1L0152);


--N1_un38_wt_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un38_wt_i at LC_X28_Y5_N9
--operation mode is normal

N1_un38_wt_i = !Y1_s_wt_0_1 # !Y1_all_wt_en_o_0 # !Y1_s_wt_0_0;


--Y1_gprbit_2_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_m3_a[6] at LC_X34_Y5_N3
--operation mode is normal

Y1_gprbit_2_6_i_m3_a[6] = Y1L304Q & !Y1L2353 & Y1_s_adr_1_iv[4] # !Y1L304Q & (!Y1_s_adr_1_iv[4] # !Y1L2353);


--Y1_gprbit_0_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[6] at LC_X32_Y6_N2
--operation mode is normal

Y1_gprbit_0_6_a[6] = Y1L303Q & !Y1L2353 & Y1L0152 # !Y1L303Q & (!Y1L0152 # !Y1L2353);


--Y1_s_reg_data_35_10_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[7] at LC_X42_Y11_N1
--operation mode is normal

Y1_s_reg_data_35_10_0_c[7] = Y1L9742Q & (Y1L5742Q # Y1L255Q) # !Y1L9742Q & Y1L653Q & !Y1L5742Q;


--Y1_s_reg_data_35_13_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[7] at LC_X38_Y8_N7
--operation mode is normal

Y1_s_reg_data_35_13_0_c[7] = Y1L9742Q & (Y1_gprbit_15[7] # !Y1L5742Q) # !Y1L9742Q & Y1_gprbit_11[7] & Y1L5742Q;


--Y1_s_reg_data_35_6_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[7] at LC_X37_Y3_N5
--operation mode is normal

Y1_s_reg_data_35_6_0_c[7] = Y1L9742Q & (Y1L106Q # Y1L1842Q) # !Y1L9742Q & Y1L504Q & !Y1L1842Q;


--Y1_s_reg_data_35_3_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[7] at LC_X37_Y3_N7
--operation mode is normal

Y1_s_reg_data_35_3_0_c[7] = Y1L9742Q & (Y1L894Q # Y1L1842Q) # !Y1L9742Q & Y1L503Q & !Y1L1842Q;


--M1_s_tran_sh_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_6 at LC_X45_Y10_N7
--operation mode is normal

M1_s_tran_sh_6_lut_out = Y1_scon_0_7 & !I_426_a # !Y1_scon_0_7 & !I_416;
M1_s_tran_sh_6 = DFFEA(M1_s_tran_sh_6_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_384_a is I_384_a at LC_X45_Y10_N5
--operation mode is normal

I_384_a = I_211 & (Y1_scon_0_6 & !M1_s_tran_sh_6 # !Y1_scon_0_6 & !Y1_sbuf_0_6) # !I_211 & !M1_s_tran_sh_6;


--N1_s_t0ff0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff0 at LC_X25_Y5_N2
--operation mode is normal

N1_s_t0ff0_sload_eqn = all_t0_i[0];
N1_s_t0ff0 = DFFEA(N1_s_t0ff0_sload_eqn, GLOBAL(L1__clk0), GLOBAL(reset_n), , N1_un1_un24_s_pre_count, , );


--Y1_un1_gprbit_1528_4_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_1_a at LC_X29_Y11_N1
--operation mode is normal

Y1_un1_gprbit_1528_4_1_a = X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & (!X1_un1_s_intblock_111 # !X1_regs_wr_en_o_3_iv_12[1]);


--Y1_un1_gprbit_1527_20_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_20_a at LC_X35_Y11_N2
--operation mode is normal

Y1_un1_gprbit_1527_20_a = !Y1L4152 & X1_regs_wr_en_o_3_iv_0 & Y1L0152 & Y1L4052;


--Y1_un1_gprbit_1527_99_i_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i_2_a at LC_X31_Y13_N2
--operation mode is normal

Y1_un1_gprbit_1527_99_i_2_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & Y1L1153;


--Y1_un1_gprbit_1527_112_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_0_1_a at LC_X34_Y9_N9
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2_0_1_a = X1_regs_wr_en_o_3_iv_0 & !Y1L1153 & !Y1L4152;


--Y1_un1_gprbit_1527_112_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a at LC_X34_Y9_N6
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2_a = Y1L8024 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_1_iv_0_0 & !Y1L4152;


--Y1_s_reg_data_35_6_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[1] at LC_X35_Y6_N6
--operation mode is normal

Y1_s_reg_data_35_6_0_c[1] = Y1L9742Q & (Y1L497Q # Y1L5742Q) # !Y1L9742Q & Y1L746Q & !Y1L5742Q;


--Y1_s_reg_data_35_3_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[1] at LC_X35_Y6_N0
--operation mode is normal

Y1_s_reg_data_35_3_0_c[1] = Y1L9742Q & (Y1_gprbit_6[1] # !Y1L5742Q) # !Y1L9742Q & Y1_gprbit_2[1] & Y1L5742Q;


--Y1_s_reg_data_35_14_0_i_m4_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4_c[1] at LC_X38_Y11_N6
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4_c[1] = Y1L9742Q & (Y1L935Q # Y1L1842Q) # !Y1L9742Q & Y1L543Q & !Y1L1842Q;


--Y1_s_reg_data_35_14_0_i_m4_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4_0_c[1] at LC_X33_Y6_N2
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4_0_c[1] = Y1L9742Q & (Y1L1842Q # Y1L126Q) # !Y1L9742Q & Y1L354Q & !Y1L1842Q;


--Y1_gprbit_9_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[2] at LC_X36_Y7_N9
--operation mode is normal

Y1_gprbit_9_6_a[2] = Y1L896Q & Y1L0152 & !Y1L0253 # !Y1L896Q & (!Y1L0253 # !Y1L0152);


--Y1_gprbit_1_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[2] at LC_X39_Y10_N7
--operation mode is normal

Y1_gprbit_1_6_a[2] = Y1L743Q & Y1L0152 & !Y1L0253 # !Y1L743Q & (!Y1L0253 # !Y1L0152);


--Y1_gprbit_4_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[0] at LC_X31_Y6_N8
--operation mode is normal

Y1_gprbit_4_6_a[0] = X1_un1_s_intblock_111 & (X1_regs_wr_en_o_3_iv_12[1] & !Y1L4153 # !X1_regs_wr_en_o_3_iv_12[1] & !Y1L384Q) # !X1_un1_s_intblock_111 & !Y1L384Q;


--Y1_gprbit_0_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[0] at LC_X36_Y9_N4
--operation mode is normal

Y1_gprbit_0_6_a[0] = Y1L192Q & !Y1L4153 & Y1L0152 # !Y1L192Q & (!Y1L0152 # !Y1L4153);


--M1_un1_un22_s_mode_38_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a at LC_X45_Y12_N0
--operation mode is normal

M1_un1_un22_s_mode_38_0_a = M1_un1_un22_s_mode_38_0_a2_0_1 & !Y1_scon_0_0 & !M1_s_recv_state[2] & Y1_scon_0_4;


--M1_un1_un22_s_mode_38_1_i_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_1_i_i at LC_X45_Y12_N7
--operation mode is normal

M1_un1_un22_s_mode_38_1_i_i = M1_un1_un18_s_mode_19_i_i # M1_un1_un22_s_mode_38_0_a2_0_1 & M1_s_recv_state[3];


--X1_un1_s_intblock_102_i_a2_12_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_12_2 at LC_X34_Y26_N0
--operation mode is normal

X1_un1_s_intblock_102_i_a2_12_2 = !Y1L6663Q & Y1L3632 & X1_un7186_s_instr_category_i_i_a3_1_s & !Y1L7532;


--X1_un1_un781_s_instr_category_1_0_o6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_o6_0 at LC_X26_Y26_N5
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_o6_0 = !Y1L2932 & !Y1L6732 # !Y1L7532;


--X1_un1_un781_s_instr_category_1_0_a6_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_3_a at LC_X26_Y26_N8
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_3_a = !Y1_command_o_0 & Y1L6932 & !Y1L6832;


--X1_un1_un781_s_instr_category_1_0_a6_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_a at LC_X34_Y23_N8
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_a = !Y1L7532 & Y1L6732 & Y1L6932 & X1_un1_state_i_227_0_0_a3_1_0;


--X1_un1_un781_s_instr_category_1_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_2_a at LC_X34_Y23_N5
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_2_a = !X1_un1_un294_s_instr_category_1_0_a2_1_1 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & !Y1L6932 & X1_un1_state_i_227_0_0_a3_1_0;


--X1_un1_un15_s_instr_category_3_0_o5_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_o5_1_0_a at LC_X27_Y23_N8
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_o5_1_0_a = X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & (Y1L6763Q & !E1_prog_data_o_5 # !Y1L6763Q & !Y1_s_ir_5);


--X1_un1_un15_s_instr_category_3_0_a5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_a5_a at LC_X28_Y25_N1
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_a5_a = Y1L7532 & !Y1L6932 # !Y1L7532 & !Y1L6732 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1_un15_s_instr_category_3_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_0 at LC_X27_Y24_N2
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_0 = !X1_un1_un15_s_instr_category_3_0_0_a & (!X1_N_2377_i_0_a2_s # !X1_N_2433_i_i # !X1_N_2453_i_i_o2);


--U1_ov_o_iv_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a at LC_X39_Y20_N2
--operation mode is normal

U1_ov_o_iv_0_a = !X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_3_iv_0;


--U1_ov_o_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a2_0 at LC_X35_Y18_N2
--operation mode is normal

U1_ov_o_iv_0_a2_0 = Y1_psw_o_2 & (U1_ov_o_iv_0_a # !U1_cy_o_0_iv_0_o2_0_0);


--Y1_un1_gprbit_1527_100_0_a2_0_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_100_0_a2_0_0_0_a at LC_X38_Y11_N9
--operation mode is normal

Y1_un1_gprbit_1527_100_0_a2_0_0_0_a = X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_1_iv_7[3] & Y1L1153;


--Y1_un1_gprbit_1527_69_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a2_0_0_a at LC_X37_Y10_N6
--operation mode is normal

Y1_un1_gprbit_1527_69_0_a2_0_0_a = Y1L7053 & Y1L1153 & X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_81_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a2_0_1_a at LC_X32_Y9_N6
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a2_0_1_a = X1_regs_wr_en_o_3_iv_0 & !Y1L4152 & Y1L1153;


--Y1_gprbit_12_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[2] at LC_X36_Y8_N9
--operation mode is normal

Y1_gprbit_12_6_a[2] = Y1L697Q & !Y1L0253 & Y1_s_adr_1_iv_0_0 # !Y1L697Q & (!Y1_s_adr_1_iv_0_0 # !Y1L0253);


--Y1_gprbit_4_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[2] at LC_X38_Y6_N5
--operation mode is normal

Y1_gprbit_4_6_a[2] = X1_un1_s_intblock_111 & (X1_regs_wr_en_o_3_iv_12[1] & !Y1L0253 # !X1_regs_wr_en_o_3_iv_12[1] & !Y1L784Q) # !X1_un1_s_intblock_111 & !Y1L784Q;


--Y1_gprbit_8_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[2] at LC_X31_Y6_N1
--operation mode is normal

Y1_gprbit_8_6_a[2] = Y1L946Q & Y1L0152 & !Y1L0253 # !Y1L946Q & (!Y1L0253 # !Y1L0152);


--Y1_gprbit_0_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[2] at LC_X36_Y6_N1
--operation mode is normal

Y1_gprbit_0_6_a[2] = Y1L592Q & !Y1L0253 & Y1L0152 # !Y1L592Q & (!Y1L0152 # !Y1L0253);


--I_426_a is I_426_a at LC_X45_Y10_N6
--operation mode is normal

I_426_a = M1_s_tran_sh_7 & !I_413 & !Y1_sbuf_0_6 # !M1_s_tran_sh_7 & (I_413 # !Y1_sbuf_0_6);


--I_416 is I_416 at LC_X45_Y10_N4
--operation mode is normal

I_416 = Y1_scon_0_6 & (I_405 & I_416_a # !I_405 & !Y1_sbuf_0_6) # !Y1_scon_0_6 & I_416_a;


--X1_un1_un15_s_instr_category_3_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_0_a at LC_X27_Y24_N1
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_0_a = Y1L6932 & !Y1_command_o_0 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_N_2442_i_i_o2;


--U1_ov_o_iv_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a2_0_a at LC_X38_Y14_N1
--operation mode is normal

U1_ov_o_iv_0_a2_0_a = W1_v_result_2_c3 & (!W1_un4_v_result_c3 # !U1_addsub_o_1_rom_x) # !W1_v_result_2_c3 & U1_addsub_o_1_rom_x & !W1_un4_v_result_c3;


--M1_s_tran_sh_7 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_7 at LC_X45_Y11_N8
--operation mode is normal

M1_s_tran_sh_7_lut_out = I_438_c & M1_s_tran_state_3 & !I_433 # !I_438_c & (!I_435 # !M1_s_tran_state_3);
M1_s_tran_sh_7 = DFFEA(M1_s_tran_sh_7_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_416_a is I_416_a at LC_X45_Y10_N8
--operation mode is normal

I_416_a = I_211 & (Y1_scon_0_6 & !M1_s_tran_sh_7 # !Y1_scon_0_6 & !Y1L5353Q) # !I_211 & !M1_s_tran_sh_7;


--I_433 is I_433 at LC_X45_Y11_N3
--operation mode is normal

I_433 = !Y1L5353Q & (Y1_scon_0_6 # Y1_scon_0_7);


--I_438_c is I_438_c at LC_X45_Y11_N2
--operation mode is normal

I_438_c = M1_s_tran_state_2 & (M1_s_tran_state_3 # !M1_s_tran_sh_8) # !M1_s_tran_state_2 & !M1_s_tran_state_3 & I_450;


--I_435 is I_435 at LC_X46_Y11_N7
--operation mode is normal

I_435 = M1_s_tran_state_0 & !I_435_a # !M1_s_tran_state_0 & I_445;


--M1_s_tran_sh_8 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_8 at LC_X46_Y13_N9
--operation mode is normal

M1_s_tran_sh_8_lut_out = !M1_s_tran_sh_53_0_iv_0_a2[9] & (M1_un1_un22_s_mode_42_0_a3_0 # M1_s_tran_sh[10] # !M1_s_txdm0_42_iv_0_o3);
M1_s_tran_sh_8 = DFFEA(M1_s_tran_sh_8_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--I_450 is I_450 at LC_X45_Y11_N9
--operation mode is normal

I_450 = M1_s_tran_state_0 & !M1_s_tran_sh_8 # !M1_s_tran_state_0 & (M1_s_tran_state_1 & !M1_s_tran_sh_8 # !M1_s_tran_state_1 & I_433);


--I_445 is I_445 at LC_X46_Y11_N3
--operation mode is normal

I_445 = I_445_a & !Y1L5353Q & Y1_scon_0_6 # !I_445_a & !M1_s_tran_sh_8;


--I_435_a is I_435_a at LC_X45_Y11_N4
--operation mode is normal

I_435_a = M1_s_tran_state_1 & !I_433 # !M1_s_tran_state_1 & (M1_s_tran_sh_8 # I_440);


--M1_s_tran_sh[10] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh[10] at LC_X46_Y11_N9
--operation mode is normal

M1_s_tran_sh[10]_lut_out = VCC;
M1_s_tran_sh[10] = DFFEA(M1_s_tran_sh[10]_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , M1_un1_un22_s_mode_42_0, , );


--M1_s_tran_sh_53_0_iv_0_a2[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a2[9] at LC_X46_Y15_N3
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a2[9] = M1_s_tran_sh_53_0_iv_0_a2_1[9] & (M1_v_txstep_45_iv_i_o3[0] # M1_s_tran_sh_53_0_iv_0_a3[9]);


--I_445_a is I_445_a at LC_X46_Y11_N6
--operation mode is normal

I_445_a = !Y1_scon_0_7 & M1_s_tran_state_1;


--M1_s_tran_sh_53_0_iv_0_a2_1[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a2_1[9] at LC_X46_Y15_N7
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a2_1[9] = Y1_scon_0_7 & !Y1_scon_0_3 & (Y1_scon_0_6 # !M1_s_tran_sh_53_0_iv_0_a2_1_a[9]);


--M1_s_tran_sh_53_0_iv_0_a2_1_a[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a2_1_a[9] at LC_X46_Y15_N9
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a2_1_a[9] = !Y1_s_smodreg_0 & !M1_s_txpre_count[5] # !M1_s_txpre_count[4] # !M1_un1_un22_s_mode_4_i_o3;


--~GND is ~GND at LC_X47_Y17_N2
--operation mode is normal

~GND = GND;


--p0_o[0] is p0_o[0] at PIN_W15
--operation mode is output

p0_o[0] = OUTPUT(!Y1_p0_i[0]);


--p0_o[1] is p0_o[1] at PIN_U15
--operation mode is output

p0_o[1] = OUTPUT(!Y1_p0_i[1]);


--p0_o[2] is p0_o[2] at PIN_V14
--operation mode is output

p0_o[2] = OUTPUT(!Y1_p0_i[2]);


--p0_o[3] is p0_o[3] at PIN_Y14
--operation mode is output

p0_o[3] = OUTPUT(!Y1_p0_i[3]);


--p0_o[4] is p0_o[4] at PIN_T14
--operation mode is output

p0_o[4] = OUTPUT(!Y1_p0_i[4]);


--p0_o[5] is p0_o[5] at PIN_V13
--operation mode is output

p0_o[5] = OUTPUT(!Y1_p0_i[5]);


--p0_o[6] is p0_o[6] at PIN_W13
--operation mode is output

p0_o[6] = OUTPUT(!Y1_p0_i[6]);


--p0_o[7] is p0_o[7] at PIN_R13
--operation mode is output

p0_o[7] = OUTPUT(!Y1_p0_i[7]);


--p1_o[0] is p1_o[0] at PIN_E14
--operation mode is output

p1_o[0] = OUTPUT(!Y1_p1_i[0]);


--p1_o[1] is p1_o[1] at PIN_E13
--operation mode is output

p1_o[1] = OUTPUT(!Y1_p1_i[1]);


--p1_o[2] is p1_o[2] at PIN_C14
--operation mode is output

p1_o[2] = OUTPUT(!Y1_p1_i[2]);


--p1_o[3] is p1_o[3] at PIN_D14
--operation mode is output

p1_o[3] = OUTPUT(!Y1_p1_i[3]);


--p1_o[4] is p1_o[4] at PIN_E12
--operation mode is output

p1_o[4] = OUTPUT(!Y1_p1_i[4]);


--p1_o[5] is p1_o[5] at PIN_F12
--operation mode is output

p1_o[5] = OUTPUT(!Y1_p1_i[5]);


--p1_o[6] is p1_o[6] at PIN_B3
--operation mode is output

p1_o[6] = OUTPUT(!Y1_p1_i[6]);


--p1_o[7] is p1_o[7] at PIN_B14
--operation mode is output

p1_o[7] = OUTPUT(!Y1_p1_i[7]);


--p2_o[0] is p2_o[0] at PIN_T10
--operation mode is output

p2_o[0] = OUTPUT(!Y1_p2_i[0]);


--p2_o[1] is p2_o[1] at PIN_V10
--operation mode is output

p2_o[1] = OUTPUT(!Y1_p2_i[1]);


--p2_o[2] is p2_o[2] at PIN_Y10
--operation mode is output

p2_o[2] = OUTPUT(!Y1_p2_i[2]);


--p2_o[3] is p2_o[3] at PIN_U11
--operation mode is output

p2_o[3] = OUTPUT(!Y1_p2_i[3]);


--p2_o[4] is p2_o[4] at PIN_T11
--operation mode is output

p2_o[4] = OUTPUT(!Y1_p2_i[4]);


--p2_o[5] is p2_o[5] at PIN_W8
--operation mode is output

p2_o[5] = OUTPUT(!Y1_p2_i[5]);


--p2_o[6] is p2_o[6] at PIN_V9
--operation mode is output

p2_o[6] = OUTPUT(!Y1_p2_i[6]);


--p2_o[7] is p2_o[7] at PIN_U8
--operation mode is output

p2_o[7] = OUTPUT(!Y1_p2_i[7]);


--p3_o[0] is p3_o[0] at PIN_T13
--operation mode is output

p3_o[0] = OUTPUT(!Y1_p3_i[0]);


--p3_o[1] is p3_o[1] at PIN_V12
--operation mode is output

p3_o[1] = OUTPUT(!Y1_p3_i[1]);


--p3_o[2] is p3_o[2] at PIN_U12
--operation mode is output

p3_o[2] = OUTPUT(!Y1_p3_i[2]);


--p3_o[3] is p3_o[3] at PIN_T12
--operation mode is output

p3_o[3] = OUTPUT(!Y1_p3_i[3]);


--p3_o[4] is p3_o[4] at PIN_W12
--operation mode is output

p3_o[4] = OUTPUT(!Y1_p3_i[4]);


--p3_o[5] is p3_o[5] at PIN_Y12
--operation mode is output

p3_o[5] = OUTPUT(!Y1_p3_i[5]);


--p3_o[6] is p3_o[6] at PIN_Y8
--operation mode is output

p3_o[6] = OUTPUT(!Y1_p3_i[6]);


--p3_o[7] is p3_o[7] at PIN_U9
--operation mode is output

p3_o[7] = OUTPUT(!Y1_p3_i[7]);


--all_rxd_o[0] is all_rxd_o[0] at PIN_R11
--operation mode is output

all_rxd_o[0] = OUTPUT(!M1_rxd_o_i);


--all_txd_o[0] is all_txd_o[0] at PIN_A13
--operation mode is output

all_txd_o[0] = OUTPUT(!M1_txd_o_i);


--all_rxdwr_o[0] is all_rxdwr_o[0] at PIN_Y9
--operation mode is output

all_rxdwr_o[0] = OUTPUT(M1_rxdwr_o);


--reset_n is reset_n at PIN_Y4
--operation mode is input

reset_n = INPUT();


--clk is clk at PIN_K5
--operation mode is input

clk = INPUT();


--p3_i[4] is p3_i[4] at PIN_G18
--operation mode is input

p3_i[4] = INPUT();


--p2_i[4] is p2_i[4] at PIN_F18
--operation mode is input

p2_i[4] = INPUT();


--p3_i[5] is p3_i[5] at PIN_G17
--operation mode is input

p3_i[5] = INPUT();


--p2_i[5] is p2_i[5] at PIN_E19
--operation mode is input

p2_i[5] = INPUT();


--p0_i[7] is p0_i[7] at PIN_G16
--operation mode is input

p0_i[7] = INPUT();


--p0_i[6] is p0_i[6] at PIN_F19
--operation mode is input

p0_i[6] = INPUT();


--p3_i[7] is p3_i[7] at PIN_H17
--operation mode is input

p3_i[7] = INPUT();


--p1_i[7] is p1_i[7] at PIN_J18
--operation mode is input

p1_i[7] = INPUT();


--p3_i[3] is p3_i[3] at PIN_G14
--operation mode is input

p3_i[3] = INPUT();


--p1_i[3] is p1_i[3] at PIN_J17
--operation mode is input

p1_i[3] = INPUT();


--all_rxd_i[0] is all_rxd_i[0] at PIN_C13
--operation mode is input

all_rxd_i[0] = INPUT();


--p3_i[6] is p3_i[6] at PIN_H18
--operation mode is input

p3_i[6] = INPUT();


--p2_i[6] is p2_i[6] at PIN_F15
--operation mode is input

p2_i[6] = INPUT();


--int1_i[0] is int1_i[0] at PIN_V19
--operation mode is input

int1_i[0] = INPUT();


--p1_i[4] is p1_i[4] at PIN_J15
--operation mode is input

p1_i[4] = INPUT();


--p1_i[5] is p1_i[5] at PIN_J20
--operation mode is input

p1_i[5] = INPUT();


--p0_i[5] is p0_i[5] at PIN_F16
--operation mode is input

p0_i[5] = INPUT();


--p0_i[4] is p0_i[4] at PIN_E18
--operation mode is input

p0_i[4] = INPUT();


--p0_i[3] is p0_i[3] at PIN_F17
--operation mode is input

p0_i[3] = INPUT();


--p0_i[2] is p0_i[2] at PIN_D20
--operation mode is input

p0_i[2] = INPUT();


--p1_i[6] is p1_i[6] at PIN_J14
--operation mode is input

p1_i[6] = INPUT();


--p3_i[2] is p3_i[2] at PIN_G19
--operation mode is input

p3_i[2] = INPUT();


--p1_i[2] is p1_i[2] at PIN_H14
--operation mode is input

p1_i[2] = INPUT();


--p3_i[1] is p3_i[1] at PIN_G20
--operation mode is input

p3_i[1] = INPUT();


--p1_i[1] is p1_i[1] at PIN_J19
--operation mode is input

p1_i[1] = INPUT();


--p2_i[7] is p2_i[7] at PIN_F20
--operation mode is input

p2_i[7] = INPUT();


--p1_i[0] is p1_i[0] at PIN_U20
--operation mode is input

p1_i[0] = INPUT();


--p0_i[0] is p0_i[0] at PIN_C19
--operation mode is input

p0_i[0] = INPUT();


--p3_i[0] is p3_i[0] at PIN_G15
--operation mode is input

p3_i[0] = INPUT();


--p2_i[0] is p2_i[0] at PIN_C18
--operation mode is input

p2_i[0] = INPUT();


--p2_i[3] is p2_i[3] at PIN_E17
--operation mode is input

p2_i[3] = INPUT();


--int0_i[0] is int0_i[0] at PIN_W3
--operation mode is input

int0_i[0] = INPUT();


--p0_i[1] is p0_i[1] at PIN_D19
--operation mode is input

p0_i[1] = INPUT();


--p2_i[1] is p2_i[1] at PIN_D18
--operation mode is input

p2_i[1] = INPUT();


--p2_i[2] is p2_i[2] at PIN_D17
--operation mode is input

p2_i[2] = INPUT();


--all_t1_i[0] is all_t1_i[0] at PIN_W4
--operation mode is input

all_t1_i[0] = INPUT();


--all_t0_i[0] is all_t0_i[0] at PIN_V4
--operation mode is input

all_t0_i[0] = INPUT();




--Y1L3742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~53 at LC_X38_Y9_N5
--operation mode is normal

Y1L3742Q_lut_out = Y1_rom_data_i_m[0] # !Y1_s_adr_2_iv_2_Z[0] # !Y1_s_adr_2_iv_5[0] # !Y1_s_adr_2_iv_5_a[0];
Y1L3742Q = DFFEA(Y1L3742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2062Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[5]~0 at LC_X38_Y7_N7
--operation mode is normal

Y1L2062Q_lut_out = Y1L2062Q & (Y1L9253 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L2062Q & Y1L9253 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L2062Q = DFFEA(Y1L2062Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9562Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[6]~0 at LC_X30_Y7_N1
--operation mode is normal

Y1L9562Q_lut_out = Y1L9562Q & (Y1L2353 # !Y1_un1_gprbit_1527_23_i) # !Y1L9562Q & Y1L2353 & Y1_un1_gprbit_1527_23_i;
Y1L9562Q = DFFEA(Y1L9562Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L959Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2~0 at LC_X29_Y18_N2
--operation mode is normal

Y1L959Q_lut_out = Y1_un1_gprbit_1527_102_i & (Y1_un1_gprbit_1528_4_2 & Y1_p0_8_i_m4[2] # !Y1_un1_gprbit_1528_4_2 & Y1L959Q) # !Y1_un1_gprbit_1527_102_i & Y1L959Q;
Y1L959Q = DFFEA(Y1L959Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--FB1L3Q is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|address_reg_a[0]~1 at LC_X37_Y23_N1
--operation mode is normal

FB1L3Q_lut_out = FB1L3Q & (Y1L6911 # !C1_rom_en_o_0_a2) # !FB1L3Q & Y1L6911 & C1_rom_en_o_0_a2;
FB1L3Q = DFFEA(FB1L3Q_lut_out, GLOBAL(L1__clk0), VCC, , , , );


--AB1L3Q is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|address_reg_b[0]~2 at LC_X36_Y23_N0
--operation mode is normal

AB1L3Q_lut_out = AB1L3Q & (Y1L6911 # !C1_pram_en_o_0) # !AB1L3Q & C1_pram_en_o_0 & Y1L6911;
AB1L3Q = DFFEA(AB1L3Q_lut_out, GLOBAL(L1__clk0), VCC, , , , );


--Y1L0062Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[4]~1 at LC_X39_Y7_N7
--operation mode is normal

Y1L0062Q_lut_out = Y1L0062Q & (Y1L6253 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L0062Q & Y1L6253 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L0062Q = DFFEA(Y1L0062Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3562Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[3]~1 at LC_X31_Y9_N2
--operation mode is normal

Y1L3562Q_lut_out = Y1L3562Q & (Y1L3253 # !Y1_un1_gprbit_1527_23_i) # !Y1L3562Q & Y1L3253 & Y1_un1_gprbit_1527_23_i;
Y1L3562Q = DFFEA(Y1L3562Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7252Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[5]~0 at LC_X27_Y8_N9
--operation mode is normal

Y1L7252Q_lut_out = Y1L7252Q & (Y1L9253 # !Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L7252Q & Y1_un1_gprbit_1527_34_i_i_a2 & Y1L9253;
Y1L7252Q = DFFEA(Y1L7252Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7752Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[5]~0 at LC_X29_Y7_N1
--operation mode is normal

Y1L7752Q_lut_out = Y1L7752Q & (Y1L9253 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L7752Q & Y1L9253 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L7752Q = DFFEA(Y1L7752Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4862Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6]~0 at LC_X30_Y6_N4
--operation mode is normal

Y1L4862Q_lut_out = Y1L4862Q & (Y1L2353 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L4862Q & Y1L2353 & Y1_un1_gprbit_1527_24_i_i_a2;
Y1L4862Q = DFFEA(Y1L4862Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9252Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[6]~1 at LC_X27_Y8_N3
--operation mode is normal

Y1L9252Q_lut_out = Y1L9252Q & (Y1L2353 # !Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L9252Q & Y1L2353 & Y1_un1_gprbit_1527_34_i_i_a2;
Y1L9252Q = DFFEA(Y1L9252Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L762Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]~0 at LC_X33_Y14_N2
--operation mode is normal

Y1L762Q_lut_out = Y1L762Q & (Y1L7153 # !Y1_un1_gprbit_1527_25_0_a3) # !Y1L762Q & Y1_un1_gprbit_1527_25_0_a3 & Y1L7153;
Y1L762Q = DFFEA(Y1L762Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L872Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]~1 at LC_X33_Y14_N3
--operation mode is normal

Y1L872Q_lut_out = Y1L2353 & (Y1_un1_gprbit_1527_25_0_a3 # Y1L872Q) # !Y1L2353 & !Y1_un1_gprbit_1527_25_0_a3 & Y1L872Q;
Y1L872Q = DFFEA(Y1L872Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5752Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[4]~1 at LC_X29_Y7_N8
--operation mode is normal

Y1L5752Q_lut_out = Y1L5752Q & (Y1L6253 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L5752Q & Y1L6253 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L5752Q = DFFEA(Y1L5752Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5252Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[4]~2 at LC_X27_Y8_N8
--operation mode is normal

Y1L5252Q_lut_out = Y1L5252Q & (Y1L6253 # !Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L5252Q & Y1_un1_gprbit_1527_34_i_i_a2 & Y1L6253;
Y1L5252Q = DFFEA(Y1L5252Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8262Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3]~0 at LC_X27_Y12_N4
--operation mode is normal

Y1L8262Q_lut_out = Y1L3253 & (Y1_un1_gprbit_1527_37_i_i_a2 # Y1L8262Q) # !Y1L3253 & !Y1_un1_gprbit_1527_37_i_i_a2 & Y1L8262Q;
Y1L8262Q = DFFEA(Y1L8262Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9752Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[6]~2 at LC_X29_Y7_N2
--operation mode is normal

Y1L9752Q_lut_out = Y1L9752Q & (Y1L2353 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L9752Q & Y1L2353 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L9752Q = DFFEA(Y1L9752Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L549Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]~0 at LC_X32_Y16_N9
--operation mode is normal

Y1L549Q_lut_out = Y1_un1_gprbit_1527_52_i_o3 & (Y1_un1_gprbit_1527_52_i & Y1L7201 # !Y1_un1_gprbit_1527_52_i & Y1L549Q) # !Y1_un1_gprbit_1527_52_i_o3 & Y1L549Q;
Y1L549Q = DFFEA(Y1L549Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L849Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_0~0 at LC_X30_Y15_N7
--operation mode is normal

Y1L849Q_lut_out = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_105_i_i_a2 & Y1_p2_7_i_m4[0] # !Y1_un1_gprbit_1527_105_i_i_a2 & Y1L849Q) # !Y1_un1_gprbit_1527_53_0_a4 & Y1L849Q;
Y1L849Q = DFFEA(Y1L849Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1662Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[7]~2 at LC_X31_Y9_N1
--operation mode is normal

Y1L1662Q_lut_out = Y1L1662Q & (Y1L0943 # !Y1_un1_gprbit_1527_23_i) # !Y1L1662Q & Y1L0943 & Y1_un1_gprbit_1527_23_i;
Y1L1662Q = DFFEA(Y1L1662Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1562Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[2]~3 at LC_X28_Y6_N6
--operation mode is normal

Y1L1562Q_lut_out = Y1L1562Q & (Y1L0253 # !Y1_un1_gprbit_1527_23_i) # !Y1L1562Q & Y1L0253 & Y1_un1_gprbit_1527_23_i;
Y1L1562Q = DFFEA(Y1L1562Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2262Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[0]~1 at LC_X25_Y12_N4
--operation mode is normal

Y1L2262Q_lut_out = Y1L2262Q & (Y1L4153 # !Y1_un1_gprbit_1527_37_i_i_a2) # !Y1L2262Q & Y1_un1_gprbit_1527_37_i_i_a2 & Y1L4153;
Y1L2262Q = DFFEA(Y1L2262Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3252Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[3]~3 at LC_X30_Y6_N6
--operation mode is normal

Y1L3252Q_lut_out = Y1L3252Q & (Y1L3253 # !Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L3252Q & Y1L3253 & Y1_un1_gprbit_1527_34_i_i_a2;
Y1L3252Q = DFFEA(Y1L3252Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L569Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_4~0 at LC_X28_Y15_N5
--operation mode is normal

Y1L569Q_lut_out = Y1L569Q & (Y1_p0_8_i_m4[4] # !Y1_un1_gprbit_1527_91_0_a3) # !Y1L569Q & Y1_p0_8_i_m4[4] & Y1_un1_gprbit_1527_91_0_a3;
Y1L569Q = DFFEA(Y1L569Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L259Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1~0 at LC_X28_Y15_N7
--operation mode is normal

Y1L259Q_lut_out = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_72_i_i_a2 & Y1L6101 # !Y1_un1_gprbit_1527_72_i_i_a2 & Y1L259Q) # !Y1_un1_gprbit_1527_53_0_a4 & Y1L259Q;
Y1L259Q = DFFEA(Y1L259Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L269Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_3~0 at LC_X29_Y15_N5
--operation mode is normal

Y1L269Q_lut_out = Y1_un1_gprbit_1527_52_i_o3 & (Y1_un1_gprbit_1527_71_i & Y1_p0_8_i_m4[3] # !Y1_un1_gprbit_1527_71_i & Y1L269Q) # !Y1_un1_gprbit_1527_52_i_o3 & Y1L269Q;
Y1L269Q = DFFEA(Y1L269Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0563Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_4__Z~0 at LC_X40_Y10_N0
--operation mode is normal

Y1L0563Q_lut_out = Y1L0563Q & (Y1L6253 # !Y1_un1_gprbit_1527_5_i) # !Y1L0563Q & Y1_un1_gprbit_1527_5_i & Y1L6253;
Y1L0563Q = DFFEA(Y1L0563Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0362Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]~2 at LC_X26_Y12_N0
--operation mode is normal

Y1L0362Q_lut_out = Y1L0362Q & (Y1L6253 # !Y1_un1_gprbit_1527_37_i_i_a2) # !Y1L0362Q & Y1_un1_gprbit_1527_37_i_i_a2 & Y1L6253;
Y1L0362Q = DFFEA(Y1L0362Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5562Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[4]~4 at LC_X28_Y6_N7
--operation mode is normal

Y1L5562Q_lut_out = Y1L5562Q & (Y1L6253 # !Y1_un1_gprbit_1527_23_i) # !Y1L5562Q & Y1L6253 & Y1_un1_gprbit_1527_23_i;
Y1L5562Q = DFFEA(Y1L5562Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L742Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]~0 at LC_X33_Y15_N3
--operation mode is normal

Y1L742Q_lut_out = Y1L742Q & (Y1L6253 # !Y1_un1_gprbit_1527_35_0_a3) # !Y1L742Q & Y1_un1_gprbit_1527_35_0_a3 & Y1L6253;
Y1L742Q = DFFEA(Y1L742Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5072Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[4]~0 at LC_X39_Y8_N6
--operation mode is normal

Y1L5072Q_lut_out = Y1L5072Q & (Y1L6253 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L5072Q & Y1L6253 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L5072Q = DFFEA(Y1L5072Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6362Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[7]~3 at LC_X34_Y13_N4
--operation mode is normal

Y1L6362Q_lut_out = Y1L0943 & (Y1L6362Q # Y1_un1_gprbit_1527_37_i_i_a2) # !Y1L0943 & Y1L6362Q & !Y1_un1_gprbit_1527_37_i_i_a2;
Y1L6362Q = DFFEA(Y1L6362Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4262Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1]~4 at LC_X25_Y12_N6
--operation mode is normal

Y1L4262Q_lut_out = Y1L4262Q & (Y1L7153 # !Y1_un1_gprbit_1527_37_i_i_a2) # !Y1L4262Q & Y1_un1_gprbit_1527_37_i_i_a2 & Y1L7153;
Y1L4262Q = DFFEA(Y1L4262Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6262Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2]~5 at LC_X29_Y9_N4
--operation mode is normal

Y1L6262Q_lut_out = Y1L0253 & (Y1L6262Q # Y1_un1_gprbit_1527_37_i_i_a2) # !Y1L0253 & Y1L6262Q & !Y1_un1_gprbit_1527_37_i_i_a2;
Y1L6262Q = DFFEA(Y1L6262Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7962Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[0]~1 at LC_X27_Y8_N0
--operation mode is normal

Y1L7962Q_lut_out = Y1L4153 & (Y1L7962Q # Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L4153 & Y1L7962Q & !Y1_un1_gprbit_1527_33_i_i_a2;
Y1L7962Q = DFFEA(Y1L7962Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2952Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[0]~2 at LC_X30_Y7_N4
--operation mode is normal

Y1L2952Q_lut_out = Y1L2952Q & (Y1L4153 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L2952Q & Y1L4153 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L2952Q = DFFEA(Y1L2952Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2762Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0]~1 at LC_X29_Y9_N6
--operation mode is normal

Y1L2762Q_lut_out = Y1L2762Q & (Y1L4153 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L2762Q & Y1L4153 & Y1_un1_gprbit_1527_24_i_i_a2;
Y1L2762Q = DFFEA(Y1L2762Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4841Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_0__Z~0 at LC_X35_Y12_N7
--operation mode is normal

Y1L4841Q_lut_out = Y1L4841Q & (Y1L4153 # !Y1_un1_gprbit_1527_36_0_a3_0_a2) # !Y1L4841Q & Y1L4153 & Y1_un1_gprbit_1527_36_0_a3_0_a2;
Y1L4841Q = DFFEA(Y1L4841Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0673Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_0__Z~0 at LC_X39_Y12_N2
--operation mode is normal

Y1L0673Q_lut_out = Y1L0673Q & (Y1L4153 # !Y1_un1_gprbit_1527_4_i) # !Y1L0673Q & Y1_un1_gprbit_1527_4_i & Y1L4153;
Y1L0673Q = DFFEA(Y1L0673Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7152Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[0]~4 at LC_X30_Y8_N4
--operation mode is normal

Y1L7152Q_lut_out = Y1L7152Q & (Y1L4153 # !Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L7152Q & Y1_un1_gprbit_1527_34_i_i_a2 & Y1L4153;
Y1L7152Q = DFFEA(Y1L7152Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3072Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3]~2 at LC_X30_Y8_N5
--operation mode is normal

Y1L3072Q_lut_out = Y1L3072Q & (Y1L3253 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L3072Q & Y1L3253 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L3072Q = DFFEA(Y1L3072Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8952Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[3]~3 at LC_X26_Y10_N2
--operation mode is normal

Y1L8952Q_lut_out = Y1L8952Q & (Y1L3253 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L8952Q & Y1L3253 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L8952Q = DFFEA(Y1L8952Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8762Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3]~2 at LC_X26_Y9_N9
--operation mode is normal

Y1L8762Q_lut_out = Y1L8762Q & (Y1L3253 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L8762Q & Y1_un1_gprbit_1527_24_i_i_a2 & Y1L3253;
Y1L8762Q = DFFEA(Y1L8762Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0941Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_3__Z~0 at LC_X38_Y12_N6
--operation mode is normal

Y1L0941Q_lut_out = Y1L0941Q & (Y1L3253 # !Y1_un1_gprbit_1527_36_0_a3_0_a2) # !Y1L0941Q & Y1L3253 & Y1_un1_gprbit_1527_36_0_a3_0_a2;
Y1L0941Q = DFFEA(Y1L0941Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6673Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_3__Z~0 at LC_X38_Y10_N9
--operation mode is normal

Y1L6673Q_lut_out = Y1L6673Q & (Y1L3253 # !Y1_un1_gprbit_1527_4_i) # !Y1L6673Q & Y1L3253 & Y1_un1_gprbit_1527_4_i;
Y1L6673Q = DFFEA(Y1L6673Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L149Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]~1 at LC_X25_Y14_N2
--operation mode is normal

Y1L149Q_lut_out = Y1_un1_gprbit_1527_47_0_o4 & Y1L149Q # !Y1_un1_gprbit_1527_47_0_o4 & (Y1_un1_gprbit_1527_58_0_a3 & Y1_p0_8_i_m4[5] # !Y1_un1_gprbit_1527_58_0_a3 & Y1L149Q);
Y1L149Q = DFFEA(Y1L149Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2563Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_5__Z~0 at LC_X42_Y10_N7
--operation mode is normal

Y1L2563Q_lut_out = Y1L2563Q & (Y1L9253 # !Y1_un1_gprbit_1527_5_i) # !Y1L2563Q & Y1L9253 & Y1_un1_gprbit_1527_5_i;
Y1L2563Q = DFFEA(Y1L2563Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2362Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[5]~6 at LC_X28_Y12_N5
--operation mode is normal

Y1L2362Q_lut_out = Y1L9253 & (Y1_un1_gprbit_1527_37_i_i_a2 # Y1L2362Q) # !Y1L9253 & !Y1_un1_gprbit_1527_37_i_i_a2 & Y1L2362Q;
Y1L2362Q = DFFEA(Y1L2362Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7562Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[5]~5 at LC_X31_Y9_N4
--operation mode is normal

Y1L7562Q_lut_out = Y1L7562Q & (Y1L9253 # !Y1_un1_gprbit_1527_23_i) # !Y1L7562Q & Y1L9253 & Y1_un1_gprbit_1527_23_i;
Y1L7562Q = DFFEA(Y1L7562Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L552Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_5~0 at LC_X34_Y14_N2
--operation mode is normal

Y1L552Q_lut_out = Y1L552Q & (Y1L9253 # !Y1_un1_gprbit_1527_35_0_a3) # !Y1L552Q & Y1_un1_gprbit_1527_35_0_a3 & Y1L9253;
Y1L552Q = DFFEA(Y1L552Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7072Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5]~3 at LC_X36_Y4_N8
--operation mode is normal

Y1L7072Q_lut_out = Y1L7072Q & (Y1L9253 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L7072Q & Y1L9253 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L7072Q = DFFEA(Y1L7072Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L349Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]~2 at LC_X32_Y17_N6
--operation mode is normal

Y1L349Q_lut_out = Y1_un1_gprbit_1528_4_2 & (Y1_un1_gprbit_1527_75_0_a3 & Y1_p0_8_i_m4[6] # !Y1_un1_gprbit_1527_75_0_a3 & Y1L349Q) # !Y1_un1_gprbit_1528_4_2 & Y1L349Q;
Y1L349Q = DFFEA(Y1L349Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4563Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_6__Z~0 at LC_X36_Y10_N1
--operation mode is normal

Y1L4563Q_lut_out = Y1L4563Q & (Y1L2353 # !Y1_un1_gprbit_1527_5_i) # !Y1L4563Q & Y1L2353 & Y1_un1_gprbit_1527_5_i;
Y1L4563Q = DFFEA(Y1L4563Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4362Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6]~7 at LC_X28_Y12_N9
--operation mode is normal

Y1L4362Q_lut_out = Y1L4362Q & (Y1L2353 # !Y1_un1_gprbit_1527_37_i_i_a2) # !Y1L4362Q & Y1_un1_gprbit_1527_37_i_i_a2 & Y1L2353;
Y1L4362Q = DFFEA(Y1L4362Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9473Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_6~0 at LC_X32_Y8_N4
--operation mode is normal

Y1L9473Q_lut_out = Y1L2353 & (Y1L9473Q # Y1_un1_gprbit_1527_2_0_a2) # !Y1L2353 & Y1L9473Q & !Y1_un1_gprbit_1527_2_0_a2;
Y1L9473Q = DFFEA(Y1L9473Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L852Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_6~0 at LC_X34_Y14_N9
--operation mode is normal

Y1L852Q_lut_out = Y1L852Q & (Y1L2353 # !Y1_un1_gprbit_1527_35_0_a3) # !Y1L852Q & Y1L2353 & Y1_un1_gprbit_1527_35_0_a3;
Y1L852Q = DFFEA(Y1L852Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9072Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6]~4 at LC_X32_Y6_N0
--operation mode is normal

Y1L9072Q_lut_out = Y1L9072Q & (Y1L2353 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L9072Q & Y1L2353 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L9072Q = DFFEA(Y1L9072Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1172Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[7]~5 at LC_X30_Y5_N0
--operation mode is normal

Y1L1172Q_lut_out = Y1L1172Q & (Y1L0943 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L1172Q & Y1L0943 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L1172Q = DFFEA(Y1L1172Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6062Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[7]~4 at LC_X30_Y7_N8
--operation mode is normal

Y1L6062Q_lut_out = Y1L6062Q & (Y1L0943 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L6062Q & Y1L0943 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L6062Q = DFFEA(Y1L6062Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6862Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7]~3 at LC_X29_Y9_N2
--operation mode is normal

Y1L6862Q_lut_out = Y1L6862Q & (Y1L0943 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L6862Q & Y1L0943 & Y1_un1_gprbit_1527_24_i_i_a2;
Y1L6862Q = DFFEA(Y1L6862Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1773Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z~0 at LC_X39_Y12_N0
--operation mode is normal

Y1L1773Q_lut_out = Y1_sp23_i_0_o5_1_i_a2 & (Y1L2773 & Y1L0943 # !Y1L2773 & Y1L1773Q) # !Y1_sp23_i_0_o5_1_i_a2 & Y1L1773Q;
Y1L1773Q = DFFEA(Y1L1773Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5573Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[4]~2 at LC_X40_Y10_N4
--operation mode is normal

Y1L5573Q_lut_out = Y1L5573Q & (Y1L6253 # !Y1_un1_gprbit_1527_4_i) # !Y1L5573Q & Y1L6253 & Y1_un1_gprbit_1527_4_i;
Y1L5573Q = DFFEA(Y1L5573Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0552Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[4]~0 at LC_X31_Y7_N5
--operation mode is normal

Y1L0552Q_lut_out = Y1L0552Q & (Y1L6253 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L0552Q & Y1L6253 & Y1_un1_gprbit_1527_29_i_i_a2;
Y1L0552Q = DFFEA(Y1L0552Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L472Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]~2 at LC_X33_Y15_N5
--operation mode is normal

Y1L472Q_lut_out = Y1L472Q & (Y1L6253 # !Y1_un1_gprbit_1527_25_0_a3) # !Y1L472Q & Y1_un1_gprbit_1527_25_0_a3 & Y1L6253;
Y1L472Q = DFFEA(Y1L472Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0862Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4]~4 at LC_X29_Y5_N5
--operation mode is normal

Y1L0862Q_lut_out = Y1L0862Q & (Y1L6253 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L0862Q & Y1L6253 & Y1_un1_gprbit_1527_24_i_i_a2;
Y1L0862Q = DFFEA(Y1L0862Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1352Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[7]~5 at LC_X29_Y8_N9
--operation mode is normal

Y1L1352Q_lut_out = Y1L1352Q & (Y1L0943 # !Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L1352Q & Y1L0943 & Y1_un1_gprbit_1527_34_i_i_a2;
Y1L1352Q = DFFEA(Y1L1352Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9962Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[1]~6 at LC_X27_Y8_N6
--operation mode is normal

Y1L9962Q_lut_out = Y1L9962Q & (Y1L7153 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L9962Q & Y1L7153 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L9962Q = DFFEA(Y1L9962Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4952Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[1]~5 at LC_X27_Y7_N2
--operation mode is normal

Y1L4952Q_lut_out = Y1L4952Q & (Y1L7153 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L4952Q & Y1L7153 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L4952Q = DFFEA(Y1L4952Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4762Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1]~5 at LC_X29_Y9_N9
--operation mode is normal

Y1L4762Q_lut_out = Y1L4762Q & (Y1L7153 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L4762Q & Y1L7153 & Y1_un1_gprbit_1527_24_i_i_a2;
Y1L4762Q = DFFEA(Y1L4762Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2673Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_1__Z~0 at LC_X41_Y10_N1
--operation mode is normal

Y1L2673Q_lut_out = Y1L2673Q & (Y1L7153 # !Y1_un1_gprbit_1527_4_i) # !Y1L2673Q & Y1L7153 & Y1_un1_gprbit_1527_4_i;
Y1L2673Q = DFFEA(Y1L2673Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6841Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_1__Z~0 at LC_X35_Y12_N8
--operation mode is normal

Y1L6841Q_lut_out = Y1L6841Q & (Y1L7153 # !Y1_un1_gprbit_1527_36_0_a3_0_a2) # !Y1L6841Q & Y1L7153 & Y1_un1_gprbit_1527_36_0_a3_0_a2;
Y1L6841Q = DFFEA(Y1L6841Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9152Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[1]~6 at LC_X30_Y8_N9
--operation mode is normal

Y1L9152Q_lut_out = Y1_un1_gprbit_1527_34_i_i_a2 & Y1L7153 # !Y1_un1_gprbit_1527_34_i_i_a2 & Y1L9152Q;
Y1L9152Q = DFFEA(Y1L9152Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1072Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[2]~7 at LC_X30_Y4_N1
--operation mode is normal

Y1L1072Q_lut_out = Y1L1072Q & (Y1L0253 # !Y1_un1_gprbit_1527_33_i_i_a2) # !Y1L1072Q & Y1L0253 & Y1_un1_gprbit_1527_33_i_i_a2;
Y1L1072Q = DFFEA(Y1L1072Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6952Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[2]~6 at LC_X31_Y4_N9
--operation mode is normal

Y1L6952Q_lut_out = Y1L6952Q & (Y1L0253 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L6952Q & Y1L0253 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L6952Q = DFFEA(Y1L6952Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6762Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2]~6 at LC_X29_Y9_N5
--operation mode is normal

Y1L6762Q_lut_out = Y1L0253 & (Y1L6762Q # Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L0253 & Y1L6762Q & !Y1_un1_gprbit_1527_24_i_i_a2;
Y1L6762Q = DFFEA(Y1L6762Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8841Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_2__Z~0 at LC_X37_Y12_N7
--operation mode is normal

Y1L8841Q_lut_out = Y1L0253 & (Y1L8841Q # Y1_un1_gprbit_1527_36_0_a3_0_a2) # !Y1L0253 & Y1L8841Q & !Y1_un1_gprbit_1527_36_0_a3_0_a2;
Y1L8841Q = DFFEA(Y1L8841Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4673Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_2__Z~0 at LC_X34_Y10_N2
--operation mode is normal

Y1L4673Q_lut_out = Y1L4673Q & (Y1L0253 # !Y1_un1_gprbit_1527_4_i) # !Y1L4673Q & Y1L0253 & Y1_un1_gprbit_1527_4_i;
Y1L4673Q = DFFEA(Y1L4673Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1252Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[2]~7 at LC_X30_Y4_N5
--operation mode is normal

Y1L1252Q_lut_out = Y1L0253 & (Y1L1252Q # Y1_un1_gprbit_1527_34_i_i_a2) # !Y1L0253 & Y1L1252Q & !Y1_un1_gprbit_1527_34_i_i_a2;
Y1L1252Q = DFFEA(Y1L1252Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7462Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[0]~6 at LC_X26_Y8_N1
--operation mode is normal

Y1L7462Q_lut_out = Y1L7462Q & (Y1L4153 # !Y1_un1_gprbit_1527_23_i) # !Y1L7462Q & Y1L4153 & Y1_un1_gprbit_1527_23_i;
Y1L7462Q = DFFEA(Y1L7462Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7652Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[0]~3 at LC_X29_Y6_N0
--operation mode is normal

Y1L7652Q_lut_out = Y1L7652Q & (Y1L4153 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L7652Q & Y1L4153 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L7652Q = DFFEA(Y1L7652Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2463Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_0__Z~0 at LC_X40_Y10_N9
--operation mode is normal

Y1L2463Q_lut_out = Y1L2463Q & (Y1L4153 # !Y1_un1_gprbit_1527_5_i) # !Y1L2463Q & Y1_un1_gprbit_1527_5_i & Y1L4153;
Y1L2463Q = DFFEA(Y1L2463Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2452Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[0]~1 at LC_X31_Y7_N2
--operation mode is normal

Y1L2452Q_lut_out = Y1L2452Q & (Y1L4153 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L2452Q & Y1L4153 & Y1_un1_gprbit_1527_29_i_i_a2;
Y1L2452Q = DFFEA(Y1L2452Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L562Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]~3 at LC_X34_Y16_N1
--operation mode is normal

Y1L562Q_lut_out = Y1L562Q & (Y1L4153 # !Y1_un1_gprbit_1527_25_0_a3) # !Y1L562Q & Y1L4153 & Y1_un1_gprbit_1527_25_0_a3;
Y1L562Q = DFFEA(Y1L562Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0473Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_3~0 at LC_X32_Y8_N3
--operation mode is normal

Y1L0473Q_lut_out = Y1L0473Q & (Y1L3253 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L0473Q & Y1L3253 & Y1_un1_gprbit_1527_2_0_a2;
Y1L0473Q = DFFEA(Y1L0473Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3752Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[3]~4 at LC_X29_Y7_N9
--operation mode is normal

Y1L3752Q_lut_out = Y1L3752Q & (Y1L3253 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L3752Q & Y1L3253 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L3752Q = DFFEA(Y1L3752Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8463Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_3__Z~0 at LC_X36_Y10_N3
--operation mode is normal

Y1L8463Q_lut_out = Y1L8463Q & (Y1L3253 # !Y1_un1_gprbit_1527_5_i) # !Y1L8463Q & Y1L3253 & Y1_un1_gprbit_1527_5_i;
Y1L8463Q = DFFEA(Y1L8463Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8452Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[3]~2 at LC_X30_Y6_N3
--operation mode is normal

Y1L8452Q_lut_out = Y1L8452Q & (Y1L3253 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L8452Q & Y1_un1_gprbit_1527_29_i_i_a2 & Y1L3253;
Y1L8452Q = DFFEA(Y1L8452Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L172Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]~4 at LC_X35_Y14_N7
--operation mode is normal

Y1L172Q_lut_out = Y1_un1_gprbit_1527_55_i_o3_i_a2 & (Y1L272 & Y1L3253 # !Y1L272 & Y1L172Q) # !Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1L172Q;
Y1L172Q = DFFEA(Y1L172Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2552Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[5]~3 at LC_X31_Y7_N3
--operation mode is normal

Y1L2552Q_lut_out = Y1L9253 & (Y1L2552Q # Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L9253 & Y1L2552Q & !Y1_un1_gprbit_1527_29_i_i_a2;
Y1L2552Q = DFFEA(Y1L2552Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L672Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]~5 at LC_X34_Y14_N5
--operation mode is normal

Y1L672Q_lut_out = Y1L9253 & (Y1L672Q # Y1_un1_gprbit_1527_25_0_a3) # !Y1L9253 & Y1L672Q & !Y1_un1_gprbit_1527_25_0_a3;
Y1L672Q = DFFEA(Y1L672Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2862Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5]~7 at LC_X30_Y5_N3
--operation mode is normal

Y1L2862Q_lut_out = Y1L2862Q & (Y1L9253 # !Y1_un1_gprbit_1527_24_i_i_a2) # !Y1L2862Q & Y1L9253 & Y1_un1_gprbit_1527_24_i_i_a2;
Y1L2862Q = DFFEA(Y1L2862Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4552Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[6]~4 at LC_X30_Y7_N9
--operation mode is normal

Y1L4552Q_lut_out = Y1L4552Q & (Y1L2353 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L4552Q & Y1L2353 & Y1_un1_gprbit_1527_29_i_i_a2;
Y1L4552Q = DFFEA(Y1L4552Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4062Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[6]~7 at LC_X32_Y6_N5
--operation mode is normal

Y1L4062Q_lut_out = Y1L4062Q & (Y1L2353 # !Y1_un1_gprbit_1527_26_i_i_a2) # !Y1L4062Q & Y1L2353 & Y1_un1_gprbit_1527_26_i_i_a2;
Y1L4062Q = DFFEA(Y1L4062Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L2573Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_7~0 at LC_X32_Y8_N1
--operation mode is normal

Y1L2573Q_lut_out = Y1L2573Q & (Y1L0943 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L2573Q & Y1L0943 & Y1_un1_gprbit_1527_2_0_a2;
Y1L2573Q = DFFEA(Y1L2573Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1852Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[7]~5 at LC_X29_Y7_N7
--operation mode is normal

Y1L1852Q_lut_out = Y1L1852Q & (Y1L0943 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L1852Q & Y1L0943 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L1852Q = DFFEA(Y1L1852Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6563Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_7__Z~0 at LC_X36_Y10_N7
--operation mode is normal

Y1L6563Q_lut_out = Y1L6563Q & (Y1L0943 # !Y1_un1_gprbit_1527_5_i) # !Y1L6563Q & Y1L0943 & Y1_un1_gprbit_1527_5_i;
Y1L6563Q = DFFEA(Y1L6563Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6552Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[7]~5 at LC_X30_Y7_N0
--operation mode is normal

Y1L6552Q_lut_out = Y1L6552Q & (Y1L0943 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L6552Q & Y1L0943 & Y1_un1_gprbit_1527_29_i_i_a2;
Y1L6552Q = DFFEA(Y1L6552Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L082Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]~6 at LC_X32_Y14_N9
--operation mode is normal

Y1L082Q_lut_out = Y1L082Q & (Y1L0943 # !Y1_un1_gprbit_1527_25_0_a3) # !Y1L082Q & Y1L0943 & Y1_un1_gprbit_1527_25_0_a3;
Y1L082Q = DFFEA(Y1L082Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L162Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7~0 at LC_X34_Y15_N3
--operation mode is normal

Y1L162Q_lut_out = Y1_un1_gprbit_1527_55_i_o3_i_a2 & (Y1L262 & Y1L0943 # !Y1L262 & Y1L162Q) # !Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1L162Q;
Y1L162Q = DFFEA(Y1L162Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L0843Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_6~0 at LC_X39_Y7_N9
--operation mode is normal

Y1L0843Q_lut_out = Y1L0843Q & (Y1L2353 # !Y1L251) # !Y1L0843Q & Y1L2353 & Y1L251;
Y1L0843Q = DFFEA(Y1L0843Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3843Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_7~0 at LC_X39_Y8_N4
--operation mode is normal

Y1L3843Q_lut_out = Y1L3843Q & (Y1L0943 # !Y1L251) # !Y1L3843Q & Y1L251 & Y1L0943;
Y1L3843Q = DFFEA(Y1L3843Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7743Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_5~0 at LC_X41_Y10_N5
--operation mode is normal

Y1L7743Q_lut_out = Y1L7743Q & (Y1L9253 # !Y1L251) # !Y1L7743Q & Y1L9253 & Y1L251;
Y1L7743Q = DFFEA(Y1L7743Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4743Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_4~0 at LC_X39_Y7_N8
--operation mode is normal

Y1L4743Q_lut_out = Y1L6253 & (Y1L4743Q # Y1L251) # !Y1L6253 & Y1L4743Q & !Y1L251;
Y1L4743Q = DFFEA(Y1L4743Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9462Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[1]~7 at LC_X26_Y8_N6
--operation mode is normal

Y1L9462Q_lut_out = Y1L9462Q & (Y1L7153 # !Y1_un1_gprbit_1527_23_i) # !Y1L9462Q & Y1L7153 & Y1_un1_gprbit_1527_23_i;
Y1L9462Q = DFFEA(Y1L9462Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9652Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[1]~6 at LC_X29_Y7_N3
--operation mode is normal

Y1L9652Q_lut_out = Y1L9652Q & (Y1L7153 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L9652Q & Y1L7153 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L9652Q = DFFEA(Y1L9652Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4463Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_1__Z~0 at LC_X39_Y9_N7
--operation mode is normal

Y1L4463Q_lut_out = Y1L4463Q & (Y1L7153 # !Y1_un1_gprbit_1527_5_i) # !Y1L4463Q & Y1L7153 & Y1_un1_gprbit_1527_5_i;
Y1L4463Q = DFFEA(Y1L4463Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4452Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[1]~6 at LC_X31_Y7_N7
--operation mode is normal

Y1L4452Q_lut_out = Y1L4452Q & (Y1L7153 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L4452Q & Y1L7153 & Y1_un1_gprbit_1527_29_i_i_a2;
Y1L4452Q = DFFEA(Y1L4452Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L142Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]~1 at LC_X34_Y14_N0
--operation mode is normal

Y1L142Q_lut_out = Y1L142Q & (Y1L7153 # !Y1_un1_gprbit_1527_35_0_a3) # !Y1L142Q & Y1L7153 & Y1_un1_gprbit_1527_35_0_a3;
Y1L142Q = DFFEA(Y1L142Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7373Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_2~0 at LC_X32_Y8_N7
--operation mode is normal

Y1L7373Q_lut_out = Y1L7373Q & (Y1L0253 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L7373Q & Y1L0253 & Y1_un1_gprbit_1527_2_0_a2;
Y1L7373Q = DFFEA(Y1L7373Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1752Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[2]~7 at LC_X30_Y4_N3
--operation mode is normal

Y1L1752Q_lut_out = Y1L1752Q & (Y1L0253 # !Y1_un1_gprbit_1527_28_i_i_a2) # !Y1L1752Q & Y1L0253 & Y1_un1_gprbit_1527_28_i_i_a2;
Y1L1752Q = DFFEA(Y1L1752Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6463Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_2__Z~0 at LC_X36_Y7_N4
--operation mode is normal

Y1L6463Q_lut_out = Y1L0253 & (Y1L6463Q # Y1_un1_gprbit_1527_5_i) # !Y1L0253 & Y1L6463Q & !Y1_un1_gprbit_1527_5_i;
Y1L6463Q = DFFEA(Y1L6463Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6452Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[2]~7 at LC_X30_Y6_N5
--operation mode is normal

Y1L6452Q_lut_out = Y1L6452Q & (Y1L0253 # !Y1_un1_gprbit_1527_29_i_i_a2) # !Y1L6452Q & Y1_un1_gprbit_1527_29_i_i_a2 & Y1L0253;
Y1L6452Q = DFFEA(Y1L6452Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L962Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]~7 at LC_X33_Y15_N9
--operation mode is normal

Y1L962Q_lut_out = Y1L962Q & (Y1L0253 # !Y1_un1_gprbit_1527_25_0_a3) # !Y1L962Q & Y1_un1_gprbit_1527_25_0_a3 & Y1L0253;
Y1L962Q = DFFEA(Y1L962Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L932Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]~2 at LC_X36_Y15_N9
--operation mode is normal

Y1L932Q_lut_out = Y1L932Q & (Y1L4153 # !Y1_un1_gprbit_1527_35_0_a3) # !Y1L932Q & Y1L4153 & Y1_un1_gprbit_1527_35_0_a3;
Y1L932Q = DFFEA(Y1L932Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L542Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]~3 at LC_X35_Y14_N3
--operation mode is normal

Y1L542Q_lut_out = Y1L3253 & (Y1_un1_gprbit_1527_35_0_a3 # Y1L542Q) # !Y1L3253 & !Y1_un1_gprbit_1527_35_0_a3 & Y1L542Q;
Y1L542Q = DFFEA(Y1L542Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5643Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_1~0 at LC_X41_Y10_N3
--operation mode is normal

Y1L5643Q_lut_out = Y1L7153 & (Y1L5643Q # Y1L251) # !Y1L7153 & Y1L5643Q & !Y1L251;
Y1L5643Q = DFFEA(Y1L5643Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L8643Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_2~0 at LC_X39_Y9_N8
--operation mode is normal

Y1L8643Q_lut_out = Y1L8643Q & (Y1L0253 # !Y1L251) # !Y1L8643Q & Y1L0253 & Y1L251;
Y1L8643Q = DFFEA(Y1L8643Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1743Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_3~0 at LC_X39_Y9_N2
--operation mode is normal

Y1L1743Q_lut_out = Y1L3253 & (Y1L1743Q # Y1L251) # !Y1L3253 & Y1L1743Q & !Y1L251;
Y1L1743Q = DFFEA(Y1L1743Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L342Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]~4 at LC_X35_Y14_N9
--operation mode is normal

Y1L342Q_lut_out = Y1L342Q & (Y1L0253 # !Y1_un1_gprbit_1527_35_0_a3) # !Y1L342Q & Y1L0253 & Y1_un1_gprbit_1527_35_0_a3;
Y1L342Q = DFFEA(Y1L342Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3473Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_4~0 at LC_X29_Y8_N8
--operation mode is normal

Y1L3473Q_lut_out = Y1L3473Q & (Y1L6253 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L3473Q & Y1L6253 & Y1_un1_gprbit_1527_2_0_a2;
Y1L3473Q = DFFEA(Y1L3473Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L6473Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_5~0 at LC_X26_Y8_N2
--operation mode is normal

Y1L6473Q_lut_out = Y1L6473Q & (Y1L9253 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L6473Q & Y1L9253 & Y1_un1_gprbit_1527_2_0_a2;
Y1L6473Q = DFFEA(Y1L6473Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1643Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0~0 at LC_X39_Y9_N4
--operation mode is normal

Y1L1643Q_lut_out = Y1_sp23_i_0_o5_1_i_a2 & (Y1L2643 & Y1L4153 # !Y1L2643 & Y1L1643Q) # !Y1_sp23_i_0_o5_1_i_a2 & Y1L1643Q;
Y1L1643Q = DFFEA(Y1L1643Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L1373Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_0~0 at LC_X27_Y8_N4
--operation mode is normal

Y1L1373Q_lut_out = Y1L1373Q & (Y1L4153 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L1373Q & Y1L4153 & Y1_un1_gprbit_1527_2_0_a2;
Y1L1373Q = DFFEA(Y1L1373Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L4373Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_1~0 at LC_X26_Y8_N9
--operation mode is normal

Y1L4373Q_lut_out = Y1L4373Q & (Y1L7153 # !Y1_un1_gprbit_1527_2_0_a2) # !Y1L4373Q & Y1L7153 & Y1_un1_gprbit_1527_2_0_a2;
Y1L4373Q = DFFEA(Y1L4373Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5353Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_7~0 at LC_X31_Y10_N6
--operation mode is normal

Y1L5353Q_lut_out = Y1L5353Q & (Y1L0943 # !Y1L641) # !Y1L5353Q & Y1L0943 & Y1L641;
Y1L5353Q = DFFEA(Y1L5353Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L489Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o~0 at LC_X29_Y18_N6
--operation mode is normal

Y1L489Q_lut_out = Y1L6763Q & (X1_un4_s_intblock_0 # Y1L489Q) # !Y1L6763Q & Y1L489Q & (!Y1_state_o_0 # !X1_un4_s_intblock_0);
Y1L489Q = DFFEA(Y1L489Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L779Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|inthigh_o~0 at LC_X31_Y16_N7
--operation mode is normal

Y1L779Q_lut_out = Y1L779Q & (Y1_s_inthigh_d_2_m_0_a2 # !X1_inthigh_en_o_0_iv_i_a2_0) # !Y1L779Q & Y1_s_inthigh_d_2_m_0_a2 & X1_un4_s_intblock_0;
Y1L779Q = DFFEA(Y1L779Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9101Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_2~0 at LC_X32_Y15_N2
--operation mode is normal

Y1L9101Q_lut_out = Y1_N_3150_i & Y1_p0_8_i_m4[2] # !Y1_N_3150_i & (Y1_un1_gprbit_1527_41_0_a2 & Y1_p0_8_i_m4[2] # !Y1_un1_gprbit_1527_41_0_a2 & Y1L9101Q);
Y1L9101Q = DFFEA(Y1L9101Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L189Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intlow_o~0 at LC_X31_Y18_N6
--operation mode is normal

Y1L189Q_lut_out = X1_N_3184_i & Y1_intlow_en_o_0_iv_0_a3 # !X1_N_3184_i & Y1L189Q;
Y1L189Q = DFFEA(Y1L189Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L5001Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[3]~0 at LC_X29_Y15_N7
--operation mode is normal

Y1L5001Q_lut_out = Y1_N_3235_i & Y1_p0_8_i_m4[3] # !Y1_N_3235_i & (Y1_un1_gprbit_1527_41_0_a2 & Y1_p0_8_i_m4[3] # !Y1_un1_gprbit_1527_41_0_a2 & Y1L5001Q);
Y1L5001Q = DFFEA(Y1L5001Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3101Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_0~0 at LC_X31_Y15_N4
--operation mode is normal

Y1L3101Q_lut_out = Y1_un3_s_ieip_0_a4 & (Y1_un1_gprbit_1527_111_0_a2 & Y1_p2_7_i_m4[0] # !Y1_un1_gprbit_1527_111_0_a2 & Y1L3101Q) # !Y1_un3_s_ieip_0_a4 & Y1L3101Q;
Y1L3101Q = DFFEA(Y1L3101Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L3201Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_4~0 at LC_X27_Y16_N3
--operation mode is normal

Y1L3201Q_lut_out = Y1_un1_gprbit_1527_41_0_a2 & Y1_p0_8_i_m4[4] # !Y1_un1_gprbit_1527_41_0_a2 & (Y1_N_3242_i & Y1_p0_8_i_m4[4] # !Y1_N_3242_i & Y1L3201Q);
Y1L3201Q = DFFEA(Y1L3201Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L951Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]~32 at LC_X30_Y13_N8
--operation mode is normal

Y1L951Q_lut_out = Y1L951Q & (Y1L071 # !Y1_N_2205_i) # !Y1L951Q & Y1_N_2205_i & Y1L071;
Y1L951Q = DFFEA(Y1L951Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7001Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]~1 at LC_X25_Y12_N3
--operation mode is normal

Y1L7001Q_lut_out = Y1_un1_gprbit_1527_41_0_a2 & Y1_p0_8_i_m4[5] # !Y1_un1_gprbit_1527_41_0_a2 & (Y1_N_3151_i & Y1_p0_8_i_m4[5] # !Y1_N_3151_i & Y1L7001Q);
Y1L7001Q = DFFEA(Y1L7001Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L7573Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[5]~3 at LC_X38_Y10_N3
--operation mode is normal

Y1L7573Q_lut_out = Y1L7573Q & (Y1L9253 # !Y1_un1_gprbit_1527_4_i) # !Y1L7573Q & Y1L9253 & Y1_un1_gprbit_1527_4_i;
Y1L7573Q = DFFEA(Y1L7573Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L361Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]~33 at LC_X29_Y16_N3
--operation mode is normal

Y1L361Q_lut_out = Y1_un1_gprbit_1527_30 & Y1L471 # !Y1_un1_gprbit_1527_30 & (Y1_N_2201_i & Y1L471 # !Y1_N_2201_i & Y1L361Q);
Y1L361Q = DFFEA(Y1L361Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L9001Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]~2 at LC_X31_Y16_N2
--operation mode is normal

Y1L9001Q_lut_out = Y1_N_3208_i & Y1_p0_8_i_m4[6] # !Y1_N_3208_i & (Y1_un1_gprbit_1527_41_0_a2 & Y1_p0_8_i_m4[6] # !Y1_un1_gprbit_1527_41_0_a2 & Y1L9001Q);
Y1L9001Q = DFFEA(Y1L9001Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L161Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]~34 at LC_X30_Y9_N8
--operation mode is normal

Y1L161Q_lut_out = Y1_un1_gprbit_1527_30 & Y1L271 # !Y1_un1_gprbit_1527_30 & (Y1_N_2207_i & Y1L271 # !Y1_N_2207_i & Y1L161Q);
Y1L161Q = DFFEA(Y1L161Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L648Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~77 at LC_X38_Y11_N0
--operation mode is normal

Y1L648Q_lut_out = Y1L648Q & (Y1L948 # !Y1L848 # !Y1_N_4515_i) # !Y1L648Q & Y1_N_4515_i & Y1L948;
Y1L648Q = DFFEA(Y1L648Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L207Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~33 at LC_X35_Y10_N9
--operation mode is normal

Y1L207Q_lut_out = Y1L207Q & (Y1L507 # !Y1_un1_gprbit_1527_99_i # !Y1L407) # !Y1L207Q & Y1L507 & Y1_un1_gprbit_1527_99_i;
Y1L207Q = DFFEA(Y1L207Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L008Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[5]~49 at LC_X36_Y11_N8
--operation mode is normal

Y1L008Q_lut_out = Y1_N_4487_i & Y1L818 # !Y1_N_4487_i & Y1L008Q;
Y1L008Q = DFFEA(Y1L008Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L556Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~33 at LC_X32_Y12_N3
--operation mode is normal

Y1L556Q_lut_out = Y1_N_4489_i & (Y1L856 # !Y1L756 & Y1L556Q) # !Y1_N_4489_i & Y1L556Q;
Y1L556Q = DFFEA(Y1L556Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L158Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[6]~78 at LC_X35_Y11_N1
--operation mode is normal

Y1L158Q_lut_out = Y1L158Q & (Y1L668 # !Y1_N_4515_i) # !Y1L158Q & Y1_N_4515_i & Y1L668;
Y1L158Q = DFFEA(Y1L158Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L707Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[6]~34 at LC_X36_Y7_N2
--operation mode is normal

Y1L707Q_lut_out = Y1L707Q & (Y1L817 # !Y1_un1_gprbit_1527_99_i) # !Y1L707Q & Y1_un1_gprbit_1527_99_i & Y1L817;
Y1L707Q = DFFEA(Y1L707Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L208Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~50 at LC_X36_Y11_N0
--operation mode is normal

Y1L208Q_lut_out = Y1_N_4487_i & (Y1L408 # Y1L208Q & !Y1L308) # !Y1_N_4487_i & Y1L208Q;
Y1L208Q = DFFEA(Y1L208Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L066Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[6]~34 at LC_X31_Y6_N7
--operation mode is normal

Y1L066Q_lut_out = Y1L066Q & (Y1L576 # !Y1_N_4489_i) # !Y1L066Q & Y1L576 & Y1_N_4489_i;
Y1L066Q = DFFEA(Y1L066Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L077Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[4]~153 at LC_X35_Y8_N1
--operation mode is normal

Y1L077Q_lut_out = Y1L077Q & (Y1L087 # !Y1_N_4500_i) # !Y1L077Q & Y1_N_4500_i & Y1L087;
Y1L077Q = DFFEA(Y1L077Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L854Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~113 at LC_X32_Y7_N1
--operation mode is normal

Y1L854Q_lut_out = Y1L854Q & (Y1L264 # !Y1L164 # !Y1L954) # !Y1L854Q & Y1L954 & Y1L264;
Y1L854Q = DFFEA(Y1L854Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L745Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[4]~67 at LC_X38_Y9_N4
--operation mode is normal

Y1L745Q_lut_out = Y1_N_4511_i & Y1L665 # !Y1_N_4511_i & Y1L745Q;
Y1L745Q = DFFEA(Y1L745Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L153Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[4]~33 at LC_X38_Y9_N8
--operation mode is normal

Y1L153Q_lut_out = Y1L153Q & (Y1L073 # !Y1_N_4491_i) # !Y1L153Q & Y1_N_4491_i & Y1L073;
Y1L153Q = DFFEA(Y1L153Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L356Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[4]~35 at LC_X33_Y4_N2
--operation mode is normal

Y1L356Q_lut_out = Y1L356Q & (Y1L076 # !Y1_N_4489_i) # !Y1L356Q & Y1L076 & Y1_N_4489_i;
Y1L356Q = DFFEA(Y1L356Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L992Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[4]~19 at LC_X35_Y9_N3
--operation mode is normal

Y1L992Q_lut_out = Y1L992Q & (Y1L513 # !Y1_N_4470_i) # !Y1L992Q & Y1_N_4470_i & Y1L513;
Y1L992Q = DFFEA(Y1L992Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L795Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[4]~133 at LC_X38_Y7_N3
--operation mode is normal

Y1L795Q_lut_out = Y1L795Q & (Y1L706 # !Y1_N_4471_i) # !Y1L795Q & Y1_N_4471_i & Y1L706;
Y1L795Q = DFFEA(Y1L795Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L094Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[4]~33 at LC_X38_Y7_N6
--operation mode is normal

Y1L094Q_lut_out = Y1L094Q & (Y1L905 # !Y1_N_4488_i) # !Y1L094Q & Y1L905 & Y1_N_4488_i;
Y1L094Q = DFFEA(Y1L094Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L567Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[0]~154 at LC_X34_Y8_N7
--operation mode is normal

Y1L567Q_lut_out = Y1L567Q & (Y1_gprbit_2_6_i_0_o2[0] # !Y1_N_4500_i) # !Y1L567Q & Y1_N_4500_i & !Y1_gprbit_2_6_i_0_a2_2[0] & Y1_gprbit_2_6_i_0_o2[0];
Y1L567Q = DFFEA(Y1L567Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L154Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[0]~114 at LC_X32_Y7_N9
--operation mode is normal

Y1L154Q_lut_out = Y1L154Q & (Y1_gprbit_2_6_i_0_o2[0] # !Y1_N_4490_i) # !Y1L154Q & !Y1_gprbit_2_6_i_0_a2_2[0] & Y1_N_4490_i & Y1_gprbit_2_6_i_0_o2[0];
Y1L154Q = DFFEA(Y1L154Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L047Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[0]~137 at LC_X32_Y5_N6
--operation mode is normal

Y1L047Q_lut_out = Y1L047Q & (Y1_gprbit_2_6_i_0_o2[0] # !Y1_N_4516_i) # !Y1L047Q & !Y1_gprbit_2_6_i_0_a2_2[0] & Y1_gprbit_2_6_i_0_o2[0] & Y1_N_4516_i;
Y1L047Q = DFFEA(Y1L047Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L593Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[0]~138 at LC_X34_Y9_N4
--operation mode is normal

Y1L593Q_lut_out = Y1_N_4495_i & Y1_gprbit_2_6_i_0_o2[0] & (Y1L593Q # !Y1_gprbit_2_6_i_0_a2_2[0]) # !Y1_N_4495_i & Y1L593Q;
Y1L593Q = DFFEA(Y1L593Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L426Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[3]~133 at LC_X33_Y7_N1
--operation mode is normal

Y1L426Q_lut_out = Y1L426Q & (Y1_gprbit_2_6_i_o2[3] # !Y1_N_4486_i) # !Y1L426Q & !Y1_gprbit_2_6_i_a4[3] & Y1_gprbit_2_6_i_o2[3] & Y1_N_4486_i;
Y1L426Q = DFFEA(Y1L426Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L654Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[3]~115 at LC_X32_Y7_N3
--operation mode is normal

Y1L654Q_lut_out = Y1_N_4490_i & Y1_gprbit_2_6_i_o2[3] & (Y1L654Q # !Y1_gprbit_2_6_i_a4[3]) # !Y1_N_4490_i & Y1L654Q;
Y1L654Q = DFFEA(Y1L654Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L595Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[3]~134 at LC_X36_Y7_N6
--operation mode is normal

Y1L595Q_lut_out = Y1L595Q & (Y1_gprbit_2_6_i_o2[3] # !Y1_N_4471_i) # !Y1L595Q & Y1_N_4471_i & !Y1_gprbit_2_6_i_a4[3] & Y1_gprbit_2_6_i_o2[3];
Y1L595Q = DFFEA(Y1L595Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L993Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[3]~139 at LC_X35_Y6_N3
--operation mode is normal

Y1L993Q_lut_out = Y1L993Q & (Y1_gprbit_2_6_i_o2[3] # !Y1_N_4495_i) # !Y1L993Q & !Y1_gprbit_2_6_i_a4[3] & Y1_gprbit_2_6_i_o2[3] & Y1_N_4495_i;
Y1L993Q = DFFEA(Y1L993Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L294Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~34 at LC_X37_Y9_N5
--operation mode is normal

Y1L294Q_lut_out = Y1_N_4488_i & (Y1L594 # Y1L294Q & !Y1L494) # !Y1_N_4488_i & Y1L294Q;
Y1L294Q = DFFEA(Y1L294Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L103Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[5]~20 at LC_X32_Y9_N5
--operation mode is normal

Y1L103Q_lut_out = Y1L103Q & (Y1L713 # !Y1_N_4470_i) # !Y1L103Q & Y1L713 & Y1_N_4470_i;
Y1L103Q = DFFEA(Y1L103Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L304Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[6]~140 at LC_X34_Y5_N0
--operation mode is normal

Y1L304Q_lut_out = Y1L304Q & (Y1L314 # !Y1_N_4495_i) # !Y1L304Q & Y1L314 & Y1_N_4495_i;
Y1L304Q = DFFEA(Y1L304Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L303Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[6]~21 at LC_X33_Y6_N9
--operation mode is normal

Y1L303Q_lut_out = Y1_N_4470_i & Y1L123 # !Y1_N_4470_i & Y1L303Q;
Y1L303Q = DFFEA(Y1L303Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L055Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[6]~68 at LC_X39_Y11_N9
--operation mode is normal

Y1L055Q_lut_out = Y1_N_4511_i & Y1L175 # !Y1_N_4511_i & Y1L055Q;
Y1L055Q = DFFEA(Y1L055Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L453Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[6]~34 at LC_X37_Y10_N5
--operation mode is normal

Y1L453Q_lut_out = Y1L453Q & (Y1L373 # !Y1_N_4491_i) # !Y1L453Q & Y1L373 & Y1_N_4491_i;
Y1L453Q = DFFEA(Y1L453Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L248Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[2]~79 at LC_X35_Y15_N9
--operation mode is normal

Y1L248Q_lut_out = Y1L248Q & (Y1L958 # !Y1_N_4515_i) # !Y1L248Q & Y1L958 & Y1_N_4515_i;
Y1L248Q = DFFEA(Y1L248Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L896Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[2]~35 at LC_X35_Y10_N1
--operation mode is normal

Y1L896Q_lut_out = Y1L896Q & (Y1L317 # !Y1_un1_gprbit_1527_99_i) # !Y1L896Q & Y1L317 & Y1_un1_gprbit_1527_99_i;
Y1L896Q = DFFEA(Y1L896Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L145Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~69 at LC_X38_Y10_N8
--operation mode is normal

Y1L145Q_lut_out = Y1L145Q & (Y1L345 # !Y1_N_4511_i # !Y1L245) # !Y1L145Q & Y1_N_4511_i & Y1L345;
Y1L145Q = DFFEA(Y1L145Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L743Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[2]~35 at LC_X37_Y10_N4
--operation mode is normal

Y1L743Q_lut_out = Y1_N_4491_i & Y1L463 # !Y1_N_4491_i & Y1L743Q;
Y1L743Q = DFFEA(Y1L743Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L535Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~70 at LC_X37_Y11_N7
--operation mode is normal

Y1L535Q_lut_out = Y1L535Q & (Y1L735 # !Y1L635 # !Y1_N_4511_i) # !Y1L535Q & Y1L735 & Y1_N_4511_i;
Y1L535Q = DFFEA(Y1L535Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L343Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[0]~36 at LC_X37_Y7_N4
--operation mode is normal

Y1L343Q_lut_out = Y1L343Q & (Y1L853 # !Y1_N_4491_i) # !Y1L343Q & Y1L853 & Y1_N_4491_i;
Y1L343Q = DFFEA(Y1L343Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L384Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[0]~35 at LC_X37_Y9_N3
--operation mode is normal

Y1L384Q_lut_out = Y1L384Q & (Y1L005 # !Y1_N_4488_i) # !Y1L384Q & Y1_N_4488_i & Y1L005;
Y1L384Q = DFFEA(Y1L384Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L192Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[0]~22 at LC_X35_Y9_N9
--operation mode is normal

Y1L192Q_lut_out = Y1L192Q & (Y1L703 # !Y1_N_4470_i) # !Y1L192Q & Y1_N_4470_i & Y1L703;
Y1L192Q = DFFEA(Y1L192Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L156Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[3]~36 at LC_X32_Y4_N4
--operation mode is normal

Y1L156Q_lut_out = Y1L156Q & (Y1L866 # !Y1_N_4489_i) # !Y1L156Q & Y1_N_4489_i & Y1L866;
Y1L156Q = DFFEA(Y1L156Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L792Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[3]~23 at LC_X32_Y4_N8
--operation mode is normal

Y1L792Q_lut_out = Y1L792Q & (Y1L313 # !Y1_N_4470_i) # !Y1L792Q & Y1_N_4470_i & Y1L313;
Y1L792Q = DFFEA(Y1L792Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L545Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[3]~71 at LC_X37_Y11_N5
--operation mode is normal

Y1L545Q_lut_out = Y1_N_4511_i & Y1L265 # !Y1_N_4511_i & Y1L545Q;
Y1L545Q = DFFEA(Y1L545Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L943Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[3]~37 at LC_X37_Y10_N9
--operation mode is normal

Y1L943Q_lut_out = Y1_N_4491_i & Y1L663 # !Y1_N_4491_i & Y1L943Q;
Y1L943Q = DFFEA(Y1L943Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L697Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[2]~51 at LC_X36_Y8_N1
--operation mode is normal

Y1L697Q_lut_out = Y1_un1_gprbit_1527_10 & Y1L018 # !Y1_un1_gprbit_1527_10 & (Y1L5214 & Y1L018 # !Y1L5214 & Y1L697Q);
Y1L697Q = DFFEA(Y1L697Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L946Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[2]~37 at LC_X31_Y6_N6
--operation mode is normal

Y1L946Q_lut_out = Y1L946Q & (Y1L666 # !Y1_N_4489_i) # !Y1L946Q & Y1L666 & Y1_N_4489_i;
Y1L946Q = DFFEA(Y1L946Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L784Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[2]~36 at LC_X38_Y6_N7
--operation mode is normal

Y1L784Q_lut_out = Y1_N_4488_i & Y1L405 # !Y1_N_4488_i & Y1L784Q;
Y1L784Q = DFFEA(Y1L784Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L592Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[2]~24 at LC_X36_Y6_N7
--operation mode is normal

Y1L592Q_lut_out = Y1L592Q & (Y1L113 # !Y1_N_4470_i) # !Y1L592Q & Y1L113 & Y1_N_4470_i;
Y1L592Q = DFFEA(Y1L592Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L255Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~72 at LC_X37_Y11_N3
--operation mode is normal

Y1L255Q_lut_out = Y1_N_4511_i & (Y1L455 # Y1L255Q & !Y1L355) # !Y1_N_4511_i & Y1L255Q;
Y1L255Q = DFFEA(Y1L255Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L653Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[7]~38 at LC_X41_Y12_N6
--operation mode is normal

Y1L653Q_lut_out = Y1L653Q & (Y1L293 # !Y1_N_4491_i) # !Y1L653Q & Y1L293 & Y1_N_4491_i;
Y1L653Q = DFFEA(Y1L653Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L358Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[7]~80 at LC_X35_Y11_N6
--operation mode is normal

Y1L358Q_lut_out = Y1L358Q & (Y1L588 # !Y1_N_4515_i) # !Y1L358Q & Y1_N_4515_i & Y1L588;
Y1L358Q = DFFEA(Y1L358Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L907Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[7]~36 at LC_X35_Y10_N5
--operation mode is normal

Y1L907Q_lut_out = Y1L907Q & (Y1L737 # !Y1_un1_gprbit_1527_99_i) # !Y1L907Q & Y1_un1_gprbit_1527_99_i & Y1L737;
Y1L907Q = DFFEA(Y1L907Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L106Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[7]~135 at LC_X34_Y5_N7
--operation mode is normal

Y1L106Q_lut_out = Y1L106Q & (Y1_gprbit_2_6_i_o2[7] # !Y1_N_4471_i) # !Y1L106Q & !Y1_gprbit_2_6_i_a4[7] & Y1_N_4471_i & Y1_gprbit_2_6_i_o2[7];
Y1L106Q = DFFEA(Y1L106Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L504Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[7]~141 at LC_X34_Y9_N7
--operation mode is normal

Y1L504Q_lut_out = Y1L504Q & (Y1_gprbit_2_6_i_o2[7] # !Y1_N_4495_i) # !Y1L504Q & Y1_gprbit_2_6_i_o2[7] & !Y1_gprbit_2_6_i_a4[7] & Y1_N_4495_i;
Y1L504Q = DFFEA(Y1L504Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L894Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[7]~37 at LC_X37_Y9_N1
--operation mode is normal

Y1L894Q_lut_out = Y1L894Q & (Y1L235 # !Y1_N_4488_i) # !Y1L894Q & Y1_N_4488_i & Y1L235;
Y1L894Q = DFFEA(Y1L894Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L503Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[7]~25 at LC_X32_Y9_N8
--operation mode is normal

Y1L503Q_lut_out = Y1L503Q & (Y1L043 # !Y1_N_4470_i) # !Y1L503Q & Y1_N_4470_i & Y1L043;
Y1L503Q = DFFEA(Y1L503Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L497Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[1]~52 at LC_X31_Y8_N9
--operation mode is normal

Y1L497Q_lut_out = Y1L4214 & Y1L808 # !Y1L4214 & (Y1_un1_gprbit_1527_10 & Y1L808 # !Y1_un1_gprbit_1527_10 & Y1L497Q);
Y1L497Q = DFFEA(Y1L497Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L746Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[1]~38 at LC_X32_Y4_N1
--operation mode is normal

Y1L746Q_lut_out = Y1L746Q & (Y1L466 # !Y1_N_4489_i) # !Y1L746Q & Y1_N_4489_i & Y1L466;
Y1L746Q = DFFEA(Y1L746Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L584Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[1]~38 at LC_X37_Y9_N9
--operation mode is normal

Y1L584Q_lut_out = Y1L584Q & (Y1L205 # !Y1_N_4488_i) # !Y1L584Q & Y1_N_4488_i & Y1L205;
Y1L584Q = DFFEA(Y1L584Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L392Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[1]~26 at LC_X36_Y6_N9
--operation mode is normal

Y1L392Q_lut_out = Y1L392Q & (Y1L903 # !Y1_N_4470_i) # !Y1L392Q & Y1L903 & Y1_N_4470_i;
Y1L392Q = DFFEA(Y1L392Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L935Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[1]~73 at LC_X38_Y11_N3
--operation mode is normal

Y1L935Q_lut_out = Y1_N_4511_i & Y1L755 # !Y1_N_4511_i & Y1L935Q;
Y1L935Q = DFFEA(Y1L935Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L543Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[1]~39 at LC_X37_Y10_N2
--operation mode is normal

Y1L543Q_lut_out = Y1L543Q & (Y1L063 # !Y1_N_4491_i) # !Y1L543Q & Y1L063 & Y1_N_4491_i;
Y1L543Q = DFFEA(Y1L543Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L126Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[1]~134 at LC_X33_Y6_N1
--operation mode is normal

Y1L126Q_lut_out = Y1L126Q & (Y1_gprbit_2_6_i_o2[1] # !Y1_N_4486_i) # !Y1L126Q & Y1_N_4486_i & !Y1_gprbit_2_6_i_a4[1] & Y1_gprbit_2_6_i_o2[1];
Y1L126Q = DFFEA(Y1L126Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--Y1L354Q is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[1]~116 at LC_X33_Y6_N3
--operation mode is normal

Y1L354Q_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1L354Q # !Y1_gprbit_2_6_i_a4[1] & Y1_N_4490_i) # !Y1_gprbit_2_6_i_o2[1] & Y1L354Q & !Y1_N_4490_i;
Y1L354Q = DFFEA(Y1L354Q_lut_out, GLOBAL(L1__clk0), GLOBAL(reset_n), , , , );


--U1L39 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_5_~_DUP_COMB at LC_X40_Y17_N3
--operation mode is normal

U1L39 = U1L951 & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & U1_op_a_o_iv_0_0_o2_3_a[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !U1_op_a_o_iv_0_0_o2_3_a[0]);


--X1L741 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0_~_DUP_COMB at LC_X30_Y16_N7
--operation mode is normal

X1L741 = E1_prog_data_o_2 & X1_adr_mux_o_2_iv_5[0];


--Y1L1111 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_8_0_a5_i~_DUP_COMB at LC_X26_Y14_N0
--operation mode is normal

Y1L1111 = !X1_adr_mux_o_2_iv_2 & (Y1_psw_o[4] & Y1_ramout_6[5] # !Y1_psw_o[4] & Y1_ramout_3[5]);


--X1L742 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_4_~_DUP_COMB at LC_X35_Y20_N9
--operation mode is normal

X1L742 = !X1_alu_cmd_o_2_iv_0_a2_10[4] & !X1L953 & X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] & !X1L763;


--X1L4281 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2_cZ~_DUP_COMB at LC_X31_Y20_N4
--operation mode is normal

X1L4281 = Y1L6763Q & E1_prog_data_o_6 # !Y1L6763Q & Y1_s_ir_6;


--X1L3011 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3_1_~_DUP_COMB at LC_X37_Y14_N4
--operation mode is normal

X1L3011 = X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] # Y1L6663Q # X1_un1_state_i_34_0_a2_2_0 & Y1L1763Q;


--X1L99 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un781_s_instr_category_1_0_a6_0_4_s_0~_DUP_COMB at LC_X31_Y23_N5
--operation mode is normal

X1L99 = Y1L6763Q & E1_prog_data_o_2 # !Y1L6763Q & Y1_s_ir_2 & !Y1_s_ir_0;


--X1L9281 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB at LC_X32_Y23_N4
--operation mode is normal

X1L9281 = Y1_s_ir_7 & (E1_prog_data_o_7 # !Y1L6763Q) # !Y1_s_ir_7 & Y1L6763Q & E1_prog_data_o_7;


--X1L71 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2_cZ~_DUP_COMB at LC_X28_Y21_N4
--operation mode is normal

X1L71 = Y1_s_ir_7 & (E1_prog_data_o_7 # !Y1L6763Q) # !Y1_s_ir_7 & Y1L6763Q & E1_prog_data_o_7;


--Y1L3532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB at LC_X33_Y23_N5
--operation mode is normal

Y1L3532 = !Y1L6763Q & (Y1_s_ir[1] # Y1_s_ir_3);


--X1L699 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4~_DUP_COMB at LC_X38_Y20_N2
--operation mode is normal

X1L699 = !X1_un4_s_intblock_0 & X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2;


--X1L564 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB at LC_X41_Y13_N5
--operation mode is normal

X1L564 = X1_un4_s_intblock_0_0 & (Y1L6663Q & !X1L464 # !X1_alu_cmd_o_2_iv_i_i_o2_3[1]);


--Y1L9732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB at LC_X31_Y23_N2
--operation mode is normal

Y1L9732 = !Y1L6763Q & Y1_s_ir_5 & Y1_s_ir_4;


--Y1L1732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB at LC_X33_Y23_N8
--operation mode is normal

Y1L1732 = !Y1L6763Q & Y1_s_ir_4 & Y1_s_ir_7;


--Y1L1632 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB at LC_X31_Y23_N4
--operation mode is normal

Y1L1632 = Y1_s_ir_2 & !Y1_s_ir_3 & !Y1L6763Q;


--Y1L9832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB at LC_X33_Y24_N8
--operation mode is normal

Y1L9832 = !Y1L6763Q & (Y1_s_ir_0 # Y1_s_ir_6);


--U1L48 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2_~_DUP_COMB at LC_X41_Y15_N4
--operation mode is normal

U1L48 = X1_alu_cmd_o_2_iv_i_i_0 & Y1_s_reg_data_u_2 & !U1_op_a_o_iv_0_0_o2_3[0];


--Y1L7824 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_cZ~_DUP_COMB at LC_X26_Y11_N6
--operation mode is normal

Y1L7824 = Y1_gprbit_1528_0_a5_0_a2_0_a2 & (Y1L6824 & !Y1_s_bdata_7_0 # !Y1L6824 & !Y1_s_bdata_11_0);


--X1L841 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0_~_DUP_COMB_2 at LC_X32_Y17_N9
--operation mode is normal

X1L841 = X1_adr_mux_o_2_iv_5[0] & E1_prog_data_o_0;


--X1L4011 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3_1_~_DUP_COMB_2 at LC_X36_Y16_N8
--operation mode is normal

X1L4011 = X1_pc_inc_en_o_1_iv_i_i_a2_5[1] # X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] # Y1L1763Q & X1_un1_state_i_34_0_a2_2_0;


--Y1L4532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_13 at LC_X32_Y22_N9
--operation mode is normal

Y1L4532 = Y1_s_ir[1] & (E1_prog_data_o_1 # !Y1L6763Q) # !Y1_s_ir[1] & Y1L6763Q & E1_prog_data_o_1;


--U1L392 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5_1_~_DUP_COMB at LC_X38_Y18_N7
--operation mode is normal

U1L392 = X1_alu_cmd_o_2_iv_i_i_0 # X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1];


--Y1L2732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_13 at LC_X33_Y23_N3
--operation mode is normal

Y1L2732 = !Y1L6763Q & !Y1_s_ir_4 & Y1_s_ir_7;


--Y1L0932 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_13 at LC_X31_Y24_N4
--operation mode is normal

Y1L0932 = !Y1_s_ir_7 & Y1_s_ir_6 & !Y1L6763Q;


--X1L52 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2_cZ~_DUP_COMB at LC_X30_Y19_N8
--operation mode is normal

X1L52 = Y1_s_ir_2 & (E1_prog_data_o_2 # !Y1L6763Q) # !Y1_s_ir_2 & Y1L6763Q & E1_prog_data_o_2;


--Y1L0832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_13 at LC_X33_Y24_N9
--operation mode is normal

Y1L0832 = Y1_s_ir_5 & !Y1_s_ir_6 & !Y1L6763Q;


--Y1L3624 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_0_a2_cZ~_DUP_COMB at LC_X26_Y12_N8
--operation mode is normal

Y1L3624 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & (Y1L8881 & !Y1_s_bdata_7_0 # !Y1L8881 & !Y1_s_bdata_11_0);


--U1L55 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~_DUP_COMB at LC_X40_Y18_N9
--operation mode is normal

U1L55 = X1_alu_cmd_o_2_iv_0_a2_0 # X1_alu_cmd_o_3_iv_12[0] & (!X1_alu_cmd_o_3_iv_12_a[0] # !X1L955);


--X1L21 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~_DUP_COMB at LC_X35_Y21_N8
--operation mode is normal

X1L21 = Y1_s_ir_6 & (E1_prog_data_o_6 # !Y1L6763Q) # !Y1_s_ir_6 & Y1L6763Q & E1_prog_data_o_6;


--X1L1101 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_0_3_~_DUP_COMB at LC_X33_Y21_N1
--operation mode is normal

X1L1101 = Y1L6763Q & E1_prog_data_o_4 # !Y1L6763Q & Y1_s_ir_4 & Y1_s_ir_7;


--X1L664 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_2 at LC_X37_Y21_N8
--operation mode is normal

X1L664 = X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_a2_10_0[1];


--X1L953 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3_4_~_DUP_COMB at LC_X35_Y20_N5
--operation mode is normal

X1L953 = X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 & !X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4];


--Y1L2593 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB at LC_X34_Y12_N7
--operation mode is normal

Y1L2593 = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0 & Y1L1153 & !Y1_s_adr_1_iv_7[3];


--X1L6681 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s_cZ~_DUP_COMB at LC_X33_Y21_N7
--operation mode is normal

X1L6681 = Y1L6763Q & E1_prog_data_o_4 # !Y1L6763Q & (Y1_s_ir_4 # Y1_s_ir_7);


--X1L0381 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_2 at LC_X32_Y20_N4
--operation mode is normal

X1L0381 = Y1L6663Q & (Y1L6763Q & !E1_prog_data_o_7 # !Y1L6763Q & !Y1_s_ir_7);


--X1L764 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_4 at LC_X35_Y18_N5
--operation mode is normal

X1L764 = Y1_psw_o_7 & (X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] # !X1_un4_s_intblock_0_0);


--X1L252 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_a_4_~_DUP_COMB at LC_X36_Y21_N9
--operation mode is normal

X1L252 = X1_alu_cmd_o_2_iv_i_i_a2_3[2] # X1_un4_s_intblock_0_0 & (!X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] # !X1_alu_cmd_o_2_iv_0_o2_3_3[4]);


--Y1L1832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_15 at LC_X33_Y23_N7
--operation mode is normal

Y1L1832 = Y1_s_ir_6 & !Y1L6763Q & !Y1_s_ir_5;


--Y1L3732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_15 at LC_X31_Y24_N3
--operation mode is normal

Y1L3732 = !Y1L6763Q & !Y1_s_ir_6 & Y1_s_ir_4;


--U1L611 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_COMB at LC_X38_Y18_N8
--operation mode is normal

U1L611 = X1_alu_cmd_o_2_iv_i_i_0 & U1L221 & X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_3_iv_0;


--X1L979 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB at LC_X31_Y18_N3
--operation mode is normal

X1L979 = Y1_state_o_i_0 & Y1L1763Q;


--X1L7061 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1_cZ~_DUP_COMB at LC_X34_Y22_N6
--operation mode is normal

X1L7061 = !Y1L7532 & X1_N_2377_i_0_a2_s & X1_un1_state_i_227_0_0_a3_1_0;


--U1L542 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB at LC_X39_Y19_N7
--operation mode is normal

U1L542 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (Y1_s_reg_data_sn_b14_0_2 & Y1L0343 # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[2]);


--X1L955 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB at LC_X36_Y18_N9
--operation mode is normal

X1L955 = Y1L6663Q & X1_un4_s_intblock_0_0;


--Y1L5532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_15 at LC_X32_Y24_N5
--operation mode is normal

Y1L5532 = !Y1L6763Q & (Y1_s_ir[1] # Y1_s_ir_0);


--U1L483 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7_~_DUP_COMB at LC_X38_Y14_N5
--operation mode is normal

U1L483 = U1_result_a_o_iv_0_0_a2_1[7] # U1_result_a_o_iv_0_0_a[7] # !U1_ov_o_iv_0_o2 & W1_v_lresult_1_0;


--X1L499 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2~_DUP_COMB at LC_X39_Y13_N5
--operation mode is normal

X1L499 = U1L343 & (U1_result_a_o_iv_0_0_4_m2_0_a2_0 & !T1_result_o_sn_m5 # !U1_result_a_o_iv_0_0_4_m2_0_a2_0 & !d_m6_0_a3);


--X1L59 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un781_s_instr_category_1_0_a2_2_0~_DUP_COMB at LC_X34_Y21_N8
--operation mode is normal

X1L59 = Y1_s_ir_6 & (E1_prog_data_o_6 # !Y1L6763Q) # !Y1_s_ir_6 & Y1L6763Q & E1_prog_data_o_6;


--X1L864 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_6 at LC_X34_Y19_N5
--operation mode is normal

X1L864 = X1_alu_cmd_o_2_iv_0_a2_0 # X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_a2_10_0[1];


--U1L951 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_0_~_DUP_COMB at LC_X36_Y15_N2
--operation mode is normal

U1L951 = X1_alu_cmd_o_2_iv_0_5_m6_i & Y1_s_reg_data_u_5 & X1_alu_cmd_o_2_iv_i_i_0;


--Y1L1932 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_15 at LC_X30_Y20_N9
--operation mode is normal

Y1L1932 = Y1_state_o_i_0 & (Y1_s_ir_6 # Y1L6763Q);


--Y1L4732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_17 at LC_X31_Y23_N0
--operation mode is normal

Y1L4732 = !Y1L6763Q & (Y1_s_ir_6 # Y1_s_ir_4);


--Y1L2632 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB_13 at LC_X31_Y23_N8
--operation mode is normal

Y1L2632 = !Y1L6763Q & (Y1_s_ir_2 # Y1_s_ir_0);


--X1L089 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB_3 at LC_X29_Y22_N9
--operation mode is normal

X1L089 = Y1_state_o_i_0 & Y1L6663Q;


--Y1L5932 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~_DUP_COMB at LC_X33_Y23_N6
--operation mode is normal

Y1L5932 = !Y1L6763Q & (Y1_s_ir_0 $ Y1_s_ir_7);


--Y1L2832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_17 at LC_X33_Y23_N0
--operation mode is normal

Y1L2832 = !Y1L6763Q & (Y1_s_ir_4 # Y1_s_ir_5);


--U1L221 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a_0_~_DUP_COMB at LC_X34_Y18_N3
--operation mode is normal

U1L221 = !X1_alu_cmd_o_2_iv_0_a2_0 & (!X1_alu_cmd_o_2_iv_0_5_m1_e & U1L121 # !X1_alu_cmd_o_2_iv_0_5_m6_i_0);


--Y1L8881 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0_cZ~_DUP_COMB at LC_X26_Y12_N9
--operation mode is normal

Y1L8881 = Y1_s_bdata_12_0_a & X1_bdata_mux_o_2_iv_0_0_0_0;


--X1L652 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~_DUP_COMB at LC_X36_Y21_N8
--operation mode is normal

X1L652 = X1_un4_s_intblock_0_0 & (X1L953 # !X1L452 # !X1_alu_cmd_o_2_iv_0_o2_3_3_a[4]);


--X1L372 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10_4_~_DUP_COMB at LC_X37_Y21_N5
--operation mode is normal

X1L372 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & !Y1_command_o_3 & Y1L3632 & Y1_un9_s_command_1;


--X1L5401 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB at LC_X41_Y19_N7
--operation mode is normal

X1L5401 = X1_un4_s_intblock_0 # Y1_bit_data_o_u # X1_pc_inc_en_o_1_iv_i_i_o2[1];


--Y1L4214 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~_DUP_COMB at LC_X28_Y8_N3
--operation mode is normal

Y1L4214 = Y1_s_adr_1_iv_7[3] & Y1L0152 & Y1_s_adr_1_iv[4] & Y1L3214;


--Y1L5693 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o4_i_a2_cZ~_DUP_COMB at LC_X33_Y14_N1
--operation mode is normal

Y1L5693 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1L1153 & Y1L4152;


--X1L026 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_0_3_~_DUP_COMB at LC_X31_Y22_N6
--operation mode is normal

X1L026 = X1_un11741_s_instr_category_0_a3 # X1_un1_s_intblock_75_i_i2_i_a2 # X1L704 & X1_N_2433_i_i;


--Y1L4983 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a2_cZ~_DUP_COMB at LC_X32_Y12_N6
--operation mode is normal

Y1L4983 = !Y1_s_adr_1_iv_7[3] & !Y1L7053 & Y1_un1_gprbit_1527_41_0_a4 & Y1L2834;


--Y1L3111 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_9_0_a2_0~_DUP_COMB at LC_X34_Y13_N1
--operation mode is normal

Y1L3111 = Y1L8422Q & X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1;


--Y1L5732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_19 at LC_X34_Y23_N0
--operation mode is normal

Y1L5732 = !Y1L6763Q & (Y1_s_ir_4 # Y1_s_ir_7);


--Y1L3832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_19 at LC_X33_Y24_N3
--operation mode is normal

Y1L3832 = Y1_s_ir_5 & Y1_s_ir_6 & !Y1L6763Q;


--Y1L559 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB at LC_X29_Y18_N7
--operation mode is normal

Y1L559 = Y1L489Q # Y1_tcon_0_3 & Y1L959Q & Y1_intpre_o_1_0_a2_0_0;


--X1L704 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_1_~_DUP_COMB at LC_X31_Y22_N7
--operation mode is normal

X1L704 = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] & X1_N_2442_i_i_o2 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0;


--X1L482 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~_DUP_COMB_2 at LC_X33_Y19_N2
--operation mode is normal

X1L482 = X1L382 # X1L282 & E1_prog_data_o_5 & !E1_prog_data_o_3;


--Y1L5214 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~_DUP_COMB_2 at LC_X36_Y11_N3
--operation mode is normal

Y1L5214 = !Y1L4152 & Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--X1L189 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB_5 at LC_X32_Y17_N1
--operation mode is normal

X1L189 = Y1_state_o_i_0 & !Y1L7532 & X1_un1_state_i_227_0_0_a3_1_0 & X1_N_2377_i_0_a2_s;


--X1L1381 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_6 at LC_X32_Y22_N6
--operation mode is normal

X1L1381 = Y1_s_ir_7 & (E1_prog_data_o_7 # !Y1L6763Q) # !Y1_s_ir_7 & Y1L6763Q & E1_prog_data_o_7;


--X1L6401 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_2 at LC_X37_Y19_N8
--operation mode is normal

X1L6401 = Y1_bit_data_o_u # X1_un4_s_intblock_0 # X1_pc_inc_en_o_1_iv_i_i_o2[1];


--Y1L0343 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_2_~_DUP_COMB at LC_X39_Y19_N9
--operation mode is normal

Y1L0343 = Y1_s_reg_data_u_a[2] & Y1_acc_2;


--U1L343 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_4_~_DUP_COMB at LC_X40_Y13_N0
--operation mode is normal

U1L343 = !U1L533 & (U1_ov_o_iv_0_o2 # U1_opb_o_0_iv_0_1 $ !U1_result_a_o_iv_0_0_0_a[4]);


--Y1L159 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1__Z~_DUP_COMB at LC_X28_Y15_N6
--operation mode is normal

Y1L159 = Y1L259Q & Y1_ip_1;


--U1L642 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_2 at LC_X39_Y20_N7
--operation mode is normal

U1L642 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (Y1_s_reg_data_sn_b14_0_2 & Y1L3343 # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[3]);


--X1L223 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_5_~_DUP_COMB at LC_X31_Y17_N9
--operation mode is normal

X1L223 = X1_N_2399_i_i_o2 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & Y1L8632 & X1L623;


--Y1L6632 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_13 at LC_X32_Y22_N4
--operation mode is normal

Y1L6632 = Y1L6763Q & E1_prog_data_o_1 # !Y1L6763Q & Y1_s_ir_2 & !Y1_s_ir_3;


--X1L4081 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un88_s_instr_category_0_a2_0_a3_cZ~_DUP_COMB at LC_X31_Y20_N8
--operation mode is normal

X1L4081 = !Y1L6932 & Y1L6832 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--Y1L4083 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3_cZ~_DUP_COMB at LC_X30_Y10_N0
--operation mode is normal

Y1L4083 = !Y1_s_adr_1_iv[4] & Y1L1153 & Y1_un1_gprbit_1527_1_1_2;


--Y1L4832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_21 at LC_X33_Y23_N2
--operation mode is normal

Y1L4832 = !Y1L6763Q & (Y1_s_ir_5 # Y1_s_ir_7);


--X1L623 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a_5_~_DUP_COMB at LC_X32_Y19_N1
--operation mode is normal

X1L623 = !Y1L3632 & Y1_command_o_0 & X1_un1_un2025_s_instr_category_0_a2_1_0_a2;


--Y1L659 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_2 at LC_X29_Y18_N3
--operation mode is normal

Y1L659 = Y1L489Q # Y1_tcon_0_3 & Y1L959Q & Y1_intpre_o_1_0_a2_0_0;


--Y1L3343 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_3_~_DUP_COMB at LC_X41_Y13_N0
--operation mode is normal

Y1L3343 = Y1_acc_3 & Y1_s_reg_data_u_a[3];


--U1L533 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_4_~_DUP_COMB at LC_X43_Y14_N6
--operation mode is normal

U1L533 = U1_result_a_o_iv_0_0_a2_1_4 # U1_result_a_o_iv_0_0_a2_1[4];


--Y1L6532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_19 at LC_X32_Y23_N8
--operation mode is normal

Y1L6532 = Y1L6763Q & E1_prog_data_o_3 # !Y1L6763Q & Y1_s_ir[1];


--X1L7401 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_4 at LC_X37_Y19_N3
--operation mode is normal

X1L7401 = X1_pc_inc_en_o_0_iv_0_0 & (Y1_bit_data_o_u # X1_un4_s_intblock_0 # X1_pc_inc_en_o_1_iv_i_i_o2[1]);


--U1L742 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_4 at LC_X37_Y18_N7
--operation mode is normal

U1L742 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_0_0;


--Y1L3593 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_4 at LC_X33_Y8_N3
--operation mode is normal

Y1L3593 = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv_7[3] & Y1L0152;


--Y1L7632 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_15 at LC_X32_Y22_N3
--operation mode is normal

Y1L7632 = Y1_s_ir_3 & (E1_prog_data_o_3 # !Y1L6763Q) # !Y1_s_ir_3 & Y1L6763Q & E1_prog_data_o_3;


--X1L964 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_12 at LC_X34_Y19_N9
--operation mode is normal

X1L964 = !X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] & X1_un4_s_intblock_0_0;


--Y1L5832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_23 at LC_X34_Y23_N9
--operation mode is normal

Y1L5832 = !Y1L6763Q & Y1_s_ir_5 & Y1_s_ir_7;


--Y1L759 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_4 at LC_X33_Y18_N5
--operation mode is normal

Y1L759 = Y1L489Q # Y1L959Q & Y1_tcon_0_3 & Y1_intpre_o_1_0_a2_0_0;


--X1L8401 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_6 at LC_X39_Y20_N5
--operation mode is normal

X1L8401 = X1_un4_s_intblock_0 # Y1_bit_data_o_u # X1_pc_inc_en_o_1_iv_i_i_o2[1];


--X1L974 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4_1_~_DUP_COMB at LC_X33_Y17_N1
--operation mode is normal

X1L974 = X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_o2_3[1]);


--X1L663 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4_4_~_DUP_COMB at LC_X36_Y21_N5
--operation mode is normal

X1L663 = X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 # X1_alu_cmd_o_2_iv_0_a2_12[4] # !X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] & X1_un1_un14433_s_instr_category_1_91_i_a2_1_0;


--X1L9401 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_8 at LC_X41_Y20_N6
--operation mode is normal

X1L9401 = Y1_bit_data_o_u # X1_un4_s_intblock_0 # X1_pc_inc_en_o_1_iv_i_i_o2[1];


--Y1L4593 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_8 at LC_X33_Y11_N2
--operation mode is normal

Y1L4593 = !X1_regs_wr_en_o_3_iv_1 & Y1L0152 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv_7[3];


--Y1L4153 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_0__Z~_DUP_COMB at LC_X40_Y10_N8
--operation mode is normal

Y1L4153 = Y1_s_data_14_0_a[0] & X1_data_mux_o_2_iv_2 & Y1_s_data_9_0[0] # !Y1_s_data_14_0_a[0] & (Y1_s_data_3_0[0] # !X1_data_mux_o_2_iv_2);


--Y1L7153 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_1__Z~_DUP_COMB at LC_X36_Y12_N9
--operation mode is normal

Y1L7153 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[1] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[1]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[1];


--Y1L0253 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2__Z~_DUP_COMB at LC_X36_Y12_N2
--operation mode is normal

Y1L0253 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[2] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[2]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[2];


--Y1L3253 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_3__Z~_DUP_COMB at LC_X36_Y12_N5
--operation mode is normal

Y1L3253 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[3] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[3]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[3];


--Y1L6253 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4__Z~_DUP_COMB at LC_X31_Y4_N2
--operation mode is normal

Y1L6253 = Y1_s_data_15_0_c[4] & (Y1_s_data_10_0[4] # X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[4] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[4];


--Y1L9253 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5__Z~_DUP_COMB at LC_X31_Y10_N5
--operation mode is normal

Y1L9253 = Y1_s_data_15_0_c[5] & (Y1_s_data_10_0[5] # X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[5] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[5];


--Y1L2353 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6__Z~_DUP_COMB_2 at LC_X31_Y10_N9
--operation mode is normal

Y1L2353 = Y1_s_data_15_0_c[6] & (Y1_s_data_10_0[6] # X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[6] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[6];


--Y1L0943 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0__Z~_DUP_COMB at LC_X38_Y12_N5
--operation mode is normal

Y1L0943 = Y1_s_data_15_0_c[7] & (X1_data_mux_o_2_iv_0 # Y1_s_data_10_0[7]) # !Y1_s_data_15_0_c[7] & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[7];


--Y1L7053 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_COMB at LC_X33_Y10_N8
--operation mode is normal

Y1L7053 = Y1_rom_data_i_m[0] # !Y1_s_adr_2_iv_5[0] # !Y1_s_adr_2_iv_2_Z[0] # !Y1_s_adr_2_iv_5_a[0];


--Y1L0152 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_5__Z~_DUP_COMB at LC_X32_Y11_N7
--operation mode is normal

Y1L0152 = Y1_s_r0_m[5] # !Y1_s_adr_0_iv_5_m8_0_a2_0 # !Y1_s_adr_0_iv_5_m8_0_a2_a # !Y1_s_adr_0_iv_5_m8_0_a2_1;


--Y1L641 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0__Z~_DUP_COMB at LC_X31_Y10_N0
--operation mode is normal

Y1L641 = Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_adr_1_iv[4] & Y1_all_trans_o_5_i_o5_0_i_a2 & sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a;


--Y1L4152 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_7__Z~_DUP_COMB at LC_X33_Y12_N9
--operation mode is normal

Y1L4152 = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7];


--Y1L1153 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1__Z~_DUP_COMB_2 at LC_X32_Y13_N9
--operation mode is normal

Y1L1153 = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] & (Y1_s_adr_2_iv_i_m3[1] # !Y1_s_adr_2_iv_i_o3_1[1] # !Y1_s_adr_2_iv_i_o3_2[1]);


--Y1L4052 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_2__Z~_DUP_COMB at LC_X32_Y10_N2
--operation mode is normal

Y1L4052 = Y1_rom_data_i_m[2] # !Y1_s_adr_2_iv_5[2] # !Y1_s_adr_2_iv_5_a[2] # !Y1_s_adr_2_iv_2_Z[2];


--Y1L251 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0__Z~_DUP_COMB_2 at LC_X34_Y10_N9
--operation mode is normal

Y1L251 = Y1_s_adr_1_iv[4] & Y1_all_trans_o_5_i_o5_0_i_a2 & !Y1L0152 & Y1L3311;


--Y1L2711 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_0__Z~_DUP_COMB at LC_X37_Y22_N0
--operation mode is normal

Y1L2711 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[0] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[0];


--Y1L5663 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1__Z~_DUP_COMB at LC_X32_Y24_N0
--operation mode is normal

Y1L5663 = Y1L1763Q & (X1_un1_state_i_219 # !X1_un1_s_intblock_85_0);


--Y1L0911 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_9__Z~_DUP_COMB at LC_X37_Y16_N6
--operation mode is normal

Y1L0911 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[9] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[9];


--Y1L2911 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_10__Z~_DUP_COMB at LC_X37_Y19_N7
--operation mode is normal

Y1L2911 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[10] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[10];


--Y1L4911 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_11__Z~_DUP_COMB at LC_X41_Y19_N9
--operation mode is normal

Y1L4911 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[11] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[11];


--Y1L6622 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_5__Z~_DUP_COMB at LC_X38_Y24_N9
--operation mode is normal

Y1L6622 = Y1_s_help_11_a[5] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[5] # !Y1_s_help_11_a[5] & (Y1_s_help_11_3[5] # !Y1_s_help_11_sn_m7_i);


--Y1L1722 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_6__Z~_DUP_COMB at LC_X36_Y24_N7
--operation mode is normal

Y1L1722 = Y1_s_help_11_a[6] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[6] # !Y1_s_help_11_a[6] & (Y1_s_help_11_3[6] # !Y1_s_help_11_sn_m7_i);


--Y1L6732 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_28 at LC_X33_Y21_N2
--operation mode is normal

Y1L6732 = Y1L6763Q & E1_prog_data_o_4 # !Y1L6763Q & Y1_s_ir_4;


--Y1L8811 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_8__Z~_DUP_COMB at LC_X37_Y20_N2
--operation mode is normal

Y1L8811 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[8] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[8];


--Y1L6932 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~_DUP_COMB_16 at LC_X33_Y20_N5
--operation mode is normal

Y1L6932 = Y1L6763Q & E1_prog_data_o_7 # !Y1L6763Q & Y1_s_ir_7;


--Y1L8632 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_38 at LC_X30_Y23_N0
--operation mode is normal

Y1L8632 = Y1L6763Q & !Y1L8532 & !E1_prog_data_o_3 & E1_prog_data_o_1 # !Y1L6763Q & Y1L8532;


--Y1L5763 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3__Z~_DUP_COMB at LC_X32_Y25_N6
--operation mode is normal

Y1L5763 = X1_s_nextstate_iv_0_0 & (X1_un1_state_i_219 # !X1_state_i_m_0_0 # !X1_un1_state_i_227_0_0_8);


--Y1L6832 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_28 at LC_X33_Y21_N3
--operation mode is normal

Y1L6832 = Y1_s_ir_5 & (E1_prog_data_o_5 # !Y1L6763Q) # !Y1_s_ir_5 & Y1L6763Q & E1_prog_data_o_5;


--Y1L3632 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB_20 at LC_X31_Y22_N9
--operation mode is normal

Y1L3632 = Y1_s_ir_2 & (E1_prog_data_o_2 # !Y1L6763Q) # !Y1_s_ir_2 & Y1L6763Q & E1_prog_data_o_2;


--Y1L1332 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb_Z~_DUP_COMB at LC_X43_Y14_N7
--operation mode is normal

Y1L1332 = U1_cy_o_iv_0_a_0 # U1_cy_o_iv_0_a2_0 # !U1_opa_o_1_0_o2_s_0_0 & W1_v_lresult_1_1;


--Y1L4711 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_1__Z~_DUP_COMB at LC_X36_Y17_N5
--operation mode is normal

Y1L4711 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[1] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[1];


--Y1L6911 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_12__Z~_DUP_COMB_2 at LC_X37_Y23_N9
--operation mode is normal

Y1L6911 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[12] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[12];


--Y1L0811 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_4__Z~_DUP_COMB at LC_X41_Y20_N3
--operation mode is normal

Y1L0811 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[4] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[4];


--Y1L8911 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_13__Z~_DUP_COMB at LC_X36_Y19_N9
--operation mode is normal

Y1L8911 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[13] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[13];


--Y1L2811 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_5__Z~_DUP_COMB at LC_X37_Y17_N9
--operation mode is normal

Y1L2811 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[5] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[5];


--Y1L0021 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_14__Z~_DUP_COMB at LC_X36_Y19_N1
--operation mode is normal

Y1L0021 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[14] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[14];


--Y1L4811 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_6__Z~_DUP_COMB at LC_X41_Y17_N2
--operation mode is normal

Y1L4811 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[6] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[6];


--Y1L2021 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_15__Z~_DUP_COMB at LC_X37_Y19_N0
--operation mode is normal

Y1L2021 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[15] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[15];


--Y1L6811 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_7__Z~_DUP_COMB at LC_X37_Y16_N7
--operation mode is normal

Y1L6811 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[7] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[7];


--Y1L2932 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_24 at LC_X32_Y21_N4
--operation mode is normal

Y1L2932 = Y1L6763Q & E1_prog_data_o_6 # !Y1L6763Q & Y1_s_ir_6;


--Y1L7532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_25 at LC_X32_Y22_N2
--operation mode is normal

Y1L7532 = Y1_s_ir[1] & (E1_prog_data_o_1 # !Y1L6763Q) # !Y1_s_ir[1] & Y1L6763Q & E1_prog_data_o_1;


--Y1L8052 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_4__Z~_DUP_COMB_3 at LC_X24_Y11_N2
--operation mode is normal

Y1L8052 = !Y1_s_adr_1_iv_1[4] # !Y1_s_adr_1_iv_3[4] # !Y1_s_adr_1_iv_2[4] # !Y1_s_adr_1_iv_a[4];


--Y1L6052 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB_19 at LC_X34_Y11_N4
--operation mode is normal

Y1L6052 = !Y1_s_adr_1_iv_7_5[3] # !Y1_s_adr_1_iv_7_2[3] # !Y1_s_adr_1_iv_7_1[3] # !Y1_s_adr_1_iv_7_3[3];


--Y1L2152 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB_4 at LC_X25_Y11_N9
--operation mode is normal

Y1L2152 = Y1_s_adr_1_iv_0_a2[6] # Y1_s_adr_1_iv_0_a[6] # !Y1_s_adr_1_iv_0_0_Z[6] # !Y1_s_adr_1_iv_0_1[6];


--Y1L6711 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_2__Z~_DUP_COMB at LC_X40_Y19_N6
--operation mode is normal

Y1L6711 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[2] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[2];


--Y1L8711 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_3__Z~_DUP_COMB at LC_X40_Y20_N6
--operation mode is normal

Y1L8711 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[3] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[3];


--Y1L2633 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b11_0_a5_0_3_cZ~_DUP_COMB at LC_X40_Y11_N8
--operation mode is normal

Y1L2633 = !Y1L2052 & Y1L0152 & !Y1L4052 & !Y1L7053;


--Y1L2052 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z~_DUP_COMB_5 at LC_X39_Y9_N9
--operation mode is normal

Y1L2052 = Y1_s_adr_2_iv_i_o3_2[1] & Y1_s_adr_2_iv_i_o3_1[1] & !Y1_s_adr_2_iv_i_m3[1] # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1];


--Y1L7733 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_o5_cZ~_DUP_COMB at LC_X39_Y11_N4
--operation mode is normal

Y1L7733 = !Y1L1153 & Y1L7053;


--Y1L6101 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_1__Z~_DUP_COMB at LC_X30_Y15_N3
--operation mode is normal

Y1L6101 = Y1_s_bdata_12_0 & (Y1L7153 # !X1_regs_wr_en_o_3_iv_0) # !Y1_s_bdata_12_0 & X1_regs_wr_en_o_3_iv_0 & Y1L7153;


--Y1L7201 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_7__Z~_DUP_COMB at LC_X31_Y16_N4
--operation mode is normal

Y1L7201 = Y1L0943 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1L0943 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;


--M1L12 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rb8_0_Z~_DUP_COMB at LC_X44_Y12_N2
--operation mode is normal

M1L12 = M1_s_rxd_ff2 & (M1_s_rxd_ff0 # M1_s_rxd_ff1) # !M1_s_rxd_ff2 & M1_s_rxd_ff0 & M1_s_rxd_ff1;


--Y1L1532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0__Z~_DUP_COMB at LC_X33_Y22_N6
--operation mode is normal

Y1L1532 = Y1_s_ir_0 & Y1L6763Q & !E1_prog_data_o_0 # !Y1_s_ir_0 & (!E1_prog_data_o_0 # !Y1L6763Q);


--Y1L355 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~97 at LC_X37_Y11_N2
--operation mode is normal

Y1L355 = Y1_s_adr_1_iv_7[3] & !Y1L0943 # !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_s_bdata_12_0;


--Y1L455 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~99 at LC_X37_Y11_N9
--operation mode is normal

Y1L455 = Y1_s_adr_1_iv_7[3] & Y1L0943 # !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0;


--Y1L245 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~101 at LC_X35_Y10_N2
--operation mode is normal

Y1L245 = Y1_s_adr_1_iv_7[3] & !Y1L0253 # !Y1_s_adr_1_iv_7[3] & !Y1_s_bdata_12_0 & Y1_psw_31_0_iv_0_a2_7_1[3];


--Y1L345 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~103 at LC_X38_Y10_N5
--operation mode is normal

Y1L345 = Y1_s_adr_1_iv_7[3] & Y1L0253 # !Y1_s_adr_1_iv_7[3] & Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0;


--Y1L5553 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7__Z~5 at LC_X31_Y10_N3
--operation mode is normal

Y1L5553 = Y1_G_369_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_scon_0_7) # !Y1_G_369_0 & Y1_scon_0_7;


--Y1L7951 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~3 at LC_X27_Y10_N5
--operation mode is normal

Y1L7951 = Y1_psw_31_1[1] & (Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_c_s & !Y1_un1_regs_wr_en_i_6_i_o2_d_s);


--Y1L8951 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~5 at LC_X27_Y10_N6
--operation mode is normal

Y1L8951 = !Y1_psw_31_1_513_0_a2 & Y1_psw_31_2[7] & !Y1L1061 & Y1L7951;


--Y1L9951 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~7 at LC_X27_Y9_N8
--operation mode is normal

Y1L9951 = Y1_un1_gprbit_1528_46_0_a2_0_s & !Y1L6524 & (Y1L6253 # !Y1_un1_gprbit_1527_27_0_a2) # !Y1_un1_gprbit_1528_46_0_a2_0_s & (Y1L6253 # !Y1_un1_gprbit_1527_27_0_a2);


--U1L511 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~1 at LC_X37_Y21_N9
--operation mode is normal

U1L511 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_2_iv_0_a2_0;


--Y1L1493 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i_cZ~1 at LC_X32_Y15_N1
--operation mode is normal

Y1L1493 = Y1L4152 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv_7[3] & Y1L0152;


--W1L34 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~5 at LC_X42_Y20_N1
--operation mode is normal

W1L34 = Y1_s_reg_data_u_5 & U1_opb_o_0_iv_0_a2_3_0;


--W1L44 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~7 at LC_X39_Y16_N5
--operation mode is normal

W1L44 = W1L64 & (U1_opb_o_0_iv_0_1 # U1_opa_o_1_0_0) # !W1L64 & W1L54 & (U1_opb_o_0_iv_0_1 # !U1_opa_o_1_0_0);


--Y1L1971 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2_a_4_~1 at LC_X27_Y15_N7
--operation mode is normal

Y1L1971 = !X1_adr_mux_o_2_iv_9[1] & X1_adr_mux_o_2_iv_5[0] & !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_6[3];


--X1L594 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_1_1_~1 at LC_X32_Y23_N6
--operation mode is normal

X1L594 = Y1L1763Q & Y1L3632 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & !Y1_command_o_3;


--Y1L6624 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2_cZ~1 at LC_X29_Y13_N4
--operation mode is normal

Y1L6624 = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1L7624 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2_cZ~3 at LC_X30_Y12_N5
--operation mode is normal

Y1L7624 = !Y1L1153 & Y1L4152;


--U1L481 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_a2_1_0_~1 at LC_X40_Y19_N7
--operation mode is normal

U1L481 = X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] & (X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] # !X1_un4_s_intblock_0_0);


--U1L122 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0_0_~1 at LC_X39_Y18_N1
--operation mode is normal

U1L122 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ !X1_alu_cmd_o_2_iv_i_i_0);


--X1L385 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7_0_~1 at LC_X38_Y22_N1
--operation mode is normal

X1L385 = X1_N_2438_i_i_o2 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & !X1_un4_s_intblock_0 & X1L8971;


--X1L485 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7_0_~3 at LC_X37_Y21_N0
--operation mode is normal

X1L485 = X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & (Y1L6763Q & E1_prog_data_o_4 # !Y1L6763Q & Y1_s_ir_4);


--Y1L6703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~1 at LC_X31_Y6_N5
--operation mode is normal

Y1L6703 = Y1L6463Q & (Y1L5742Q # N1_s_counth1_2) # !Y1L6463Q & !Y1L5742Q & N1_s_counth1_2;


--Y1L7703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~3 at LC_X30_Y5_N4
--operation mode is normal

Y1L7703 = Y1L3842Q & Y1L6762Q # !Y1L3842Q & Y1L6262Q;


--Y1L8703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~5 at LC_X30_Y6_N0
--operation mode is normal

Y1L8703 = Y1L1842Q & Y1L6452Q # !Y1L1842Q & Y1L1252Q;


--Y1L9703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~9 at LC_X30_Y6_N1
--operation mode is normal

Y1L9703 = Y1L9942Q & (Y1L8942Q # Y1L7703) # !Y1L9942Q & !Y1L8942Q & Y1L8703;


--Y1L61 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368_cZ~1 at LC_X33_Y9_N8
--operation mode is normal

Y1L61 = !Y1_s_adr_1_iv_7[3] & Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L0152;


--Y1L0283 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10_cZ~1 at LC_X36_Y11_N5
--operation mode is normal

Y1L0283 = X1_regs_wr_en_o_3_iv_0 & Y1L1153 & Y1_s_adr_1_iv_0_0 & !X1_regs_wr_en_o_3_iv_1;


--Y1L1283 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10_cZ~3 at LC_X36_Y11_N1
--operation mode is normal

Y1L1283 = Y1L0152 & !Y1_s_adr_1_iv_7[3] & !Y1L4152 & Y1L4052;


--U1L503 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_0_~1 at LC_X37_Y18_N1
--operation mode is normal

U1L503 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_3_iv_0 & E1_prog_data_o_0 # !X1_alu_cmd_o_3_iv_0 & Y1_s_reg_data_u_0);


--Y1L8024 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a_cZ~1 at LC_X34_Y10_N0
--operation mode is normal

Y1L8024 = Y1L9024 & (!X1_un1_s_intblock_111 # !X1_regs_wr_en_o_3_iv_11[2] # !X1_regs_wr_en_o_3_iv_12[2]);


--Y1L13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s_cZ~1 at LC_X25_Y11_N6
--operation mode is normal

Y1L13 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1L4152 & Y1L1153;


--U1L16 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0_~1 at LC_X35_Y18_N9
--operation mode is normal

U1L16 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_0_0 & !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !X1_alu_cmd_o_2_iv_0_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--U1L26 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0_~3 at LC_X35_Y18_N6
--operation mode is normal

U1L26 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_0_0);


--Y1L2704 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_cZ~9 at LC_X36_Y9_N0
--operation mode is normal

Y1L2704 = Y1L1153 & Y1_s_adr_1_iv_0_0 & !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_7[3];


--Y1L3704 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_cZ~11 at LC_X33_Y8_N1
--operation mode is normal

Y1L3704 = !Y1L4052 & Y1L4152 & !Y1L7053 & !Y1L0152;


--Y1L4704 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_cZ~13 at LC_X33_Y6_N7
--operation mode is normal

Y1L4704 = !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_67_0_o4 # !X1_regs_wr_en_o_2_iv_0);


--Y1L379 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a_cZ~1 at LC_X29_Y17_N0
--operation mode is normal

Y1L379 = Y1_un1_s_reti # !Y1L6763Q & Y1_intblock_o;


--Y1L479 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a_cZ~3 at LC_X30_Y14_N3
--operation mode is normal

Y1L479 = Y1L4152 & Y1_s_adr_1_iv_0_0;


--X1L02 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2413_i_i_o2_cZ~1 at LC_X32_Y18_N8
--operation mode is normal

X1L02 = !E1_prog_data_o_6 & E1_prog_data_o_5;


--X1L464 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~37 at LC_X36_Y17_N1
--operation mode is normal

X1L464 = !X1_alu_cmd_o_2_iv_i_o2_7_0[1] & X1_alu_cmd_o_2_iv_i_i_o2_4[1] & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1L055);


--Y1L8011 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_0_a5_i_o2~1 at LC_X31_Y17_N2
--operation mode is normal

Y1L8011 = !X1_adr_mux_o_2_iv_9[1] & !X1_adr_mux_o_2_iv_6[3];


--U1L121 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a_0_~1 at LC_X33_Y16_N5
--operation mode is normal

U1L121 = !X1_un4_s_intblock_0 & !Y1_command_o_3;


--X1L452 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~1 at LC_X36_Y21_N7
--operation mode is normal

X1L452 = !X1_alu_cmd_o_2_iv_0_a2_12[4] & !X1_alu_cmd_o_2_iv_0_a2_10[4] & !X1_alu_cmd_o_2_iv_0_o2_3_4[4] & !X1_alu_cmd_o_2_iv_i_i_a2_11[2];


--W1L54 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~9 at LC_X39_Y16_N9
--operation mode is normal

W1L54 = !U1_addsub_o_1_rom_x & V1_v_result_2_carry_4;


--W1L64 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~11 at LC_X39_Y16_N4
--operation mode is normal

W1L64 = U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4;


--Y1L3331 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a_0_~1 at LC_X38_Y22_N5
--operation mode is normal

Y1L3331 = Y1_pc[0] & (Y1L8422Q # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[0] & X1_pc_inc_en_o_0_iv_0_0 & Y1L8422Q;


--Y1L748 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~108 at LC_X39_Y10_N5
--operation mode is normal

Y1L748 = Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L7053;


--Y1L848 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~110 at LC_X39_Y10_N6
--operation mode is normal

Y1L848 = Y1_s_adr_1_iv_0_0 & !Y1L9253 # !Y1_s_adr_1_iv_0_0 & !Y1_s_bdata_12_0 & Y1L748;


--Y1L948 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~112 at LC_X39_Y10_N4
--operation mode is normal

Y1L948 = Y1_s_adr_1_iv_0_0 & Y1L9253 # !Y1_s_adr_1_iv_0_0 & Y1_s_bdata_12_0 & Y1L748;


--X1L911 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un2025_s_instr_category_0_a2_1_0_a2~1 at LC_X36_Y24_N0
--operation mode is normal

X1L911 = !Y1L2622Q & !Y1L3522Q;


--Y1L2773 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z~2 at LC_X39_Y12_N6
--operation mode is normal

Y1L2773 = Y1_un1_gprbit_1527_4_i_2 & !Y1_s_adr_1_iv_7[3] & Y1_gprbit_1527_i_0_i_a3_0_a2;


--X1L8701 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~1 at LC_X35_Y20_N8
--operation mode is normal

X1L8701 = X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] # Y1L1763Q & X1_un1_state_i_34_0_a2_2_0;


--X1L9701 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~3 at LC_X37_Y14_N8
--operation mode is normal

X1L9701 = X1_un4_s_intblock_0_0 & Y1L6663Q & Y1_bit_data_o_u & X1_un1_state_i_19_0_a2_2;


--X1L0801 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~5 at LC_X36_Y20_N1
--operation mode is normal

X1L0801 = X1_un4_s_intblock_0 & Y1_state_o_0 # !X1_un4_s_intblock_0 & X1L8701;


--X1L1801 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~7 at LC_X36_Y20_N9
--operation mode is normal

X1L1801 = X1_un4_s_intblock_0 & !Y1_state_o_0;


--Y1L2643 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0~2 at LC_X39_Y9_N3
--operation mode is normal

Y1L2643 = Y1_all_trans_o_5_i_o5_0_i_a2 & (Y1L1153 $ !Y1L4052);


--Y1L656 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~61 at LC_X24_Y12_N3
--operation mode is normal

Y1L656 = Y1L1153 & Y1L4052 & Y1L7053;


--Y1L756 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~63 at LC_X24_Y12_N4
--operation mode is normal

Y1L756 = Y1L0152 & !Y1L9253 # !Y1L0152 & !Y1_s_bdata_12_0 & Y1L656;


--Y1L856 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~65 at LC_X24_Y12_N5
--operation mode is normal

Y1L856 = Y1L0152 & Y1L9253 # !Y1L0152 & Y1_s_bdata_12_0 & Y1L656;


--Y1L394 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~63 at LC_X38_Y10_N1
--operation mode is normal

Y1L394 = Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L7053;


--Y1L494 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~65 at LC_X38_Y10_N2
--operation mode is normal

Y1L494 = X1_regs_wr_en_o_3_iv_0 & !Y1L9253 # !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 & Y1L394;


--Y1L594 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~67 at LC_X38_Y10_N7
--operation mode is normal

Y1L594 = X1_regs_wr_en_o_3_iv_0 & Y1L9253 # !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0 & Y1L394;


--Y1L272 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]~9 at LC_X35_Y14_N6
--operation mode is normal

Y1L272 = Y1_un1_gprbit_1527_25_0_a3_a & !Y1L0152 & !Y1L7053;


--Y1L8712 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_i_m_1_~1 at LC_X30_Y13_N4
--operation mode is normal

Y1L8712 = Y1_s_adr_2_iv_2_Z[0] & Y1_s_adr_2_iv_5[0] & !Y1L8053 & Y1_s_adr_2_iv_5_a[0];


--Y1L6824 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_cZ~5 at LC_X26_Y12_N2
--operation mode is normal

Y1L6824 = Y1_s_bdata_12_0_a & X1_bdata_mux_o_2_iv_0_0_0_0;


--Y1L954 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~132 at LC_X32_Y7_N4
--operation mode is normal

Y1L954 = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_97_0_a2_0_2 # Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1527_97_0_a) # !Y1_un1_gprbit_1527_53_0_a4 & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1527_97_0_a;


--Y1L064 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~134 at LC_X32_Y4_N9
--operation mode is normal

Y1L064 = !Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1L164 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~136 at LC_X31_Y4_N3
--operation mode is normal

Y1L164 = Y1_s_adr_1_iv[4] & !Y1L6253 # !Y1_s_adr_1_iv[4] & !Y1_s_bdata_12_0 & Y1L064;


--Y1L264 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~138 at LC_X31_Y4_N6
--operation mode is normal

Y1L264 = Y1_s_adr_1_iv[4] & Y1L6253 # !Y1_s_adr_1_iv[4] & Y1_s_bdata_12_0 & Y1L064;


--Y1L029 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_0__Z~3 at LC_X34_Y8_N2
--operation mode is normal

Y1L029 = Y1_s_adr_1_iv[4] & !Y1L4153 # !Y1_s_adr_1_iv[4] & !Y1_s_bdata_12_0 & Y1_un92_s_adr_5_i_i_o3;


--Y1L262 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7~2 at LC_X33_Y15_N7
--operation mode is normal

Y1L262 = Y1L7053 & Y1_un1_gprbit_1527_35_0_a3_a & !Y1L0152;


--Y1L777 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_2__Z~4 at LC_X36_Y5_N5
--operation mode is normal

Y1L777 = Y1_s_adr_1_iv[4] & !Y1L0253 # !Y1_s_adr_1_iv[4] & !Y1_s_bdata_12_0 & Y1_psw_31_0_iv_0_a2_7_1[3];


--Y1L308 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~79 at LC_X36_Y10_N2
--operation mode is normal

Y1L308 = Y1_s_adr_1_iv_0_0 & !Y1L2353 # !Y1_s_adr_1_iv_0_0 & !Y1_s_bdata_12_0 & Y1_un1_gprbit_1527_4_i_2;


--Y1L408 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~81 at LC_X36_Y11_N4
--operation mode is normal

Y1L408 = Y1_s_adr_1_iv_0_0 & Y1L2353 # !Y1_s_adr_1_iv_0_0 & Y1_s_bdata_12_0 & Y1_un1_gprbit_1527_4_i_2;


--Y1L6814 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_109~1 at LC_X33_Y15_N6
--operation mode is normal

Y1L6814 = !Y1L7053 & Y1L4152;


--Y1L307 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~56 at LC_X33_Y10_N9
--operation mode is normal

Y1L307 = Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1L7053;


--Y1L407 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~58 at LC_X36_Y10_N0
--operation mode is normal

Y1L407 = Y1L0152 & !Y1L9253 # !Y1L0152 & !Y1_s_bdata_12_0 & Y1L307;


--Y1L507 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~60 at LC_X35_Y10_N6
--operation mode is normal

Y1L507 = Y1L0152 & Y1L9253 # !Y1L0152 & Y1_s_bdata_12_0 & Y1L307;


--Y1L9024 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a_cZ~3 at LC_X34_Y12_N3
--operation mode is normal

Y1L9024 = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0;


--R1L9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un9_v_tmpda1_c1_0~1 at LC_X36_Y14_N9
--operation mode is normal

R1L9 = !X1_alu_cmd_o_3_iv_0 & (Y1_acc_1 # Y1_acc_2);


--W1L61 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0_0~1 at LC_X40_Y17_N9
--operation mode is normal

W1L61 = U1_opb_o_0_iv_0_2 & (U1_opb_o_0_iv_0_1 $ U1_opa_o_1_0_0);


--W1L71 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0_0~3 at LC_X39_Y14_N7
--operation mode is normal

W1L71 = U1_opb_o_0_iv_0_2 & U1_opb_o_0_iv_0_1 & U1_opa_o_1_0_0;


--U1L45 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~7 at LC_X36_Y20_N6
--operation mode is normal

U1L45 = !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--Y1L5781 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~1 at LC_X34_Y17_N9
--operation mode is normal

Y1L5781 = !X1_bdata_mux_o_1_iv_0_0_a2_0 & !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0;


--Y1L6781 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~3 at LC_X34_Y17_N2
--operation mode is normal

Y1L6781 = !X1_bdata_mux_o_1_iv_0_0_a2_0 & X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & !X1_un131_state_0_a2_4_2_a & U1_result_a_o_iv_0_0_2_m5_0_a2;


--Y1L7781 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~5 at LC_X34_Y17_N4
--operation mode is normal

Y1L7781 = U1_result_a_o_iv_0_0_0 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 & U1_result_a_o_iv_0_0_1_m5_0_a2 & X1L499;


--Y1L8781 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~7 at LC_X34_Y17_N5
--operation mode is normal

Y1L8781 = !U1L483 & U1_result_a_o_iv_0_0_5;


--X1L614 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_2_~1 at LC_X33_Y18_N8
--operation mode is normal

X1L614 = X1_un4_s_intblock_0_0 & Y1L6663Q & (X1_un4_s_intblock_0 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1L714 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_2_~3 at LC_X33_Y18_N4
--operation mode is normal

X1L714 = Y1L6663Q & !X1_un4_s_intblock_0 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--Y1L9631 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_11_~1 at LC_X41_Y19_N2
--operation mode is normal

Y1L9631 = !X1_un4_s_intblock_0 & !Y1_bit_data_o_u & !X1_pc_inc_en_o_1_iv_i_i_o2[1];


--Y1L0731 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_11_~3 at LC_X41_Y19_N1
--operation mode is normal

Y1L0731 = Y1_un33_pc_comb_add11 & (Y1_s_help16[11] # !X1_pc_inc_en_o_2_iv_0) # !Y1_un33_pc_comb_add11 & Y1_s_help16[11] & X1_pc_inc_en_o_2_iv_0;


--Y1L1731 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_11_~5 at LC_X41_Y19_N0
--operation mode is normal

Y1L1731 = Y1_s_help_3 & (Y1_s_help16[11] # !X1_pc_inc_en_o_2_iv_0) # !Y1_s_help_3 & Y1_s_help16[11] & X1_pc_inc_en_o_2_iv_0;


--X1L515 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1_2_~1 at LC_X31_Y19_N8
--operation mode is normal

X1L515 = Y1L7532 & !Y1L3632 & Y1_command_o_0;


--X1L615 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1_2_~3 at LC_X31_Y19_N3
--operation mode is normal

X1L615 = Y1L6763Q & E1_prog_data_o_6 & !Y1L0932 & !E1_prog_data_o_7 # !Y1L6763Q & Y1L0932;


--Y1L176 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_4__Z~3 at LC_X32_Y3_N5
--operation mode is normal

Y1L176 = Y1L0152 # Y1L7053;


--Y1L276 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_4__Z~5 at LC_X32_Y3_N7
--operation mode is normal

Y1L276 = Y1L356Q & (Y1L6253 # !Y1L0152) # !Y1L356Q & Y1L0152 & Y1L6253;


--X1L282 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~9 at LC_X33_Y17_N8
--operation mode is normal

X1L282 = Y1L6763Q & Y1L1763Q;


--X1L382 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~11 at LC_X33_Y24_N7
--operation mode is normal

X1L382 = Y1_s_ir_5 & !Y1L6763Q & !Y1_s_ir_3 & Y1L1763Q;


--Y1L163 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_1__Z~3 at LC_X36_Y9_N8
--operation mode is normal

Y1L163 = Y1L1153 & !Y1L0152;


--Y1L263 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_1__Z~5 at LC_X36_Y9_N2
--operation mode is normal

Y1L263 = Y1L543Q & (Y1L7153 # !Y1L0152) # !Y1L543Q & Y1L7153 & Y1L0152;


--Y1L015 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_4__Z~3 at LC_X38_Y7_N8
--operation mode is normal

Y1L015 = X1_regs_wr_en_o_3_iv_0 # Y1L7053;


--Y1L115 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_4__Z~5 at LC_X38_Y8_N1
--operation mode is normal

Y1L115 = X1_regs_wr_en_o_3_iv_12[1] & (X1_un1_s_intblock_111 & Y1L6253 # !X1_un1_s_intblock_111 & Y1L094Q) # !X1_regs_wr_en_o_3_iv_12[1] & Y1L094Q;


--Y1L2614 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i_cZ~1 at LC_X28_Y14_N9
--operation mode is normal

Y1L2614 = Y1L3614 & Y1_s_adr_1_iv_0_0 & Y1L4152;


--Y1L3614 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i_cZ~3 at LC_X28_Y14_N4
--operation mode is normal

Y1L3614 = Y1L1153 & X1_regs_wr_en_o_3_iv_0 & !X1_regs_wr_en_o_3_iv_1 # !Y1L1153 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--X1L01 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~7 at LC_X33_Y21_N6
--operation mode is normal

X1L01 = Y1L6763Q & E1_prog_data_o_4;


--X1L11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~9 at LC_X34_Y23_N3
--operation mode is normal

X1L11 = !Y1L6763Q & Y1_s_ir_4 & !Y1_s_ir_7;


--Y1L763 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_3__Z~3 at LC_X39_Y10_N0
--operation mode is normal

Y1L763 = Y1L0152 # Y1L1153;


--Y1L863 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_3__Z~5 at LC_X39_Y10_N8
--operation mode is normal

Y1L863 = Y1L943Q & (Y1L3253 # !Y1L0152) # !Y1L943Q & Y1L3253 & Y1L0152;


--X1L242 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a_0_~1 at LC_X32_Y25_N0
--operation mode is normal

X1L242 = Y1L6763Q & !E1_prog_data_o_4 & !Y1L4732 & !E1_prog_data_o_6;


--X1L342 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a_0_~5 at LC_X31_Y23_N6
--operation mode is normal

X1L342 = !Y1L6763Q & !Y1_s_ir_7 & !Y1L4732;


--Y1L855 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_1__Z~3 at LC_X38_Y11_N5
--operation mode is normal

Y1L855 = !Y1_s_adr_1_iv_7[3] & Y1L1153;


--Y1L955 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_1__Z~5 at LC_X38_Y11_N1
--operation mode is normal

Y1L955 = Y1L935Q & (Y1L7153 # !Y1_s_adr_1_iv_7[3]) # !Y1L935Q & Y1_s_adr_1_iv_7[3] & Y1L7153;


--Y1L365 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_3__Z~4 at LC_X33_Y6_N4
--operation mode is normal

Y1L365 = Y1L1153 # Y1_s_adr_1_iv_7[3];


--Y1L465 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_3__Z~6 at LC_X37_Y8_N4
--operation mode is normal

Y1L465 = Y1L3253 & (Y1_s_adr_1_iv_7[3] # Y1L545Q) # !Y1L3253 & !Y1_s_adr_1_iv_7[3] & Y1L545Q;


--Y1L635 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~109 at LC_X37_Y11_N6
--operation mode is normal

Y1L635 = Y1_s_adr_1_iv_7[3] & !Y1L4153 # !Y1_s_adr_1_iv_7[3] & Y1_un92_s_adr_5_i_i_o3 & !Y1_s_bdata_12_0;


--Y1L735 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~111 at LC_X37_Y11_N4
--operation mode is normal

Y1L735 = Y1_s_adr_1_iv_7[3] & Y1L4153 # !Y1_s_adr_1_iv_7[3] & Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0;


--Y1L765 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_4__Z~4 at LC_X38_Y9_N2
--operation mode is normal

Y1L765 = Y1L7053 # Y1_s_adr_1_iv_7[3];


--Y1L865 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_4__Z~6 at LC_X38_Y8_N3
--operation mode is normal

Y1L865 = Y1L745Q & (Y1L6253 # !Y1_s_adr_1_iv_7[3]) # !Y1L745Q & Y1L6253 & Y1_s_adr_1_iv_7[3];


--Y1L1424 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2_cZ~1 at LC_X29_Y12_N2
--operation mode is normal

Y1L1424 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1L4152 & Y1L1153;


--Y1L2424 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2_cZ~3 at LC_X29_Y12_N0
--operation mode is normal

Y1L2424 = !Y1_rom_data_i_m[0] & Y1_s_adr_2_iv_5_a[0] & Y1_s_adr_2_iv_2_Z[0];


--Y1L5393 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_51~1 at LC_X32_Y15_N7
--operation mode is normal

Y1L5393 = Y1_un1_gprbit_1527_41_0_a4 & X1_regs_wr_en_o_3_iv_0 & Y1_un1_s_adr_9_1;


--Y1L6393 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_51~3 at LC_X32_Y15_N0
--operation mode is normal

Y1L6393 = Y1L4152 & Y1L7053 & Y1L4052 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1L5183 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_7_1_0_i_2_0_i_a3_cZ~1 at LC_X31_Y8_N5
--operation mode is normal

Y1L5183 = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0;


--Y1L3214 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~3 at LC_X28_Y8_N2
--operation mode is normal

Y1L3214 = !Y1_s_adr_1_iv_0_0 & !Y1L4152 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1L2134 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c_7_~1 at LC_X28_Y11_N5
--operation mode is normal

Y1L2134 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_psw_o_7 & Y1_s_adr_1_iv_7[3] & Y1L1153;


--Y1L3134 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c_7_~3 at LC_X30_Y11_N0
--operation mode is normal

Y1L3134 = !Y1L0152 & !Y1_s_adr_1_iv[4] & !Y1_s_adr_1_iv_0_0;


--Y1L605 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_3__Z~3 at LC_X35_Y9_N4
--operation mode is normal

Y1L605 = Y1L1153 # X1_regs_wr_en_o_3_iv_0;


--Y1L705 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_3__Z~5 at LC_X38_Y10_N0
--operation mode is normal

Y1L705 = X1_regs_wr_en_o_3_iv_12[1] & (X1_un1_s_intblock_111 & Y1L3253 # !X1_un1_s_intblock_111 & Y1_gprbit_4[3]) # !X1_regs_wr_en_o_3_iv_12[1] & Y1_gprbit_4[3];


--Y1L8693 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_57~1 at LC_X28_Y13_N7
--operation mode is normal

Y1L8693 = Y1L7053 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1L4152;


--Y1L658 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_1__Z~3 at LC_X39_Y11_N3
--operation mode is normal

Y1L658 = Y1L1153 & !Y1_s_adr_1_iv_0_0;


--Y1L758 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_1__Z~5 at LC_X39_Y11_N0
--operation mode is normal

Y1L758 = Y1_gprbit_13[1] & (Y1L7153 # !Y1_s_adr_1_iv_0_0) # !Y1_gprbit_13[1] & Y1L7153 & Y1_s_adr_1_iv_0_0;


--A1L09 is d_m6_0_a3_a_cZ~1 at LC_X41_Y16_N4
--operation mode is normal

A1L09 = X1_alu_cmd_o_2_iv_i_i_0 & Y1_s_reg_data_u_5 & !U1_op_a_o_iv_0_0_o2_3[0];


--A1L19 is d_m6_0_a3_a_cZ~3 at LC_X40_Y13_N4
--operation mode is normal

A1L19 = U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_2 # !U1_alu_cmd_o_1_3_0__rom_0) # !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_2 & U1_alu_cmd_o_1_3_0__rom_0;


--Y1L813 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_5__Z~4 at LC_X31_Y9_N7
--operation mode is normal

Y1L813 = Y1L7053 & !Y1L0152;


--Y1L913 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_5__Z~6 at LC_X31_Y9_N0
--operation mode is normal

Y1L913 = Y1L103Q & (Y1L9253 # !Y1L0152) # !Y1L103Q & Y1L9253 & Y1L0152;


--Y1L218 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_3__Z~3 at LC_X33_Y5_N0
--operation mode is normal

Y1L218 = Y1_s_adr_1_iv_0_0 # Y1L1153;


--Y1L318 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_3__Z~5 at LC_X37_Y8_N1
--operation mode is normal

Y1L318 = Y1_gprbit_12[3] & (Y1L3253 # !Y1_s_adr_1_iv_0_0) # !Y1_gprbit_12[3] & Y1L3253 & Y1_s_adr_1_iv_0_0;


--Y1L168 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_3__Z~3 at LC_X33_Y7_N0
--operation mode is normal

Y1L168 = Y1L1153 # Y1_s_adr_1_iv_0_0;


--Y1L268 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_3__Z~5 at LC_X37_Y12_N1
--operation mode is normal

Y1L268 = Y1_gprbit_13[3] & (Y1L3253 # !Y1_s_adr_1_iv_0_0) # !Y1_gprbit_13[3] & Y1L3253 & Y1_s_adr_1_iv_0_0;


--Y1L518 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_4__Z~4 at LC_X36_Y8_N3
--operation mode is normal

Y1L518 = Y1L7053 # Y1_s_adr_1_iv_0_0;


--Y1L618 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_4__Z~6 at LC_X34_Y4_N4
--operation mode is normal

Y1L618 = Y1_gprbit_12[4] & (Y1L6253 # !Y1_s_adr_1_iv_0_0) # !Y1_gprbit_12[4] & Y1L6253 & Y1_s_adr_1_iv_0_0;


--Y1L4312 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~1 at LC_X31_Y17_N0
--operation mode is normal

Y1L4312 = X1_data_mux_o_2_iv_2 & (!X1_data_mux_o_1_iv_0_0 # !U1_result_a_o_iv_0_0_a2_1_4) # !X1_data_mux_o_2_iv_2 & !Y1_acc_2 & X1_data_mux_o_1_iv_0_0;


--Y1L5312 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~3 at LC_X31_Y17_N7
--operation mode is normal

Y1L5312 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_2 # Y1_acc_2);


--Y1L6312 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~5 at LC_X21_Y29_N2
--operation mode is normal

Y1L6312 = EB1_address_reg_a[0] & EB1_ram_block1a14 # !EB1_address_reg_a[0] & EB1_ram_block1a6;


--Y1L7312 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~7 at LC_X31_Y17_N4
--operation mode is normal

Y1L7312 = Y1L5312 & (U1_cy_o_0_iv_0_o2_0_0 # !Y1L4312) # !Y1L5312 & Y1L6312 & !Y1L4312;


--Y1L8312 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~9 at LC_X31_Y17_N1
--operation mode is normal

Y1L8312 = Y1L5312 & Y1L4312;


--U1L371 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_3_~1 at LC_X37_Y15_N7
--operation mode is normal

U1L371 = U1_op_b_o_1_0_o2_0_2[0] & !U1_op_b_o_1_0_a2_1[0] & (U1_op_b_o_1_0_o2_a[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--U1L863 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~1 at LC_X39_Y16_N1
--operation mode is normal

U1L863 = T1_result_o_7_a[5] & (T1_result_o_5[5] # !T1_result_o_sn_m9) # !T1_result_o_7_a[5] & T1_result_o_sn_m9 & T1_result_o_5[5];


--U1L963 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~3 at LC_X38_Y20_N5
--operation mode is normal

U1L963 = U1_opa_o_1_0_1 $ (W1L34 # E1_prog_data_o_5 & !U1_opb_o_0_iv_0_o2_0);


--U1L073 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~5 at LC_X40_Y17_N2
--operation mode is normal

U1L073 = U1_opa_o_1_0_0 & U1_addsub_o_1_rom_x & (U1_opb_o_0_iv_0_1 # !V1_un3_v_result_carry_4) # !U1_opa_o_1_0_0 & U1_opb_o_0_iv_0_1 & (!V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x);


--U1L173 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~7 at LC_X39_Y16_N8
--operation mode is normal

U1L173 = !U1_ov_o_iv_0_o2 & (U1L963 $ (U1L073 # W1L44));


--U1L273 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~9 at LC_X39_Y16_N3
--operation mode is normal

U1L273 = U1_result_a_o_iv_0_0_a2_1[5] # !U1_cy_o_0_iv_0_o2_0_0 & T1_result_o_sn_m13 & U1L863;


--U1L373 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~11 at LC_X39_Y16_N2
--operation mode is normal

U1L373 = !U1_result_a_o_iv_0_0_a2_1[5] & (U1_cy_o_0_iv_0_o2_0_0 # T1_result_o_sn_m13 & !U1L863);


--T1L421 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5_0~1 at LC_X39_Y15_N0
--operation mode is normal

T1L421 = T1_I_4 & T1_I_1 & T1_I_3 & T1_I_2;


--T1L521 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5_0~3 at LC_X39_Y15_N4
--operation mode is normal

T1L521 = T1_I_7 & T1_I_6 & T1_I_5;


--T1L621 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5_0~5 at LC_X38_Y15_N2
--operation mode is normal

T1L621 = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom_1_x & U1_alu_cmd_o_1_3_0__rom_0;


--W1L43 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_2_~1 at LC_X39_Y13_N7
--operation mode is normal

W1L43 = U1_opa_o_1_0_3 & U1_addsub_o_1_rom_x # !U1_opa_o_1_0_3 & U1_opb_o_0_iv_0_0_6;


--W1L53 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_2_~3 at LC_X38_Y14_N3
--operation mode is normal

W1L53 = U1_addsub_o_1_rom_x & (!U1_opb_o_0_iv_0_0_6 # !U1_opa_o_1_0_3) # !U1_addsub_o_1_rom_x & U1_opa_o_1_0_3 & !U1_opb_o_0_iv_0_0_6;


--X1L226 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_3_~1 at LC_X31_Y18_N8
--operation mode is normal

X1L226 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & !X1_un1_state_i_39_0_0_o2_0_o2 & X1_N_2380_i_i_o2;


--R1L3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|p_calc_adjst_1_un33_v_cy~1 at LC_X43_Y18_N6
--operation mode is normal

R1L3 = Y1_acc_5 & !R1_un28_v_tmpda_c1_a & Y1_acc_6 & R1_un17_v_tmpda_anc2_a # !Y1_acc_5 & R1_un28_v_tmpda_c1_a & !Y1_acc_6;


--R1L4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|p_calc_adjst_1_un33_v_cy~3 at LC_X43_Y18_N9
--operation mode is normal

R1L4 = Y1_acc_5 & !R1_un17_v_tmpda_anc2_a & Y1_acc_6 & R1_un28_v_tmpda_c1_a;


--R1L5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|p_calc_adjst_1_un33_v_cy~5 at LC_X43_Y18_N7
--operation mode is normal

R1L5 = Y1_acc_7 & !R1L3;


--U1L69 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_6_~1 at LC_X41_Y14_N8
--operation mode is normal

U1L69 = X1_alu_cmd_o_2_iv_i_i_0 & Y1_s_reg_data_u_6 & !U1_op_a_o_iv_0_0_o2_3[0];


--U1L79 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_6_~3 at LC_X42_Y14_N2
--operation mode is normal

U1L79 = E1_prog_data_o_6 & (U1_op_a_o_iv_0_0_a2_2[0] # U1L611 & U1L551);


--X1L122 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_1_~1 at LC_X31_Y22_N2
--operation mode is normal

X1L122 = !E1_prog_data_o_2 & E1_prog_data_o_6 & !E1_prog_data_o_3;


--X1L222 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_1_~3 at LC_X31_Y23_N3
--operation mode is normal

X1L222 = !Y1_s_ir_2 & !Y1_s_ir_3 & Y1_s_ir_6;


--X1L199 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2_a~1 at LC_X39_Y15_N6
--operation mode is normal

X1L199 = !T1_result_o_sn_m13 & !U1_cy_o_0_iv_0_o2_0_0;


--X1L299 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2_a~3 at LC_X39_Y15_N8
--operation mode is normal

X1L299 = !U1_cy_o_0_iv_0_o2_0_0 & T1_result_o_sn_m13 & (T1_result_o_7_6 # T1_result_o_7_3);


--X1L399 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2_a~5 at LC_X39_Y15_N7
--operation mode is normal

X1L399 = U1_result_a_o_iv_0_0_3_m5_0_a2_0_a & X1L199 & T1_result_o_sn_m5 # !U1_result_a_o_iv_0_0_3_m5_0_a2_0_a & (U1_cy_o_0_iv_0_a2_4_0 # X1L199 & T1_result_o_sn_m5);


--Y1L0293 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0_cZ~1 at LC_X32_Y11_N1
--operation mode is normal

Y1L0293 = !Y1L0152 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4];


--Y1L1293 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0_cZ~3 at LC_X32_Y9_N1
--operation mode is normal

Y1L1293 = Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--W1L9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_c3_a~1 at LC_X38_Y13_N6
--operation mode is normal

W1L9 = V1_v_result_2_carry_4 & (!V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x) # !V1_v_result_2_carry_4 & U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4;


--W1L01 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_c3_a~3 at LC_X39_Y14_N1
--operation mode is normal

W1L01 = U1_opb_o_0_iv_0_2 & U1_opa_o_1_0_1 & (U1_opb_o_0_iv_0_1 $ !U1_opa_o_1_0_0) # !U1_opb_o_0_iv_0_2 & U1_opb_o_0_iv_0_1 & !U1_opa_o_1_0_1;


--W1L11 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_c3_a~5 at LC_X38_Y13_N9
--operation mode is normal

W1L11 = U1_opb_o_0_iv_0_2 & (U1_opb_o_0_iv_0_1 # !U1_opa_o_1_0_1 # !U1_opa_o_1_0_0);


--X1L773 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0_a_5_~1 at LC_X32_Y20_N8
--operation mode is normal

X1L773 = Y1L6763Q & !Y1L9732 & E1_prog_data_o_5 & E1_prog_data_o_4 # !Y1L6763Q & Y1L9732;


--X1L115 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_11_2_~1 at LC_X33_Y17_N5
--operation mode is normal

X1L115 = Y1_command_o_3 # Y1L7532 & Y1L3632;


--X1L011 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un1251_s_instr_category~3 at LC_X32_Y19_N5
--operation mode is normal

X1L011 = Y1L3632 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1L111 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un1251_s_instr_category~5 at LC_X34_Y21_N2
--operation mode is normal

X1L111 = X1_data_mux_o_1_iv_0_a2_8[3] & X1_N_2380_i_i_o2;


--Y1L0893 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2_cZ~1 at LC_X29_Y10_N2
--operation mode is normal

Y1L0893 = Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & Y1L0152;


--Y1L1893 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2_cZ~3 at LC_X29_Y10_N7
--operation mode is normal

Y1L1893 = Y1L1153 & Y1L4052 & !Y1L7053;


--X1L286 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8_a_3_~1 at LC_X33_Y22_N4
--operation mode is normal

X1L286 = X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un7186_s_instr_category_i_i_a3_1_s;


--Y1L3813 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_3_~1 at LC_X37_Y8_N0
--operation mode is normal

Y1L3813 = Y1L9742Q & (Y1L1842Q # !Y1_gprbit_4[3]) # !Y1L9742Q & !Y1L156Q & Y1L1842Q;


--Y1L4813 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_3_~3 at LC_X37_Y8_N7
--operation mode is normal

Y1L4813 = Y1L9742Q & (Y1_gprbit_4[3] # Y1L1842Q) # !Y1L9742Q & Y1L156Q & Y1L1842Q;


--X1L2981 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11741_s_instr_category_0_a3_cZ~1 at LC_X31_Y22_N3
--operation mode is normal

X1L2981 = !Y1L2932 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & (E1_prog_data_o_7 # !Y1L6763Q);


--Y1L1703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~11 at LC_X30_Y3_N5
--operation mode is normal

Y1L1703 = Y1L1842Q & Y1L4452Q # !Y1L1842Q & Y1L9152Q;


--Y1L2703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~13 at LC_X39_Y5_N6
--operation mode is normal

Y1L2703 = Y1L5742Q & Y1L4463Q # !Y1L5742Q & N1_s_counth1_1;


--Y1L3703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~15 at LC_X25_Y7_N7
--operation mode is normal

Y1L3703 = Y1L4262Q & (Y1L4762Q # !Y1L3842Q) # !Y1L4262Q & Y1L4762Q & Y1L3842Q;


--Y1L4703 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~19 at LC_X30_Y3_N6
--operation mode is normal

Y1L4703 = Y1L9942Q & (Y1L3703 # Y1L8942Q) # !Y1L9942Q & !Y1L8942Q & Y1L1703;


--X1L552 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~3 at LC_X37_Y20_N7
--operation mode is normal

X1L552 = !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--X1L622 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2_1_~3 at LC_X32_Y23_N9
--operation mode is normal

X1L622 = Y1_s_ir[1] & !Y1_s_ir_2 & !Y1_s_ir_3 & !Y1L6763Q;


--X1L722 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2_1_~5 at LC_X32_Y23_N1
--operation mode is normal

X1L722 = Y1L6763Q & !E1_prog_data_o_3;


--Y1L3793 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_60~1 at LC_X30_Y12_N0
--operation mode is normal

Y1L3793 = Y1L4152 & !Y1L4052 & Y1L7053 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1L6172 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3_3__Z~1 at LC_X26_Y10_N0
--operation mode is normal

Y1L6172 = Y1L8942Q $ Y1L3842Q;


--Y1L7172 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3_3__Z~3 at LC_X26_Y10_N7
--operation mode is normal

Y1L7172 = Y1L3842Q & (M1_s_recv_buf_3 # !Y1L8942Q) # !Y1L3842Q & !Y1L8942Q & Y1L3562Q;


--X1L83 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_s_instr_category_5_1~1 at LC_X32_Y19_N3
--operation mode is normal

X1L83 = Y1_command_o_3 & !Y1L6932 & Y1L6832 & X1_N_2442_i_i_o2;


--X1L543 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e_cZ~1 at LC_X34_Y23_N1
--operation mode is normal

X1L543 = Y1L1763Q & !Y1L6732 & !Y1L6932 & !Y1_command_o_3;


--T1L66 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_2_~1 at LC_X42_Y16_N9
--operation mode is normal

T1L66 = E1_prog_data_o_2 & (Y1_s_reg_data_u_2 & !U1_op_b_o_1_0_o2[0] # !U1_op_b_o_1_0_o2_0[0]) # !E1_prog_data_o_2 & Y1_s_reg_data_u_2 & !U1_op_b_o_1_0_o2[0];


--T1L76 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_2_~3 at LC_X43_Y15_N7
--operation mode is normal

T1L76 = U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_2 # U1_alu_cmd_o_1_3_0__rom_0) # !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom_0;


--Y1L5904 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i_cZ~1 at LC_X28_Y7_N9
--operation mode is normal

Y1L5904 = !X1_regs_wr_en_o_3_iv_1 & (Y1L4052 & !Y1L1153 & Y1L7053 # !Y1L4052 & Y1L1153 & !Y1L7053);


--Y1L6904 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i_cZ~3 at LC_X28_Y7_N8
--operation mode is normal

Y1L6904 = Y1_s_adr_1_iv[4] & Y1_s_adr_1_iv_7[3] & Y1L0152;


--Y1L0383 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15_cZ~1 at LC_X32_Y9_N9
--operation mode is normal

Y1L0383 = !Y1L1153 & X1_regs_wr_en_o_3_iv_0 & !X1_regs_wr_en_o_3_iv_1 & Y1L7053;


--Y1L1383 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15_cZ~3 at LC_X33_Y7_N4
--operation mode is normal

Y1L1383 = Y1_s_adr_1_iv_0_0 & Y1L4052 & !Y1L4152 & Y1L0152;


--Y1L9062 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3_1__Z~1 at LC_X27_Y7_N3
--operation mode is normal

Y1L9062 = Y1L8942Q & (!Y1L1842Q # !Y1_scon_0_1) # !Y1L8942Q & !Y1L4952Q & Y1L1842Q;


--Y1L0162 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3_1__Z~3 at LC_X27_Y7_N4
--operation mode is normal

Y1L0162 = Y1L8942Q & (Y1_scon_0_1 # !Y1L1842Q) # !Y1L8942Q & Y1L4952Q & Y1L1842Q;


--U1L882 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a_1_~1 at LC_X39_Y20_N9
--operation mode is normal

U1L882 = !X1_un4_s_intblock_0 & !X1_alu_cmd_o_2_iv_0_o2_0[4] & (Y1_state_o_i_0 # !X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--U1L982 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a_1_~3 at LC_X40_Y18_N3
--operation mode is normal

U1L982 = !U1L882 & (!X1L462 & !X1_alu_cmd_o_2_iv_0_5_m1_e # !X1_alu_cmd_o_2_iv_0_5_m6_i_0);


--Y1L7804 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0_cZ~1 at LC_X32_Y12_N9
--operation mode is normal

Y1L7804 = X1_regs_wr_en_o_3_iv_0 & !Y1L4152 & !X1_regs_wr_en_o_3_iv_1 & Y1L1153;


--Y1L8804 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0_cZ~3 at LC_X32_Y12_N0
--operation mode is normal

Y1L8804 = Y1_s_adr_1_iv_0_0 & Y1L0152 & Y1L7804 & !Y1L4052;


--Y1L2151 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5_a_3_~1 at LC_X31_Y12_N6
--operation mode is normal

Y1L2151 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1L1153;


--Y1L37 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3453_i_0_a2_cZ~1 at LC_X27_Y13_N5
--operation mode is normal

Y1L37 = Y1L1153 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--X1L436 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~5 at LC_X30_Y19_N0
--operation mode is normal

X1L436 = Y1L8632 & !Y1L2932 & X1L52 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1L536 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~7 at LC_X32_Y18_N2
--operation mode is normal

X1L536 = Y1L6663Q & !X1_un4_s_intblock_0 & X1_N_2413_i_i_o2 & X1_N_2438_i_i_o2;


--X1L636 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~9 at LC_X35_Y21_N5
--operation mode is normal

X1L636 = X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & (Y1_command_o_3 # X1_N_2435_i_i_o2);


--X1L736 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~11 at LC_X31_Y19_N6
--operation mode is normal

X1L736 = X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un7186_s_instr_category_i_i_a3_1_s & X1_un1_un781_s_instr_category_1_0_a6_0_4;


--Y1L11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s_cZ~1 at LC_X25_Y11_N3
--operation mode is normal

Y1L11 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1L4152 & !Y1L1153;


--Y1L9614 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_cZ~1 at LC_X30_Y9_N4
--operation mode is normal

Y1L9614 = Y1L7053 & X1_regs_wr_en_o_2_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & !X1_regs_wr_en_o_3_iv_0 # !Y1L7053 & X1_regs_wr_en_o_3_iv_0;


--Y1L0714 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_cZ~3 at LC_X30_Y9_N6
--operation mode is normal

Y1L0714 = !X1_regs_wr_en_o_3_iv_1 & Y1L4152 & Y1_s_adr_1_iv_0_0 & Y1L1153;


--Y1L1714 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_cZ~5 at LC_X30_Y9_N1
--operation mode is normal

Y1L1714 = !Y1L4052 & Y1L0152 & Y1_s_adr_1_iv_7[3];


--Y1L0061 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~9 at LC_X27_Y9_N5
--operation mode is normal

Y1L0061 = Y1_gprbit_1528_0_a5_0_a2_0_a2 & (Y1_un1_gprbit_1527_67_0_o4 # Y1_un1_gprbit_1520_1_0_a5_3 & Y1_un1_gprbit_1528_89_a);


--Y1L1061 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~11 at LC_X27_Y10_N8
--operation mode is normal

Y1L1061 = !Y1L0152 & Y1_un1_gprbit_1528_44_0 & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_s_adr_1_iv_7[3];


--X1L055 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_8_0_1_~_DUP_COMB_6 at LC_X35_Y21_N9
--operation mode is normal

X1L055 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2;


--X1L462 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i_1~_DUP_COMB_12 at LC_X34_Y18_N5
--operation mode is normal

X1L462 = Y1_command_o_3 # X1_un4_s_intblock_0;


--X1L4561 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0_cZ~_DUP_COMB_10 at LC_X32_Y23_N7
--operation mode is normal

X1L4561 = Y1L1632 & (Y1L6663Q # Y1L6763Q # Y1L1763Q);


--U1L061 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_0_~_DUP_COMB_2 at LC_X36_Y15_N5
--operation mode is normal

U1L061 = X1_alu_cmd_o_2_iv_0_5_m6_i & Y1_s_reg_data_u_1 & X1_alu_cmd_o_2_iv_i_i_0;


--Y1L622 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3_~_DUP_COMB_14 at LC_X30_Y21_N4
--operation mode is normal

Y1L622 = Y1L1763Q & Y1_state_o_i_0;


--U1L58 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2_~_DUP_COMB_2 at LC_X41_Y14_N3
--operation mode is normal

U1L58 = X1_alu_cmd_o_2_iv_i_i_0 & Y1_s_reg_data_u_2 & !U1_op_a_o_iv_0_0_o2_3[0];


--U1L902 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_a_0_~_DUP_COMB at LC_X42_Y18_N2
--operation mode is normal

U1L902 = X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_3_iv_0);


--U1L09 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_4_~_DUP_COMB at LC_X41_Y16_N0
--operation mode is normal

U1L09 = X1_alu_cmd_o_2_iv_i_i_0 & Y1_s_reg_data_u_4 & !U1_op_a_o_iv_0_0_o2_3[0];


--U1L551 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_~_DUP_COMB at LC_X42_Y18_N1
--operation mode is normal

U1L551 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0;


--X1L065 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB_4 at LC_X36_Y18_N7
--operation mode is normal

X1L065 = Y1_acc_0 & (!X1_alu_cmd_o_3_iv_12_a[0] # !X1_un4_s_intblock_0_0 # !Y1L6663Q);


--X1L996 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0_1_~_DUP_COMB at LC_X30_Y13_N7
--operation mode is normal

X1L996 = X1_un1_s_intblock_111_5_i & X1L741 & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1L842 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_4_~_DUP_COMB_2 at LC_X36_Y20_N7
--operation mode is normal

X1L842 = !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--Y1L6093 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2_cZ~_DUP_COMB_2 at LC_X31_Y14_N4
--operation mode is normal

Y1L6093 = Y1L1153 & !Y1L4052 & Y1_s_adr_1_iv[4] & !Y1L7053;


--Y1L6524 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_cZ~_DUP_COMB at LC_X27_Y9_N6
--operation mode is normal

Y1L6524 = !Y1_s_bdata_12_0 & !Y1L7053 & Y1_un1_gprbit_1527_53_0_a2_0_1 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1L859 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_6 at LC_X33_Y18_N3
--operation mode is normal

Y1L859 = Y1L489Q # Y1L959Q & Y1_tcon_0_3 & Y1_intpre_o_1_0_a2_0_0;


--Y1L5251 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_7_1_3_~_DUP_COMB_2 at LC_X28_Y13_N9
--operation mode is normal

Y1L5251 = Y1_un1_gprbit_1527_67_0_o4 # Y1_psw_o[3] # Y1L1153;


--Y1L8532 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_NODE_24_DUP_COMB at LC_X30_Y23_N3
--operation mode is normal

Y1L8532 = !Y1_s_ir_3 & !Y1L6763Q & Y1_s_ir[1];


--Y1L8053 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_NODE_DUP_COMB at LC_X33_Y10_N1
--operation mode is normal

Y1L8053 = Y1_rom_data_i_m[0] # Y1L7153;


--Y1L2693 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o3_i_a2_cZ~_DUP_COMB_6 at LC_X32_Y14_N5
--operation mode is normal

Y1L2693 = Y1L4152 & Y1_s_adr_1_iv_0_0 & Y1L0152 & Y1_s_adr_1_iv_7[3];


--X1L8971 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un37_s_instr_category_0_a2_1_a3_0_a2_1_cZ~_DUP_COMB at LC_X35_Y21_N7
--operation mode is normal

X1L8971 = Y1L6663Q & !Y1L6732 & !Y1L6932;


--U1L413 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3_0_~_DUP_COMB_2 at LC_X40_Y18_N7
--operation mode is normal

U1L413 = X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_0_a2_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--X1L5251 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0_cZ~_DUP_COMB at LC_X31_Y21_N6
--operation mode is normal

X1L5251 = !Y1L2932 & !X1_un1_state_i_39_0_0_o2_0_o2 & X1_N_2386_i_i_o2;


--X1L763 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4_4_~_DUP_COMB_4 at LC_X36_Y21_N4
--operation mode is normal

X1L763 = X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 # X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e # X1_alu_cmd_o_2_iv_0_a2_12[4] # X1_alu_cmd_o_2_iv_i_i_a2_11[2];


--U1L842 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_8 at LC_X42_Y18_N8
--operation mode is normal

U1L842 = Y1_s_reg_data_u_5 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ !X1_alu_cmd_o_2_iv_i_i_0);


--Y1L4111 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_9_0_a2_0~_DUP_COMB_10 at LC_X33_Y13_N5
--operation mode is normal

Y1L4111 = Y1L7622Q & (E1_prog_data_o_5 # !X1_adr_mux_o_2_iv_1) # !Y1L7622Q & E1_prog_data_o_5 & X1_adr_mux_o_2_iv_1;


--Y1L2834 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a4_cZ~_DUP_COMB at LC_X32_Y12_N5
--operation mode is normal

Y1L2834 = Y1L1153 & X1_regs_wr_en_o_3_iv_0 & !Y1L4052;


--X1L599 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2~_DUP_COMB_2 at LC_X39_Y13_N2
--operation mode is normal

X1L599 = U1_result_a_o_iv_0_0_1_0 & X1L699 & !U1_result_a_o_iv_0_0_a2_1_4 & U1_result_a_o_iv_0_0_5;


--Y1L3311 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_write_ram_sp23_i_0_o5_1_i_a2~_DUP_COMB_4 at LC_X34_Y10_N8
--operation mode is normal

Y1L3311 = Y1L4152 & Y1_s_adr_1_iv_0_0 & (Y1L1153 $ !Y1L4052);


--X1L007 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0_1_~_DUP_COMB_2 at LC_X34_Y15_N6
--operation mode is normal

X1L007 = X1_un1_s_intblock_111_5_i & !Y1L8011 & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--U1L711 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_NODE_DUP_COMB at LC_X38_Y18_N4
--operation mode is normal

U1L711 = X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_2_0;


--Y1L4524 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_0_s_cZ~_DUP_COMB_10 at LC_X29_Y11_N9
--operation mode is normal

Y1L4524 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_0_0 & Y1L1153 & Y1L4152;


--X1L752 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~_DUP_COMB_6 at LC_X37_Y20_N4
--operation mode is normal

X1L752 = X1L552 & (X1L742 # !X1_un4_s_intblock_0_0);


--X1L165 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB_6 at LC_X36_Y18_N6
--operation mode is normal

X1L165 = E1_prog_data_o_0 & (!X1_alu_cmd_o_3_iv_12_a[0] # !X1_un4_s_intblock_0_0 # !Y1L6663Q);


--U1L942 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_10 at LC_X39_Y14_N4
--operation mode is normal

U1L942 = Y1_s_reg_data_u_4 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ !X1_alu_cmd_o_2_iv_i_i_0);


--X1L7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2_0~_DUP_COMB_2 at LC_X33_Y20_N1
--operation mode is normal

X1L7 = Y1L1732 & !Y1L6763Q & Y1L0832 # !Y1L1732 & Y1L6763Q & !Y1L0832 & E1_prog_data_o_7;


--X1L2381 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_8 at LC_X33_Y24_N6
--operation mode is normal

X1L2381 = Y1L4832 # Y1L6763Q & E1_prog_data_o_7 # !Y1L6763Q & Y1_s_ir_6;


--X1L53 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_N_2438_i_i_o2~_DUP_COMB_6 at LC_X33_Y21_N4
--operation mode is normal

X1L53 = Y1L6832 & Y1_command_o_0 & !Y1L6932;


