
*** Running vivado
    with args -log design_1_I2C_Reader_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_I2C_Reader_3_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov  6 09:50:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_I2C_Reader_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 676.664 ; gain = 234.570
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/I2C_Reader_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/I2C_Reader_v1.0_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/IMU_relay_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_I2C_Reader_3_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1409.531 ; gain = 492.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'o_start_trigger_reg' is used before its declaration [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:264]
WARNING: [Synth 8-6901] identifier 'o_start_trigger_reg' is used before its declaration [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:267]
WARNING: [Synth 8-6901] identifier 'o_start_trigger_reg' is used before its declaration [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:283]
WARNING: [Synth 8-11065] parameter 'SYS_CLK_FREQ' becomes localparam in 'I2C_Reader' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:103]
WARNING: [Synth 8-11065] parameter 'I2C_CLK_FREQ' becomes localparam in 'I2C_Reader' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:104]
INFO: [Synth 8-6157] synthesizing module 'design_1_I2C_Reader_3_0' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_I2C_Reader_3_0/synth/design_1_I2C_Reader_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'I2C_Reader' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Reader_slave_lite_v1_0_S00_AXI' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:141]
INFO: [Synth 8-226] default block is never used [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:215]
INFO: [Synth 8-226] default block is never used [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:271]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Reader_slave_lite_v1_0_S00_AXI' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Reader_master_stream_v1_0_M00_AXIS' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_master_stream_v1_0_M00_AXIS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Reader_master_stream_v1_0_M00_AXIS' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_master_stream_v1_0_M00_AXIS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Reader' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_I2C_Reader_3_0' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_I2C_Reader_3_0/synth/design_1_I2C_Reader_3_0.v:53]
WARNING: [Synth 8-3848] Net axi_arready in module/entity I2C_Reader_slave_lite_v1_0_S00_AXI does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:91]
WARNING: [Synth 8-3848] Net axi_araddr in module/entity I2C_Reader_slave_lite_v1_0_S00_AXI does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:90]
WARNING: [Synth 8-3848] Net axi_rresp in module/entity I2C_Reader_slave_lite_v1_0_S00_AXI does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:92]
WARNING: [Synth 8-3848] Net axi_rvalid in module/entity I2C_Reader_slave_lite_v1_0_S00_AXI does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:93]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element bit_cnt_reg was removed.  [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:162]
WARNING: [Synth 8-6014] Unused sequential element byte_cnt_reg was removed.  [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:163]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:164]
WARNING: [Synth 8-3848] Net accel_z in module/entity I2C_Reader does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:142]
WARNING: [Synth 8-3848] Net accel_y in module/entity I2C_Reader does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:142]
WARNING: [Synth 8-3848] Net accel_x in module/entity I2C_Reader does not have driver. [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader.v:142]
WARNING: [Synth 8-7129] Port S_AXI_ARREADY in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RRESP[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RRESP[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RVALID in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARVALID in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RREADY in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1524.727 ; gain = 608.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1524.727 ; gain = 608.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1524.727 ; gain = 608.172
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1524.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1612.012 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1612.012 ; gain = 695.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1612.012 ; gain = 695.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1612.012 ; gain = 695.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'I2C_Reader_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'I2C_Reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'I2C_Reader_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                         00000000
          S_WAKEUP_START |                              010 |                         00001010
                  iSTATE |                              100 |                         00001011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'I2C_Reader'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1612.012 ; gain = 695.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_I2C_Reader_3_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port S_AXI_ARREADY in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RRESP[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RRESP[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RVALID in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARVALID in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RREADY in module I2C_Reader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_fsm_state_reg[2]) is unused and will be removed from module design_1_I2C_Reader_3_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1612.012 ; gain = 695.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1726.219 ; gain = 809.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1726.629 ; gain = 810.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[31] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[31]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[30] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[30]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[29] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[29]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[28] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[28]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[27] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[27]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[26] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[26]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[25] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[25]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[24] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[24]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[23] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[23]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[22] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[22]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[21] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[21]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[20] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[20]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[19] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[19]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[18] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[18]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[17] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[17]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[16] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[16]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[15] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[15]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[14] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[14]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[13] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[13]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[12] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[12]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[11] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[11]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[10] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[10]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[9] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[9]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[8] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[8]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[7] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[7]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[6] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[6]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[5] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[5]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[4] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[4]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[3] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[3]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[2] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[2]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[1] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[1]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
INFO: [Synth 8-4765] Removing register instance (\inst/S00_AXI_inst/slv_reg0_reg[0] ) from module (design_1_I2C_Reader_3_0) as it is equivalent to (\inst/S00_AXI_inst/slv_reg0_reg[0]__0 ) and driving same net [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4bd2/hdl/I2C_Reader_slave_lite_v1_0_S00_AXI.v:260]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1745.754 ; gain = 829.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_8' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |     1|
|5     |LUT5 |    35|
|6     |LUT6 |     5|
|7     |FDCE |     2|
|8     |FDPE |     1|
|9     |FDRE |    40|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1970.984 ; gain = 1054.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 1970.984 ; gain = 967.145
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1970.984 ; gain = 1054.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1980.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b2f8e9c8
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 50 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 1983.805 ; gain = 1287.969
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1983.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_I2C_Reader_3_0_synth_1/design_1_I2C_Reader_3_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1983.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_I2C_Reader_3_0_synth_1/design_1_I2C_Reader_3_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_I2C_Reader_3_0_utilization_synth.rpt -pb design_1_I2C_Reader_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 09:53:14 2025...
