-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.3
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Reorder_fft is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    Real_r_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_r_EN_A : OUT STD_LOGIC;
    Real_r_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    Real_r_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_r_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    Real_r_Clk_A : OUT STD_LOGIC;
    Real_r_Rst_A : OUT STD_LOGIC;
    Real_r_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_r_EN_B : OUT STD_LOGIC;
    Real_r_WEN_B : OUT STD_LOGIC_VECTOR (3 downto 0);
    Real_r_Din_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_r_Dout_B : IN STD_LOGIC_VECTOR (31 downto 0);
    Real_r_Clk_B : OUT STD_LOGIC;
    Real_r_Rst_B : OUT STD_LOGIC;
    Imag_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_EN_A : OUT STD_LOGIC;
    Imag_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    Imag_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    Imag_Clk_A : OUT STD_LOGIC;
    Imag_Rst_A : OUT STD_LOGIC;
    Imag_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_EN_B : OUT STD_LOGIC;
    Imag_WEN_B : OUT STD_LOGIC_VECTOR (3 downto 0);
    Imag_Din_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_Dout_B : IN STD_LOGIC_VECTOR (31 downto 0);
    Imag_Clk_B : OUT STD_LOGIC;
    Imag_Rst_B : OUT STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Reorder_fft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Reorder_fft,hls_ip_2019_1_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.249000,HLS_SYN_LAT=2738,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=8,HLS_SYN_FF=2467,HLS_SYN_LUT=2840,HLS_VERSION=2019_1_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal lut_reorder_I_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_reorder_I_ce0 : STD_LOGIC;
    signal lut_reorder_I_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lut_reorder_J_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_reorder_J_ce0 : STD_LOGIC;
    signal lut_reorder_J_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal c_0_reg_206 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_0_reg_218 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_6_reg_468 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state25_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal icmp_ln91_reg_691 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmp_6_reg_468_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal tmp_6_fu_266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_6_reg_468_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_468_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal Real_addr_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_reg_472_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_reg_472_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_1_reg_477 : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_1_reg_477_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_1_reg_477_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_1_reg_477_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_2_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_2_reg_483_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_2_reg_483_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_reg_489 : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_reg_489_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_reg_489_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_3_reg_495 : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_3_reg_495_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_3_reg_495_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_3_reg_495_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_1_reg_500 : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_1_reg_500_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_1_reg_500_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_1_reg_500_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_2_reg_505 : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_2_reg_505_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_2_reg_505_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_3_reg_510 : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_3_reg_510_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_3_reg_510_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_3_reg_510_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal RE_vec_128_b_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal Imag_load_1_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal Real_load_reg_527 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal Real_load_1_reg_532 : STD_LOGIC_VECTOR (31 downto 0);
    signal IM_vec_128_a_reg_537 : STD_LOGIC_VECTOR (31 downto 0);
    signal IM_vec_128_b_reg_543 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln74_1_fu_329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln75_1_fu_343_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Imag_load_4_reg_559 : STD_LOGIC_VECTOR (31 downto 0);
    signal Real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal Imag_load_5_reg_569 : STD_LOGIC_VECTOR (31 downto 0);
    signal Real_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln80_1_fu_357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln81_1_fu_371_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal c_fu_376_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal c_reg_589 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_233_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_1_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_1_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_618 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_1_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_629 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln82_1_fu_391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln76_1_fu_405_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln82_3_fu_419_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln76_3_fu_433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_2_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_2_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_3_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_3_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln91_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state23_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state26_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal i_fu_444_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_695 : STD_LOGIC_VECTOR (8 downto 0);
    signal Real_addr_4_reg_710 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state24_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal Imag_addr_4_reg_715 : STD_LOGIC_VECTOR (9 downto 0);
    signal Real_addr_5_reg_720 : STD_LOGIC_VECTOR (9 downto 0);
    signal Imag_addr_5_reg_725 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state23 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_phi_mux_c_0_phi_fu_210_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_i_0_phi_fu_222_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal zext_ln47_fu_296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_fu_302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln49_fu_308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln51_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln96_fu_450_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln99_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal zext_ln101_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal Real_r_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal Real_r_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal Imag_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal Imag_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_233_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln41_fu_274_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ind2_fu_284_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ind1_fu_278_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ind3_fu_290_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal bitcast_ln74_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln74_fu_323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln75_fu_334_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln75_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln80_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln80_fu_351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln81_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln81_fu_365_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln82_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln82_fu_385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln76_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln76_fu_399_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln82_2_fu_410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln82_1_fu_413_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln76_2_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln76_1_fu_427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component Reorder_fft_fadd_dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Reorder_fft_lut_rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Reorder_fft_lut_rcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Reorder_fft_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    lut_reorder_I_U : component Reorder_fft_lut_rbkb
    generic map (
        DataWidth => 10,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lut_reorder_I_address0,
        ce0 => lut_reorder_I_ce0,
        q0 => lut_reorder_I_q0);

    lut_reorder_J_U : component Reorder_fft_lut_rcud
    generic map (
        DataWidth => 10,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lut_reorder_J_address0,
        ce0 => lut_reorder_J_ce0,
        q0 => lut_reorder_J_q0);

    Reorder_fft_AXILiteS_s_axi_U : component Reorder_fft_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    Reorder_fft_fadd_dEe_U1 : component Reorder_fft_fadd_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_229_p0,
        din1 => grp_fu_229_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_229_p2);

    Reorder_fft_fadd_dEe_U2 : component Reorder_fft_fadd_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_233_p0,
        din1 => grp_fu_233_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_233_p2);

    Reorder_fft_fadd_dEe_U3 : component Reorder_fft_fadd_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_237_p0,
        din1 => grp_fu_237_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_237_p2);

    Reorder_fft_fadd_dEe_U4 : component Reorder_fft_fadd_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_241_p0,
        din1 => grp_fu_241_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_241_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state23) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_0_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_468 = ap_const_lv1_0))) then 
                c_0_reg_206 <= c_reg_589;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                c_0_reg_206 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    i_0_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                i_0_reg_218 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln91_reg_691 = ap_const_lv1_0))) then 
                i_0_reg_218 <= i_reg_695;
            end if; 
        end if;
    end process;

    reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln91_reg_691 = ap_const_lv1_0))) then 
                reg_245 <= Real_r_Dout_B;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_6_reg_468 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                reg_245 <= Real_r_Dout_A;
            end if; 
        end if;
    end process;

    reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln91_reg_691 = ap_const_lv1_0))) then 
                reg_253 <= Imag_Dout_B;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_6_reg_468 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                reg_253 <= Imag_Dout_A;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_6_reg_468 = ap_const_lv1_0))) then
                IM_vec_128_a_reg_537 <= Imag_Dout_A;
                IM_vec_128_b_reg_543 <= Imag_Dout_B;
                Real_load_1_reg_532 <= Real_r_Dout_B;
                Real_load_reg_527 <= Real_r_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_fu_266_p3 = ap_const_lv1_0))) then
                    Imag_addr_1_reg_500(9 downto 2) <= zext_ln51_fu_314_p1(10 - 1 downto 0)(9 downto 2);
                Imag_addr_2_reg_505 <= zext_ln47_fu_296_p1(10 - 1 downto 0);
                    Imag_addr_3_reg_510(0) <= zext_ln48_fu_302_p1(10 - 1 downto 0)(0);    Imag_addr_3_reg_510(9 downto 2) <= zext_ln48_fu_302_p1(10 - 1 downto 0)(9 downto 2);
                    Imag_addr_reg_489(9 downto 1) <= zext_ln49_fu_308_p1(10 - 1 downto 0)(9 downto 1);
                    Real_addr_1_reg_477(0) <= zext_ln48_fu_302_p1(10 - 1 downto 0)(0);    Real_addr_1_reg_477(9 downto 2) <= zext_ln48_fu_302_p1(10 - 1 downto 0)(9 downto 2);
                    Real_addr_2_reg_483(9 downto 1) <= zext_ln49_fu_308_p1(10 - 1 downto 0)(9 downto 1);
                    Real_addr_3_reg_495(9 downto 2) <= zext_ln51_fu_314_p1(10 - 1 downto 0)(9 downto 2);
                Real_addr_reg_472 <= zext_ln47_fu_296_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    Imag_addr_1_reg_500_pp0_iter1_reg(9 downto 2) <= Imag_addr_1_reg_500(9 downto 2);
                    Imag_addr_1_reg_500_pp0_iter2_reg(9 downto 2) <= Imag_addr_1_reg_500_pp0_iter1_reg(9 downto 2);
                    Imag_addr_1_reg_500_pp0_iter3_reg(9 downto 2) <= Imag_addr_1_reg_500_pp0_iter2_reg(9 downto 2);
                Imag_addr_2_reg_505_pp0_iter1_reg <= Imag_addr_2_reg_505;
                Imag_addr_2_reg_505_pp0_iter2_reg <= Imag_addr_2_reg_505_pp0_iter1_reg;
                    Imag_addr_3_reg_510_pp0_iter1_reg(0) <= Imag_addr_3_reg_510(0);    Imag_addr_3_reg_510_pp0_iter1_reg(9 downto 2) <= Imag_addr_3_reg_510(9 downto 2);
                    Imag_addr_3_reg_510_pp0_iter2_reg(0) <= Imag_addr_3_reg_510_pp0_iter1_reg(0);    Imag_addr_3_reg_510_pp0_iter2_reg(9 downto 2) <= Imag_addr_3_reg_510_pp0_iter1_reg(9 downto 2);
                    Imag_addr_3_reg_510_pp0_iter3_reg(0) <= Imag_addr_3_reg_510_pp0_iter2_reg(0);    Imag_addr_3_reg_510_pp0_iter3_reg(9 downto 2) <= Imag_addr_3_reg_510_pp0_iter2_reg(9 downto 2);
                    Imag_addr_reg_489_pp0_iter1_reg(9 downto 1) <= Imag_addr_reg_489(9 downto 1);
                    Imag_addr_reg_489_pp0_iter2_reg(9 downto 1) <= Imag_addr_reg_489_pp0_iter1_reg(9 downto 1);
                    Real_addr_1_reg_477_pp0_iter1_reg(0) <= Real_addr_1_reg_477(0);    Real_addr_1_reg_477_pp0_iter1_reg(9 downto 2) <= Real_addr_1_reg_477(9 downto 2);
                    Real_addr_1_reg_477_pp0_iter2_reg(0) <= Real_addr_1_reg_477_pp0_iter1_reg(0);    Real_addr_1_reg_477_pp0_iter2_reg(9 downto 2) <= Real_addr_1_reg_477_pp0_iter1_reg(9 downto 2);
                    Real_addr_1_reg_477_pp0_iter3_reg(0) <= Real_addr_1_reg_477_pp0_iter2_reg(0);    Real_addr_1_reg_477_pp0_iter3_reg(9 downto 2) <= Real_addr_1_reg_477_pp0_iter2_reg(9 downto 2);
                    Real_addr_2_reg_483_pp0_iter1_reg(9 downto 1) <= Real_addr_2_reg_483(9 downto 1);
                    Real_addr_2_reg_483_pp0_iter2_reg(9 downto 1) <= Real_addr_2_reg_483_pp0_iter1_reg(9 downto 1);
                    Real_addr_3_reg_495_pp0_iter1_reg(9 downto 2) <= Real_addr_3_reg_495(9 downto 2);
                    Real_addr_3_reg_495_pp0_iter2_reg(9 downto 2) <= Real_addr_3_reg_495_pp0_iter1_reg(9 downto 2);
                    Real_addr_3_reg_495_pp0_iter3_reg(9 downto 2) <= Real_addr_3_reg_495_pp0_iter2_reg(9 downto 2);
                Real_addr_reg_472_pp0_iter1_reg <= Real_addr_reg_472;
                Real_addr_reg_472_pp0_iter2_reg <= Real_addr_reg_472_pp0_iter1_reg;
                tmp_6_reg_468 <= ap_phi_mux_c_0_phi_fu_210_p4(10 downto 10);
                tmp_6_reg_468_pp0_iter1_reg <= tmp_6_reg_468;
                tmp_6_reg_468_pp0_iter2_reg <= tmp_6_reg_468_pp0_iter1_reg;
                tmp_6_reg_468_pp0_iter3_reg <= tmp_6_reg_468_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln91_reg_691 = ap_const_lv1_0))) then
                Imag_addr_4_reg_715 <= zext_ln99_fu_456_p1(10 - 1 downto 0);
                Imag_addr_5_reg_725 <= zext_ln101_fu_462_p1(10 - 1 downto 0);
                Real_addr_4_reg_710 <= zext_ln99_fu_456_p1(10 - 1 downto 0);
                Real_addr_5_reg_720 <= zext_ln101_fu_462_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_6_reg_468 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                Imag_load_1_reg_522 <= Imag_Dout_B;
                RE_vec_128_b_reg_516 <= Real_r_Dout_B;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468 = ap_const_lv1_0))) then
                Imag_load_4_reg_559 <= Imag_Dout_A;
                Imag_load_5_reg_569 <= Imag_Dout_B;
                Real_load_2_reg_564 <= Real_r_Dout_A;
                Real_load_3_reg_574 <= Real_r_Dout_B;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_6_reg_468 = ap_const_lv1_0))) then
                c_reg_589 <= c_fu_376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                i_reg_695 <= i_fu_444_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln91_reg_691 <= icmp_ln91_fu_438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_260 <= grp_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_10_2_reg_676 <= grp_fu_233_p2;
                tmp_10_3_reg_686 <= grp_fu_241_p2;
                tmp_5_2_reg_671 <= grp_fu_229_p2;
                tmp_5_3_reg_681 <= grp_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_6_reg_468_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_1_1_reg_600 <= grp_fu_233_p2;
                tmp_1_reg_594 <= grp_fu_229_p2;
                tmp_3_1_reg_606 <= grp_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_6_reg_468_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_3_reg_612 <= grp_fu_229_p2;
                tmp_7_1_reg_624 <= grp_fu_237_p2;
                tmp_7_reg_618 <= grp_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_4_reg_666 <= grp_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_5_reg_661 <= grp_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_9_1_reg_635 <= grp_fu_233_p2;
                tmp_9_reg_629 <= grp_fu_229_p2;
            end if;
        end if;
    end process;
    Real_addr_1_reg_477(1) <= '1';
    Real_addr_1_reg_477_pp0_iter1_reg(1) <= '1';
    Real_addr_1_reg_477_pp0_iter2_reg(1) <= '1';
    Real_addr_1_reg_477_pp0_iter3_reg(1) <= '1';
    Real_addr_2_reg_483(0) <= '1';
    Real_addr_2_reg_483_pp0_iter1_reg(0) <= '1';
    Real_addr_2_reg_483_pp0_iter2_reg(0) <= '1';
    Imag_addr_reg_489(0) <= '1';
    Imag_addr_reg_489_pp0_iter1_reg(0) <= '1';
    Imag_addr_reg_489_pp0_iter2_reg(0) <= '1';
    Real_addr_3_reg_495(1 downto 0) <= "11";
    Real_addr_3_reg_495_pp0_iter1_reg(1 downto 0) <= "11";
    Real_addr_3_reg_495_pp0_iter2_reg(1 downto 0) <= "11";
    Real_addr_3_reg_495_pp0_iter3_reg(1 downto 0) <= "11";
    Imag_addr_1_reg_500(1 downto 0) <= "11";
    Imag_addr_1_reg_500_pp0_iter1_reg(1 downto 0) <= "11";
    Imag_addr_1_reg_500_pp0_iter2_reg(1 downto 0) <= "11";
    Imag_addr_1_reg_500_pp0_iter3_reg(1 downto 0) <= "11";
    Imag_addr_3_reg_510(1) <= '1';
    Imag_addr_3_reg_510_pp0_iter1_reg(1) <= '1';
    Imag_addr_3_reg_510_pp0_iter2_reg(1) <= '1';
    Imag_addr_3_reg_510_pp0_iter3_reg(1) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, tmp_6_fu_266_p3, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, icmp_ln91_fu_438_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage4_subdone, ap_enable_reg_pp0_iter3, ap_block_pp1_stage0_subdone, ap_block_pp1_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_6_fu_266_p3 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_6_fu_266_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln91_fu_438_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln91_fu_438_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    Imag_Addr_A <= std_logic_vector(shift_left(unsigned(Imag_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    Imag_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, Imag_addr_reg_489, Imag_addr_2_reg_505, Imag_addr_2_reg_505_pp0_iter2_reg, Imag_addr_3_reg_510_pp0_iter3_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, Imag_addr_5_reg_725, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, zext_ln49_fu_308_p1, ap_block_pp1_stage1, zext_ln101_fu_462_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_5_reg_725),32));
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_Addr_A_orig <= zext_ln101_fu_462_p1(32 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            Imag_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_3_reg_510_pp0_iter3_reg),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Imag_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_2_reg_505_pp0_iter2_reg),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Imag_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_reg_489),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_2_reg_505),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Imag_Addr_A_orig <= zext_ln49_fu_308_p1(32 - 1 downto 0);
        else 
            Imag_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    Imag_Addr_B <= std_logic_vector(shift_left(unsigned(Imag_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    Imag_Addr_B_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, Imag_addr_reg_489_pp0_iter2_reg, Imag_addr_1_reg_500, Imag_addr_1_reg_500_pp0_iter3_reg, Imag_addr_3_reg_510, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp1_stage1, Imag_addr_4_reg_715, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, zext_ln51_fu_314_p1, zext_ln99_fu_456_p1, ap_block_pp1_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            Imag_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_4_reg_715),32));
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_Addr_B_orig <= zext_ln99_fu_456_p1(32 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            Imag_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_1_reg_500_pp0_iter3_reg),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Imag_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_reg_489_pp0_iter2_reg),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Imag_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_1_reg_500),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Imag_addr_3_reg_510),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Imag_Addr_B_orig <= zext_ln51_fu_314_p1(32 - 1 downto 0);
        else 
            Imag_Addr_B_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    Imag_Clk_A <= ap_clk;
    Imag_Clk_B <= ap_clk;

    Imag_Din_A_assign_proc : process(reg_253, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, tmp_4_reg_666, tmp_10_2_reg_676, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_Din_A <= reg_253;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            Imag_Din_A <= tmp_10_2_reg_676;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Imag_Din_A <= tmp_4_reg_666;
        else 
            Imag_Din_A <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Imag_Din_B_assign_proc : process(Imag_Dout_A, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, reg_260, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, tmp_10_3_reg_686, ap_enable_reg_pp0_iter3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            Imag_Din_B <= Imag_Dout_A;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            Imag_Din_B <= tmp_10_3_reg_686;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Imag_Din_B <= reg_260;
        else 
            Imag_Din_B <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Imag_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            Imag_EN_A <= ap_const_logic_1;
        else 
            Imag_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    Imag_EN_B_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            Imag_EN_B <= ap_const_logic_1;
        else 
            Imag_EN_B <= ap_const_logic_0;
        end if; 
    end process;

    Imag_Rst_A <= ap_rst_n_inv;
    Imag_Rst_B <= ap_rst_n_inv;

    Imag_WEN_A_assign_proc : process(icmp_ln91_reg_691, ap_enable_reg_pp0_iter2, tmp_6_reg_468_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, tmp_6_reg_468_pp0_iter3_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln91_reg_691 = ap_const_lv1_0)))) then 
            Imag_WEN_A <= ap_const_lv4_F;
        else 
            Imag_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;


    Imag_WEN_B_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, icmp_ln91_reg_691, ap_enable_reg_pp0_iter2, tmp_6_reg_468_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, tmp_6_reg_468_pp0_iter3_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln91_reg_691 = ap_const_lv1_0)))) then 
            Imag_WEN_B <= ap_const_lv4_F;
        else 
            Imag_WEN_B <= ap_const_lv4_0;
        end if; 
    end process;

    Real_r_Addr_A <= std_logic_vector(shift_left(unsigned(Real_r_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    Real_r_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, Real_addr_reg_472_pp0_iter2_reg, Real_addr_1_reg_477_pp0_iter3_reg, Real_addr_2_reg_483, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, Real_addr_5_reg_720, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, zext_ln47_fu_296_p1, ap_block_pp1_stage1, zext_ln101_fu_462_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_r_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_5_reg_720),32));
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_r_Addr_A_orig <= zext_ln101_fu_462_p1(32 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            Real_r_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_1_reg_477_pp0_iter3_reg),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Real_r_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_reg_472_pp0_iter2_reg),32));
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            Real_r_Addr_A_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_2_reg_483),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Real_r_Addr_A_orig <= zext_ln47_fu_296_p1(32 - 1 downto 0);
        else 
            Real_r_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    Real_r_Addr_B <= std_logic_vector(shift_left(unsigned(Real_r_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    Real_r_Addr_B_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, Real_addr_2_reg_483_pp0_iter2_reg, Real_addr_3_reg_495, Real_addr_3_reg_495_pp0_iter3_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, Real_addr_4_reg_710, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, zext_ln48_fu_302_p1, zext_ln99_fu_456_p1, ap_block_pp1_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            Real_r_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_4_reg_710),32));
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_r_Addr_B_orig <= zext_ln99_fu_456_p1(32 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            Real_r_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_3_reg_495_pp0_iter3_reg),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Real_r_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_2_reg_483_pp0_iter2_reg),32));
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            Real_r_Addr_B_orig <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Real_addr_3_reg_495),32));
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Real_r_Addr_B_orig <= zext_ln48_fu_302_p1(32 - 1 downto 0);
        else 
            Real_r_Addr_B_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    Real_r_Clk_A <= ap_clk;
    Real_r_Clk_B <= ap_clk;

    Real_r_Din_A_assign_proc : process(reg_245, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, tmp_5_reg_661, tmp_5_2_reg_671, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_r_Din_A <= reg_245;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            Real_r_Din_A <= tmp_5_2_reg_671;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Real_r_Din_A <= tmp_5_reg_661;
        else 
            Real_r_Din_A <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Real_r_Din_B_assign_proc : process(Real_r_Dout_A, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, reg_260, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, tmp_5_3_reg_681, ap_enable_reg_pp0_iter3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            Real_r_Din_B <= Real_r_Dout_A;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            Real_r_Din_B <= tmp_5_3_reg_681;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Real_r_Din_B <= reg_260;
        else 
            Real_r_Din_B <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Real_r_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            Real_r_EN_A <= ap_const_logic_1;
        else 
            Real_r_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    Real_r_EN_B_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            Real_r_EN_B <= ap_const_logic_1;
        else 
            Real_r_EN_B <= ap_const_logic_0;
        end if; 
    end process;

    Real_r_Rst_A <= ap_rst_n_inv;
    Real_r_Rst_B <= ap_rst_n_inv;

    Real_r_WEN_A_assign_proc : process(icmp_ln91_reg_691, ap_enable_reg_pp0_iter2, tmp_6_reg_468_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, tmp_6_reg_468_pp0_iter3_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_6_reg_468_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln91_reg_691 = ap_const_lv1_0)))) then 
            Real_r_WEN_A <= ap_const_lv4_F;
        else 
            Real_r_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;


    Real_r_WEN_B_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, icmp_ln91_reg_691, ap_enable_reg_pp0_iter2, tmp_6_reg_468_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, tmp_6_reg_468_pp0_iter3_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_6_reg_468_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_6_reg_468_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln91_reg_691 = ap_const_lv1_0)))) then 
            Real_r_WEN_B <= ap_const_lv4_F;
        else 
            Real_r_WEN_B <= ap_const_lv4_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state22 <= ap_CS_fsm(6);
    ap_CS_fsm_state27 <= ap_CS_fsm(10);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_6_fu_266_p3)
    begin
        if ((tmp_6_fu_266_p3 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state23_assign_proc : process(icmp_ln91_fu_438_p2)
    begin
        if ((icmp_ln91_fu_438_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state23 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c_0_phi_fu_210_p4_assign_proc : process(c_0_reg_206, tmp_6_reg_468, ap_CS_fsm_pp0_stage0, c_reg_589, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_6_reg_468 = ap_const_lv1_0))) then 
            ap_phi_mux_c_0_phi_fu_210_p4 <= c_reg_589;
        else 
            ap_phi_mux_c_0_phi_fu_210_p4 <= c_0_reg_206;
        end if; 
    end process;


    ap_phi_mux_i_0_phi_fu_222_p4_assign_proc : process(i_0_reg_218, icmp_ln91_reg_691, ap_CS_fsm_pp1_stage0, i_reg_695, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln91_reg_691 = ap_const_lv1_0))) then 
            ap_phi_mux_i_0_phi_fu_222_p4 <= i_reg_695;
        else 
            ap_phi_mux_i_0_phi_fu_222_p4 <= i_0_reg_218;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln74_1_fu_329_p1 <= xor_ln74_fu_323_p2;
    bitcast_ln74_fu_320_p1 <= RE_vec_128_b_reg_516;
    bitcast_ln75_1_fu_343_p1 <= xor_ln75_fu_337_p2;
    bitcast_ln75_fu_334_p1 <= Imag_load_1_reg_522;
    bitcast_ln76_1_fu_405_p1 <= xor_ln76_fu_399_p2;
    bitcast_ln76_2_fu_424_p1 <= tmp_3_1_reg_606;
    bitcast_ln76_3_fu_433_p1 <= xor_ln76_1_fu_427_p2;
    bitcast_ln76_fu_396_p1 <= tmp_3_reg_612;
    bitcast_ln80_1_fu_357_p1 <= xor_ln80_fu_351_p2;
    bitcast_ln80_fu_348_p1 <= IM_vec_128_b_reg_543;
    bitcast_ln81_1_fu_371_p1 <= xor_ln81_fu_365_p2;
    bitcast_ln81_fu_362_p1 <= Real_load_3_reg_574;
    bitcast_ln82_1_fu_391_p1 <= xor_ln82_fu_385_p2;
    bitcast_ln82_2_fu_410_p1 <= tmp_9_reg_629;
    bitcast_ln82_3_fu_419_p1 <= xor_ln82_1_fu_413_p2;
    bitcast_ln82_fu_382_p1 <= tmp_9_1_reg_635;
    c_fu_376_p2 <= std_logic_vector(unsigned(ap_const_lv11_4) + unsigned(c_0_reg_206));

    grp_fu_229_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, RE_vec_128_b_reg_516, ap_CS_fsm_pp0_stage2, Real_load_1_reg_532, Imag_load_5_reg_569, ap_CS_fsm_pp0_stage4, bitcast_ln76_1_fu_405_p1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_229_p0 <= bitcast_ln76_1_fu_405_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_229_p0 <= Imag_load_5_reg_569;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_229_p0 <= Real_load_1_reg_532;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_229_p0 <= RE_vec_128_b_reg_516;
        else 
            grp_fu_229_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_229_p1_assign_proc : process(reg_245, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, Real_load_reg_527, ap_CS_fsm_pp0_stage2, Imag_load_4_reg_559, ap_CS_fsm_pp0_stage4, tmp_1_reg_594, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_229_p1 <= tmp_1_reg_594;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_229_p1 <= Imag_load_4_reg_559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_229_p1 <= Real_load_reg_527;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_229_p1 <= reg_245;
        else 
            grp_fu_229_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_233_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, IM_vec_128_b_reg_543, bitcast_ln74_1_fu_329_p1, bitcast_ln81_1_fu_371_p1, ap_CS_fsm_pp0_stage4, bitcast_ln82_3_fu_419_p1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_233_p0 <= bitcast_ln82_3_fu_419_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_233_p0 <= bitcast_ln81_1_fu_371_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_233_p0 <= IM_vec_128_b_reg_543;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_233_p0 <= bitcast_ln74_1_fu_329_p1;
        else 
            grp_fu_233_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_233_p1_assign_proc : process(reg_245, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, IM_vec_128_a_reg_537, Real_load_2_reg_564, ap_CS_fsm_pp0_stage4, tmp_7_reg_618, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_233_p1 <= tmp_7_reg_618;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_233_p1 <= Real_load_2_reg_564;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_233_p1 <= IM_vec_128_a_reg_537;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_233_p1 <= reg_245;
        else 
            grp_fu_233_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_237_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, bitcast_ln75_1_fu_343_p1, bitcast_ln80_1_fu_357_p1, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, tmp_9_reg_629, bitcast_ln76_3_fu_433_p1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_237_p0 <= bitcast_ln76_3_fu_433_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_237_p0 <= tmp_9_reg_629;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_237_p0 <= bitcast_ln80_1_fu_357_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_237_p0 <= bitcast_ln75_1_fu_343_p1;
        else 
            grp_fu_237_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_237_p1_assign_proc : process(ap_enable_reg_pp0_iter0, reg_253, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, IM_vec_128_a_reg_537, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, tmp_1_1_reg_600, tmp_7_reg_618, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_237_p1 <= tmp_1_1_reg_600;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_237_p1 <= tmp_7_reg_618;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_237_p1 <= IM_vec_128_a_reg_537;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_237_p1 <= reg_253;
        else 
            grp_fu_237_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_241_p0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, tmp_3_1_reg_606, tmp_3_reg_612, tmp_9_1_reg_635, bitcast_ln82_1_fu_391_p1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_241_p0 <= tmp_9_1_reg_635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_241_p0 <= bitcast_ln82_1_fu_391_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_241_p0 <= tmp_3_reg_612;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_241_p0 <= tmp_3_1_reg_606;
        else 
            grp_fu_241_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_241_p1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, tmp_1_reg_594, ap_enable_reg_pp0_iter1, tmp_1_1_reg_600, tmp_7_1_reg_624, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            grp_fu_241_p1 <= tmp_7_1_reg_624;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_241_p1 <= tmp_1_reg_594;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_241_p1 <= tmp_1_1_reg_600;
        else 
            grp_fu_241_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_fu_444_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_phi_fu_222_p4) + unsigned(ap_const_lv9_1));
    icmp_ln91_fu_438_p2 <= "1" when (ap_phi_mux_i_0_phi_fu_222_p4 = ap_const_lv9_1E0) else "0";
    ind1_fu_278_p2 <= (trunc_ln41_fu_274_p1 or ap_const_lv10_1);
    ind2_fu_284_p2 <= (trunc_ln41_fu_274_p1 or ap_const_lv10_2);
    ind3_fu_290_p2 <= (trunc_ln41_fu_274_p1 or ap_const_lv10_3);
    lut_reorder_I_address0 <= zext_ln96_fu_450_p1(9 - 1 downto 0);

    lut_reorder_I_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            lut_reorder_I_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut_reorder_J_address0 <= zext_ln96_fu_450_p1(9 - 1 downto 0);

    lut_reorder_J_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            lut_reorder_J_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_J_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_6_fu_266_p3 <= ap_phi_mux_c_0_phi_fu_210_p4(10 downto 10);
    trunc_ln41_fu_274_p1 <= ap_phi_mux_c_0_phi_fu_210_p4(10 - 1 downto 0);
    xor_ln74_fu_323_p2 <= (bitcast_ln74_fu_320_p1 xor ap_const_lv32_80000000);
    xor_ln75_fu_337_p2 <= (bitcast_ln75_fu_334_p1 xor ap_const_lv32_80000000);
    xor_ln76_1_fu_427_p2 <= (bitcast_ln76_2_fu_424_p1 xor ap_const_lv32_80000000);
    xor_ln76_fu_399_p2 <= (bitcast_ln76_fu_396_p1 xor ap_const_lv32_80000000);
    xor_ln80_fu_351_p2 <= (bitcast_ln80_fu_348_p1 xor ap_const_lv32_80000000);
    xor_ln81_fu_365_p2 <= (bitcast_ln81_fu_362_p1 xor ap_const_lv32_80000000);
    xor_ln82_1_fu_413_p2 <= (bitcast_ln82_2_fu_410_p1 xor ap_const_lv32_80000000);
    xor_ln82_fu_385_p2 <= (bitcast_ln82_fu_382_p1 xor ap_const_lv32_80000000);
    zext_ln101_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_reorder_J_q0),64));
    zext_ln47_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_c_0_phi_fu_210_p4),64));
    zext_ln48_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ind2_fu_284_p2),64));
    zext_ln49_fu_308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ind1_fu_278_p2),64));
    zext_ln51_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ind3_fu_290_p2),64));
    zext_ln96_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_0_phi_fu_222_p4),64));
    zext_ln99_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_reorder_I_q0),64));
end behav;
