#! /nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/v2009.vpi";
S_0x1918740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x186e390 .enum2 (5)
   "OP" 12,
   "OP_IMM" 4,
   "SYSTEM" 28,
   "LOAD" 0,
   "STORE" 8,
   "JAL" 27,
   "BRANCH" 24
 ;
enum0x187f390 .enum2 (3)
   "ADD" 0,
   "SLL" 1,
   "SLT" 2,
   "SLTU" 3,
   "XOR" 4,
   "SR" 5,
   "OR" 6,
   "AND" 7
 ;
enum0x1880590 .enum2 (2)
   "OK" 0,
   "BREAK" 1,
   "FAIL" 2
 ;
enum0x1880d20 .enum2 (1)
   "FALSE" 0,
   "TRUE" 1
 ;
v0x1937c80_0 .var/2u "Opcode", 4 0;
S_0x18aca00 .scope function.vec2.s32, "alu" "alu" 3 15, 3 15 0, S_0x1918740;
 .timescale 0 0;
v0x18870e0_0 .var/2u "a", 31 0;
; Variable alu is bool return value of scope S_0x18aca00
v0x191f060_0 .var/2u "b", 31 0;
v0x191a970_0 .var/2u "mod", 0 0;
v0x1915490_0 .var/2u "op", 2 0;
TD_$unit.alu ;
    %load/vec4 v0x1915490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x18870e0_0;
    %load/vec4 v0x191f060_0;
    %add;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x18870e0_0;
    %ix/getv 4, v0x191f060_0;
    %shiftl 4;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x18870e0_0;
    %load/vec4 v0x191f060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x18870e0_0;
    %load/vec4 v0x191f060_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x18870e0_0;
    %load/vec4 v0x191f060_0;
    %xor;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x191a970_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x18870e0_0;
    %ix/getv 4, v0x191f060_0;
    %shiftr 4;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0x18870e0_0;
    %ix/getv 4, v0x191f060_0;
    %shiftr 4;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x18870e0_0;
    %load/vec4 v0x191f060_0;
    %or;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x18870e0_0;
    %load/vec4 v0x191f060_0;
    %and;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0x19372f0 .scope function.vec2.s32, "byteswap" "byteswap" 4 9, 4 9 0, S_0x1918740;
 .timescale 0 0;
; Variable byteswap is bool return value of scope S_0x19372f0
v0x190e3c0_0 .var/2u "x", 31 0;
TD_$unit.byteswap ;
    %load/vec4 v0x190e3c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x190e3c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x190e3c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x190e3c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to byteswap (store_vec4_to_lval)
    %end;
S_0x1937520 .scope function.vec2.s61, "decode" "decode" 4 37, 4 37 0, S_0x1918740;
 .timescale 0 0;
; Variable decode is bool return value of scope S_0x1937520
v0x19377e0_0 .var/2u "i", 190 0;
TD_$unit.decode ;
    %pushi/vec4 0, 0, 61;
    %ret/vec4 0, 0, 61;  Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 186, 32;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 175 "$display", "DEC: Unknown instruction" {0 0 0};
    %jmp T_2.19;
T_2.11 ;
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 166, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 3, 176, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 3, 176, 32;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x19377e0_0;
    %parti/u 7, 179, 32;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %cast2;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 56 "$display", "DEC: ALURegOp %h (%h <= %h %h)", &PV<v0x19377e0_0, 176, 3>, &PV<v0x19377e0_0, 161, 5>, &PV<v0x19377e0_0, 171, 5>, &PV<v0x19377e0_0, 166, 5> {0 0 0};
    %jmp T_2.19;
T_2.12 ;
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 3, 176, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 3, 176, 32;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x19377e0_0;
    %parti/u 7, 179, 32;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %cast2;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 128, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 74 "$display", "DEC: ALUImmOp %h (%h <= %h %h)", &PV<v0x19377e0_0, 176, 3>, &PV<v0x19377e0_0, 161, 5>, &PV<v0x19377e0_0, 171, 5>, &PV<v0x19377e0_0, 128, 32> {0 0 0};
    %jmp T_2.19;
T_2.13 ;
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 128, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 92 "$display", "DEC: Load %h => %h+%h", &PV<v0x19377e0_0, 161, 5>, &PV<v0x19377e0_0, 171, 5>, &PV<v0x19377e0_0, 128, 32> {0 0 0};
    %jmp T_2.19;
T_2.14 ;
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 166, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 96, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 110 "$display", "DEC: Store %h => %h+%h", &PV<v0x19377e0_0, 166, 5>, &PV<v0x19377e0_0, 171, 5>, &PV<v0x19377e0_0, 128, 32> {0 0 0};
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %cast2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 4 128 "$display", "DEC: Jump %h, %d", &PV<v0x19377e0_0, 0, 32>, S<0,vec4,s32> {1 0 0};
    %jmp T_2.19;
T_2.16 ;
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 166, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x19377e0_0;
    %parti/u 2, 177, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 1, 178, 32;
    %inv;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 1, 176, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 32, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %cast2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 32, 32, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %vpi_call/w 4 146 "$display", "DEC: Branch by %h", S<0,vec4,s32> {1 0 0};
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x19377e0_0;
    %parti/u 7, 179, 32;
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 166, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 171, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19377e0_0;
    %parti/u 3, 176, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19377e0_0;
    %parti/u 5, 161, 32;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 8192, 0, 25;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %vpi_call/w 4 163 "$display", "DEC: System instruction invoked" {0 0 0};
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %end;
S_0x19378c0 .scope function.vec2.s191, "parse" "parse" 4 16, 4 16 0, S_0x1918740;
 .timescale 0 0;
v0x1937aa0_0 .var/2u "intruction", 31 0;
; Variable parse is bool return value of scope S_0x19378c0
TD_$unit.parse ;
    %load/vec4 v0x1937aa0_0;
    %parti/s 5, 2, 3;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1937aa0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1937aa0_0;
    %parti/s 3, 12, 5;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1937aa0_0;
    %parti/s 5, 15, 5;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1937aa0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1937aa0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1937aa0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 20;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 7, 179, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 166, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 20;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 7, 179, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 161, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 12;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 7, 179, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 166, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 171, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 3, 176, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 20;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1937aa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1937aa0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1937aa0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 13;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 171, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 3, 176, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1937aa0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1937aa0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %end;
S_0x191d8d0 .scope module, "HazardUnit" "HazardUnit" 5 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "is_stall";
    .port_info 6 /OUTPUT 1 "stall_out";
o0x7fce4cb25258 .functor BUFZ 1, C4<z>; HiZ drive
v0x1937dc0_0 .net/2u "branch", 0 0, o0x7fce4cb25258;  0 drivers
o0x7fce4cb25288 .functor BUFZ 1, C4<z>; HiZ drive
v0x1937ec0_0 .net/2u "clk", 0 0, o0x7fce4cb25288;  0 drivers
v0x1937fa0_0 .var "counter", 1 0;
v0x1938060_0 .var "current_rd", 4 0;
o0x7fce4cb25318 .functor BUFZ 1, C4<z>; HiZ drive
v0x1938140_0 .net/2u "is_stall", 0 0, o0x7fce4cb25318;  0 drivers
v0x1938270_0 .var "last_rd", 4 0;
v0x1938350_0 .var "prelast_rd", 4 0;
o0x7fce4cb253a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1938430_0 .net/2u "rd", 4 0, o0x7fce4cb253a8;  0 drivers
o0x7fce4cb253d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1938510_0 .net/2u "rs1", 4 0, o0x7fce4cb253d8;  0 drivers
o0x7fce4cb25408 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x19385f0_0 .net/2u "rs2", 4 0, o0x7fce4cb25408;  0 drivers
v0x19386d0_0 .var "stall_out", 0 0;
E_0x188e740 .event negedge, v0x1937ec0_0;
S_0x18ac870 .scope module, "test" "test" 6 77;
 .timescale 0 0;
v0x1941430_0 .net/2u "alu_op_23", 2 0, v0x193c270_0;  1 drivers
v0x1941510_0 .net/2u "alu_op_mod_23", 0 0, L_0x1954220;  1 drivers
v0x19415d0_0 .net/2u "alu_res_34", 31 0, L_0x1954d40;  1 drivers
v0x19416c0_0 .net/2u "branch_enable_23", 0 0, L_0x19545f0;  1 drivers
v0x1941780_0 .var/2u "clk", 0 0;
v0x1941870_0 .net/2u "debug", 1 0, v0x193c4d0_0;  1 drivers
v0x1941930_0 .net/2u "imm_23", 31 0, L_0x1953f10;  1 drivers
v0x1941a00_0 .net/2u "intruction_12", 31 0, L_0x19534b0;  1 drivers
v0x1941af0_0 .net/2u "jump_address_23", 31 0, L_0x1954840;  1 drivers
v0x1941c40_0 .net/2u "jump_address_31", 31 0, L_0x1955120;  1 drivers
v0x1941ce0_0 .net/2u "jump_enable_23", 0 0, L_0x1954550;  1 drivers
v0x1941da0_0 .net/2u "jump_enable_31", 0 0, L_0x1954fb0;  1 drivers
v0x1941e90_0 .net/2u "mem_load_enable_23", 0 0, L_0x1954310;  1 drivers
v0x1941f50_0 .net/2u "mem_load_enable_34", 0 0, L_0x1955080;  1 drivers
v0x1942020_0 .net/2u "mem_store_enable_23", 0 0, L_0x1954400;  1 drivers
v0x19420f0_0 .net/2u "mem_store_enable_34", 0 0, L_0x19551f0;  1 drivers
v0x19421e0_0 .net/2u "next_address_12", 31 0, L_0x1953550;  1 drivers
v0x19423b0_0 .net/2u "rd_idx_23", 4 0, L_0x1954130;  1 drivers
v0x1942480_0 .net/2u "rd_idx_34", 4 0, L_0x1954f10;  1 drivers
v0x1942550_0 .net/2u "reg_write_enable_23", 0 0, L_0x1954750;  1 drivers
v0x1942620_0 .net/2u "reg_write_enable_34", 0 0, L_0x19553c0;  1 drivers
v0x19426f0_0 .net/2u "rs1_val_23", 31 0, L_0x1953da0;  1 drivers
v0x19427e0_0 .net/2u "rs2_val_23", 31 0, L_0x1953e40;  1 drivers
v0x19428a0_0 .net/2u "rs2_val_34", 31 0, L_0x1954de0;  1 drivers
v0x1942990_0 .net/2u "use_imm_23", 0 0, L_0x1954000;  1 drivers
v0x1942a50_0 .net/2u "write_data_42", 31 0, L_0x1955c00;  1 drivers
v0x1942b40_0 .net/2u "write_enable_42", 0 0, L_0x19559f0;  1 drivers
v0x1942c50_0 .net/2u "write_idx_42", 4 0, L_0x1955a90;  1 drivers
E_0x188e200 .event edge, v0x193c4d0_0;
L_0x19534b0 .cast/2 32, v0x193a180_0;
L_0x1953550 .cast/2 32, v0x193a470_0;
L_0x1953da0 .cast/2 32, v0x193ceb0_0;
L_0x1953e40 .cast/2 32, v0x193d080_0;
L_0x1953f10 .cast/2 32, v0x193c670_0;
L_0x1954000 .cast/2 1, v0x193d230_0;
L_0x1954130 .cast/2 5, v0x193ccf0_0;
L_0x1954220 .cast/2 1, v0x193c170_0;
L_0x1954310 .cast/2 1, v0x193ca50_0;
L_0x1954400 .cast/2 1, v0x193cb30_0;
L_0x1954550 .cast/2 1, v0x193c970_0;
L_0x19545f0 .cast/2 1, v0x193c350_0;
L_0x1954750 .cast/2 1, v0x193cdd0_0;
L_0x1954840 .cast/2 32, v0x193c820_0;
L_0x1954d40 .cast/2 32, v0x193e700_0;
L_0x1954de0 .cast/2 32, v0x193f740_0;
L_0x1954f10 .cast/2 5, v0x193f320_0;
L_0x1954fb0 .cast/2 1, v0x193ede0_0;
L_0x1955120 .cast/2 32, v0x193eb90_0;
L_0x19551f0 .cast/2 1, v0x193f160_0;
L_0x1955080 .cast/2 1, v0x193efa0_0;
L_0x19553c0 .cast/2 1, v0x193f4e0_0;
L_0x19559f0 .cast/2 1, v0x1941130_0;
L_0x1955a90 .cast/2 5, v0x1941210_0;
L_0x1955c00 .cast/2 32, v0x1940fe0_0;
S_0x19388d0 .scope module, "s1" "Stage1Fetch" 6 87, 7 1 0, S_0x18ac870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 1 "jump_enable";
    .port_info 3 /INPUT 32 "jump_address";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "next_address_out";
v0x1939f90_0 .net/2u "address", 31 0, L_0x1952fd0;  1 drivers
v0x193a0c0_0 .net/2u "clk", 0 0, v0x1941780_0;  1 drivers
v0x193a180_0 .var "instruction_out", 31 0;
v0x193a220_0 .net/2u "intruction_wire", 31 0, L_0x1953340;  1 drivers
v0x193a2e0_0 .net/2u "jump_address", 31 0, L_0x1955120;  alias, 1 drivers
v0x193a3d0_0 .net/2u "jump_enable", 0 0, L_0x1954fb0;  alias, 1 drivers
v0x193a470_0 .var "next_address_out", 31 0;
v0x193a530_0 .net/2u "next_address_wire", 31 0, L_0x1952e90;  1 drivers
L_0x7fce4cadc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x193a620_0 .net/2u "stall", 0 0, L_0x7fce4cadc0a8;  1 drivers
S_0x1938b20 .scope module, "imem" "InstructionMemory" 7 20, 8 1 0, S_0x19388d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
v0x1938d40_0 .net *"_ivl_0", 31 0, L_0x19530c0;  1 drivers
v0x1938e40_0 .net/2u *"_ivl_3", 7 0, L_0x1953160;  1 drivers
v0x1938f20_0 .net/2u *"_ivl_4", 8 0, L_0x1953200;  1 drivers
L_0x7fce4cadc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1938fe0_0 .net/2u *"_ivl_7", 0 0, L_0x7fce4cadc060;  1 drivers
v0x19390c0_0 .net/2u "address", 31 0, L_0x1952fd0;  alias, 1 drivers
v0x19391f0_0 .var/i "fd", 31 0;
v0x19392d0_0 .var/i "i", 31 0;
v0x19393b0_0 .net/2u "instruction_out", 31 0, L_0x1953340;  alias, 1 drivers
v0x1939490 .array "mem", 0 128, 31 0;
L_0x19530c0 .array/port v0x1939490, L_0x1953200;
L_0x1953160 .part L_0x1952fd0, 2, 8;
L_0x1953200 .concat [ 8 1 0 0], L_0x1953160, L_0x7fce4cadc060;
L_0x1953340 .cast/2 32, L_0x19530c0;
S_0x19395b0 .scope module, "pc" "ProgramCounter" 7 12, 9 1 0, S_0x19388d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump_enable";
    .port_info 2 /INPUT 32 "jump_address";
    .port_info 3 /OUTPUT 32 "address_out";
    .port_info 4 /OUTPUT 32 "next_address_out";
L_0x7fce4cadc018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x19397e0_0 .net/2u *"_ivl_0", 31 0, L_0x7fce4cadc018;  1 drivers
v0x19398e0_0 .net *"_ivl_2", 31 0, L_0x1952d70;  1 drivers
v0x19399c0_0 .net/2u "address_out", 31 0, L_0x1952fd0;  alias, 1 drivers
v0x1939a60_0 .net/2u "clk", 0 0, v0x1941780_0;  alias, 1 drivers
v0x1939b20_0 .net/2u "jump_address", 31 0, L_0x1955120;  alias, 1 drivers
v0x1939c50_0 .net/2u "jump_enable", 0 0, L_0x1954fb0;  alias, 1 drivers
v0x1939d30_0 .net/2u "next_address_out", 31 0, L_0x1952e90;  alias, 1 drivers
v0x1939e10_0 .var "pc", 31 0;
E_0x1921e60 .event posedge, v0x1939a60_0;
L_0x1952d70 .arith/sum 32, v0x1939e10_0, L_0x7fce4cadc018;
L_0x1952e90 .cast/2 32, L_0x1952d70;
L_0x1952fd0 .cast/2 32, v0x1939e10_0;
S_0x193a7e0 .scope module, "s2" "Stage2Decode" 6 111, 10 1 0, S_0x18ac870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 5 "write_idx";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 3 "alu_op_out";
    .port_info 7 /OUTPUT 32 "rs1_val_out";
    .port_info 8 /OUTPUT 32 "rs2_val_out";
    .port_info 9 /OUTPUT 32 "imm_out";
    .port_info 10 /OUTPUT 1 "use_imm_out";
    .port_info 11 /OUTPUT 5 "rd_idx_out";
    .port_info 12 /OUTPUT 1 "alu_op_mod_out";
    .port_info 13 /OUTPUT 1 "mem_load_enable_out";
    .port_info 14 /OUTPUT 1 "mem_store_enable_out";
    .port_info 15 /OUTPUT 1 "jump_enable_out";
    .port_info 16 /OUTPUT 1 "branch_enable_out";
    .port_info 17 /OUTPUT 1 "reg_write_enable_out";
    .port_info 18 /OUTPUT 32 "jump_address_out";
    .port_info 19 /OUTPUT 2 "debug_out";
v0x193c170_0 .var "alu_op_mod_out", 0 0;
v0x193c270_0 .var/2u "alu_op_out", 2 0;
v0x193c350_0 .var "branch_enable_out", 0 0;
v0x193c410_0 .net/2u "clk", 0 0, v0x1941780_0;  alias, 1 drivers
v0x193c4d0_0 .var/2u "debug_out", 1 0;
v0x193c5b0_0 .net/2u "decoded", 60 0, L_0x1953810;  1 drivers
v0x193c670_0 .var "imm_out", 31 0;
v0x193c730_0 .net/2u "instruction", 31 0, L_0x19534b0;  alias, 1 drivers
v0x193c820_0 .var "jump_address_out", 31 0;
v0x193c970_0 .var "jump_enable_out", 0 0;
v0x193ca50_0 .var "mem_load_enable_out", 0 0;
v0x193cb30_0 .var "mem_store_enable_out", 0 0;
v0x193cc10_0 .net/2u "pc", 31 0, L_0x1953550;  alias, 1 drivers
v0x193ccf0_0 .var "rd_idx_out", 4 0;
v0x193cdd0_0 .var "reg_write_enable_out", 0 0;
v0x193ceb0_0 .var "rs1_val_out", 31 0;
v0x193cf90_0 .net/2u "rs1_val_wire", 31 0, L_0x1953950;  1 drivers
v0x193d080_0 .var "rs2_val_out", 31 0;
v0x193d140_0 .net/2u "rs2_val_wire", 31 0, L_0x1953a40;  1 drivers
v0x193d230_0 .var "use_imm_out", 0 0;
v0x193d2f0_0 .net/2u "write_data", 31 0, L_0x1955c00;  alias, 1 drivers
v0x193d3e0_0 .net/2u "write_enable", 0 0, L_0x19559f0;  alias, 1 drivers
v0x193d4b0_0 .net/2u "write_idx", 4 0, L_0x1955a90;  alias, 1 drivers
L_0x1953b30 .part L_0x1953810, 53, 5;
L_0x1953c20 .part L_0x1953810, 48, 5;
S_0x193ac30 .scope module, "decode" "Decode" 10 26, 4 1 0, S_0x193a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 61 "decoded_out";
v0x193ae30_0 .net/2u *"_ivl_1", 31 0, L_0x1953640;  1 drivers
v0x193af30_0 .net/2u *"_ivl_3", 190 0, L_0x1953770;  1 drivers
v0x193b010_0 .net/2u "decoded_out", 60 0, L_0x1953810;  alias, 1 drivers
v0x193b100_0 .net/2u "instruction", 31 0, L_0x19534b0;  alias, 1 drivers
L_0x1953640 .ufunc/vec4 TD_$unit.byteswap, 32, L_0x19534b0 (v0x190e3c0_0) S_0x19372f0;
L_0x1953770 .ufunc/vec4 TD_$unit.parse, 191, L_0x1953640 (v0x1937aa0_0) S_0x19378c0;
L_0x1953810 .ufunc/vec4 TD_$unit.decode, 61, L_0x1953770 (v0x19377e0_0) S_0x1937520;
S_0x193b240 .scope module, "gpr" "GPRegisterFile" 10 31, 11 1 0, S_0x193a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_idx_1";
    .port_info 2 /INPUT 5 "read_idx_2";
    .port_info 3 /INPUT 5 "write_idx";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "read_data_1_out";
    .port_info 7 /OUTPUT 32 "read_data_2_out";
v0x193b830_0 .net/2u "clk", 0 0, v0x1941780_0;  alias, 1 drivers
v0x193b960 .array "gp", 0 31, 31 0;
v0x193ba20_0 .net/2u "read_data_1_out", 31 0, L_0x1953950;  alias, 1 drivers
v0x193bae0_0 .net/2u "read_data_2_out", 31 0, L_0x1953a40;  alias, 1 drivers
v0x193bbc0_0 .net/2u "read_idx_1", 4 0, L_0x1953b30;  1 drivers
v0x193bcf0_0 .net/2u "read_idx_2", 4 0, L_0x1953c20;  1 drivers
v0x193bdd0_0 .net/2u "write_data", 31 0, L_0x1955c00;  alias, 1 drivers
v0x193beb0_0 .net/2u "write_enable", 0 0, L_0x19559f0;  alias, 1 drivers
v0x193bf90_0 .net/2u "write_idx", 4 0, L_0x1955a90;  alias, 1 drivers
L_0x1953950 .ufunc/vec4 TD_test.s2.gpr.read_gp_with_fwd, 32, L_0x1953b30 (v0x193b750_0) S_0x193b470;
L_0x1953a40 .ufunc/vec4 TD_test.s2.gpr.read_gp_with_fwd, 32, L_0x1953c20 (v0x193b750_0) S_0x193b470;
S_0x193b470 .scope function.vec2.s32, "read_gp_with_fwd" "read_gp_with_fwd" 11 23, 11 23 0, S_0x193b240;
 .timescale 0 0;
; Variable read_gp_with_fwd is bool return value of scope S_0x193b470
v0x193b750_0 .var/2u "read_idx", 4 0;
TD_test.s2.gpr.read_gp_with_fwd ;
    %load/vec4 v0x193b750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to read_gp_with_fwd (store_vec4_to_lval)
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x193beb0_0;
    %load/vec4 v0x193b750_0;
    %load/vec4 v0x193bf90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0x193bdd0_0;
    %ret/vec4 0, 0, 32;  Assign to read_gp_with_fwd (store_vec4_to_lval)
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x193b750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x193b960, 4;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to read_gp_with_fwd (store_vec4_to_lval)
T_4.26 ;
T_4.24 ;
    %end;
S_0x193d890 .scope module, "s3" "Stage3Exec" 6 143, 12 1 0, S_0x18ac870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "alu_op";
    .port_info 2 /INPUT 1 "alu_op_modified";
    .port_info 3 /INPUT 32 "rs1_val";
    .port_info 4 /INPUT 32 "rs2_val";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 1 "use_imm";
    .port_info 7 /INPUT 5 "rd_idx";
    .port_info 8 /INPUT 1 "mem_store_enable";
    .port_info 9 /INPUT 1 "mem_load_enable";
    .port_info 10 /INPUT 1 "reg_write_enable";
    .port_info 11 /INPUT 1 "jump_enable";
    .port_info 12 /INPUT 1 "branch_enable";
    .port_info 13 /INPUT 32 "jump_address";
    .port_info 14 /OUTPUT 32 "alu_res_out";
    .port_info 15 /OUTPUT 32 "rs2_val_out";
    .port_info 16 /OUTPUT 5 "rd_idx_out";
    .port_info 17 /OUTPUT 1 "jump_enable_out";
    .port_info 18 /OUTPUT 32 "jump_address_out";
    .port_info 19 /OUTPUT 1 "mem_store_enable_out";
    .port_info 20 /OUTPUT 1 "mem_load_enable_out";
    .port_info 21 /OUTPUT 1 "reg_write_enable_out";
v0x193e470_0 .net/2u "alu_op", 2 0, v0x193c270_0;  alias, 1 drivers
v0x193e5a0_0 .net/2u "alu_op_modified", 0 0, L_0x1954220;  alias, 1 drivers
v0x193e660_0 .net/2u "alu_res", 31 0, L_0x1954ca0;  1 drivers
v0x193e700_0 .var "alu_res_out", 31 0;
v0x193e7e0_0 .net/2u "branch_enable", 0 0, L_0x19545f0;  alias, 1 drivers
v0x193e910_0 .net/2u "clk", 0 0, v0x1941780_0;  alias, 1 drivers
v0x193e9d0_0 .net/2u "imm", 31 0, L_0x1953f10;  alias, 1 drivers
v0x193eab0_0 .net/2u "jump_address", 31 0, L_0x1954840;  alias, 1 drivers
v0x193eb90_0 .var "jump_address_out", 31 0;
v0x193ed00_0 .net/2u "jump_enable", 0 0, L_0x1954550;  alias, 1 drivers
v0x193ede0_0 .var "jump_enable_out", 0 0;
v0x193eec0_0 .net/2u "mem_load_enable", 0 0, L_0x1954310;  alias, 1 drivers
v0x193efa0_0 .var "mem_load_enable_out", 0 0;
v0x193f080_0 .net/2u "mem_store_enable", 0 0, L_0x1954400;  alias, 1 drivers
v0x193f160_0 .var "mem_store_enable_out", 0 0;
v0x193f240_0 .net/2u "rd_idx", 4 0, L_0x1954130;  alias, 1 drivers
v0x193f320_0 .var "rd_idx_out", 4 0;
v0x193f400_0 .net/2u "reg_write_enable", 0 0, L_0x1954750;  alias, 1 drivers
v0x193f4e0_0 .var "reg_write_enable_out", 0 0;
v0x193f5c0_0 .net/2u "rs1_val", 31 0, L_0x1953da0;  alias, 1 drivers
v0x193f680_0 .net/2u "rs2_val", 31 0, L_0x1953e40;  alias, 1 drivers
v0x193f740_0 .var "rs2_val_out", 31 0;
v0x193f820_0 .net/2u "use_imm", 0 0, L_0x1954000;  alias, 1 drivers
L_0x1954c00 .functor MUXZ 32, L_0x1953e40, L_0x1953f10, L_0x1954000, C4<>;
L_0x1954ca0 .cast/2 32, L_0x19549b0;
S_0x193dc70 .scope module, "alu" "ALU" 12 28, 3 1 0, S_0x193d890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "mod";
    .port_info 4 /OUTPUT 32 "res_out";
v0x193df00_0 .net/2u "a", 31 0, L_0x1953da0;  alias, 1 drivers
v0x193e000_0 .net/2u "b", 31 0, L_0x1954c00;  1 drivers
v0x193e0e0_0 .net/2u "mod", 0 0, L_0x1954220;  alias, 1 drivers
v0x193e1d0_0 .net/2u "op", 2 0, v0x193c270_0;  alias, 1 drivers
v0x193e2c0_0 .net "res_out", 31 0, L_0x19549b0;  1 drivers
L_0x19549b0 .ufunc/vec4 TD_$unit.alu, 32, L_0x1953da0, L_0x1954c00, v0x193c270_0, L_0x1954220 (v0x18870e0_0, v0x191f060_0, v0x1915490_0, v0x191a970_0) S_0x18aca00;
S_0x193fbc0 .scope module, "s4" "Stage4Mem" 6 170, 13 1 0, S_0x18ac870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "alu_res";
    .port_info 2 /INPUT 32 "rs2_val";
    .port_info 3 /INPUT 5 "rd_idx";
    .port_info 4 /INPUT 1 "mem_load_enable";
    .port_info 5 /INPUT 1 "mem_store_enable";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /OUTPUT 1 "write_enable_out";
    .port_info 8 /OUTPUT 5 "write_idx_out";
    .port_info 9 /OUTPUT 32 "write_data_out";
v0x1940950_0 .net/2u "alu_res", 31 0, L_0x1954d40;  alias, 1 drivers
v0x1940a30_0 .net/2u "clk", 0 0, v0x1941780_0;  alias, 1 drivers
v0x1940ad0_0 .net/2u "mem_load_enable", 0 0, L_0x1955080;  alias, 1 drivers
v0x1940bc0_0 .net/2u "mem_read_data", 31 0, L_0x1955880;  1 drivers
v0x1940cb0_0 .net/2u "mem_store_enable", 0 0, L_0x19551f0;  alias, 1 drivers
v0x1940d50_0 .net/2u "rd_idx", 4 0, L_0x1954f10;  alias, 1 drivers
v0x1940e10_0 .net/2u "reg_write_enable", 0 0, L_0x19553c0;  alias, 1 drivers
v0x1940ef0_0 .net/2u "rs2_val", 31 0, L_0x1954de0;  alias, 1 drivers
v0x1940fe0_0 .var "write_data_out", 31 0;
v0x1941130_0 .var "write_enable_out", 0 0;
v0x1941210_0 .var "write_idx_out", 4 0;
S_0x193fd50 .scope module, "dmem" "DataMemory" 13 16, 14 1 0, S_0x193fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "idx";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 32 "read_data_out";
v0x193ffb0_0 .net *"_ivl_0", 31 0, L_0x1955570;  1 drivers
v0x19400b0_0 .net/2u *"_ivl_3", 7 0, L_0x1955670;  1 drivers
v0x1940190_0 .net/2u *"_ivl_4", 8 0, L_0x1955740;  1 drivers
L_0x7fce4cadc0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1940280_0 .net/2u *"_ivl_7", 0 0, L_0x7fce4cadc0f0;  1 drivers
v0x1940360_0 .net/2u "clk", 0 0, v0x1941780_0;  alias, 1 drivers
v0x1940470_0 .net/2u "idx", 31 0, L_0x1954d40;  alias, 1 drivers
v0x1940550 .array "mem", 0 128, 31 0;
v0x1940610_0 .net/2u "read_data_out", 31 0, L_0x1955880;  alias, 1 drivers
v0x19406f0_0 .net/2u "write_data", 31 0, L_0x1954de0;  alias, 1 drivers
v0x19407d0_0 .net/2u "write_enable", 0 0, L_0x19551f0;  alias, 1 drivers
L_0x1955570 .array/port v0x1940550, L_0x1955740;
L_0x1955670 .part L_0x1954d40, 2, 8;
L_0x1955740 .concat [ 8 1 0 0], L_0x1955670, L_0x7fce4cadc0f0;
L_0x1955880 .cast/2 32, L_0x1955570;
    .scope S_0x191d8d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19386d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1937fa0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1938060_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1938270_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1938350_0, 0, 5;
    %end;
    .thread T_5, $init;
    .scope S_0x191d8d0;
T_6 ;
    %wait E_0x188e740;
    %load/vec4 v0x1938140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1937fa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1938060_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1938510_0;
    %load/vec4 v0x1938060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x19385f0_0;
    %load/vec4 v0x1938060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1937fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1937fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1938270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1938510_0;
    %load/vec4 v0x1938270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x19385f0_0;
    %load/vec4 v0x1938270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.4, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1937fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x1937dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1937fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1937fa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1937fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
T_6.8 ;
    %load/vec4 v0x1937fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1937fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x1937dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1937fa0_0, 0;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19386d0_0, 0;
T_6.11 ;
T_6.1 ;
    %load/vec4 v0x1938270_0;
    %assign/vec4 v0x1938350_0, 0;
    %load/vec4 v0x1938060_0;
    %assign/vec4 v0x1938270_0, 0;
    %load/vec4 v0x1938430_0;
    %assign/vec4 v0x1938060_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x19395b0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1939e10_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x19395b0;
T_8 ;
    %wait E_0x1921e60;
    %load/vec4 v0x1939c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x1939b20_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x1939d30_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x1939e10_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1938b20;
T_9 ;
    %vpi_func 8 11 "$fopen" 32, "gcd.bin", "rb" {0 0 0};
    %store/vec4 v0x19391f0_0, 0, 32;
    %vpi_func 8 12 "$fread" 32, v0x1939490, v0x19391f0_0 {0 0 0};
    %store/vec4 v0x19392d0_0, 0, 32;
    %vpi_call/w 8 13 "$fclose", v0x19391f0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x19388d0;
T_10 ;
    %pushi/vec4 318767104, 0, 32;
    %store/vec4 v0x193a180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193a470_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x19388d0;
T_11 ;
    %wait E_0x1921e60;
    %load/vec4 v0x193a620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x193a180_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x193a220_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x193a180_0, 0;
    %load/vec4 v0x193a620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x193a470_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x193a530_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %assign/vec4 v0x193a470_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x193b240;
T_12 ;
    %wait E_0x1921e60;
    %load/vec4 v0x193beb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x193bf90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x193bdd0_0;
    %load/vec4 v0x193bf90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x193b960, 0, 4;
T_12.2 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x193a7e0;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x193c270_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193ceb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193d080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193c670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193d230_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x193ccf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193c170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193c820_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x193c4d0_0, 0, 2;
    %end;
    .thread T_13, $init;
    .scope S_0x193a7e0;
T_14 ;
    %wait E_0x1921e60;
    %load/vec4 v0x193c5b0_0;
    %parti/u 3, 58, 32;
    %assign/vec4 v0x193c270_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 41, 32;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x193cc10_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x193cf90_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x193ceb0_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 40, 32;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x193d140_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x193d140_0;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x193d080_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 32, 7, 32;
    %assign/vec4 v0x193c670_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 42, 32;
    %assign/vec4 v0x193d230_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 5, 43, 32;
    %assign/vec4 v0x193ccf0_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 39, 32;
    %assign/vec4 v0x193c170_0, 0;
    %load/vec4 v0x193cc10_0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 32, 7, 32;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x193c820_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 3, 32;
    %assign/vec4 v0x193c970_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 2, 32;
    %assign/vec4 v0x193c350_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 4, 32;
    %assign/vec4 v0x193cdd0_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 6, 32;
    %assign/vec4 v0x193ca50_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 1, 5, 32;
    %assign/vec4 v0x193cb30_0, 0;
    %load/vec4 v0x193c5b0_0;
    %parti/u 2, 0, 32;
    %assign/vec4 v0x193c4d0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x193d890;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193e700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193f740_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x193f320_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193ede0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193eb90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193efa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193f4e0_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x193d890;
T_16 ;
    %wait E_0x1921e60;
    %load/vec4 v0x193f240_0;
    %assign/vec4 v0x193f320_0, 0;
    %load/vec4 v0x193f680_0;
    %assign/vec4 v0x193f740_0, 0;
    %load/vec4 v0x193eec0_0;
    %assign/vec4 v0x193efa0_0, 0;
    %load/vec4 v0x193f080_0;
    %assign/vec4 v0x193f160_0, 0;
    %load/vec4 v0x193f400_0;
    %assign/vec4 v0x193f4e0_0, 0;
    %load/vec4 v0x193e660_0;
    %assign/vec4 v0x193e700_0, 0;
    %load/vec4 v0x193ed00_0;
    %load/vec4 v0x193e7e0_0;
    %load/vec4 v0x193e5a0_0;
    %load/vec4 v0x193e660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %and;
    %or;
    %assign/vec4 v0x193ede0_0, 0;
    %load/vec4 v0x193eab0_0;
    %assign/vec4 v0x193eb90_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x193fd50;
T_17 ;
    %pushi/vec4 96, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1940550, 4, 0;
    %pushi/vec4 300588, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1940550, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x193fd50;
T_18 ;
    %wait E_0x1921e60;
    %load/vec4 v0x19407d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x19406f0_0;
    %load/vec4 v0x1940470_0;
    %parti/s 8, 2, 3;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1940550, 0, 4;
    %vpi_call/w 14 19 "$display", "MEM: write [%h]=%d", v0x1940470_0, v0x19406f0_0 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x193fbc0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1941130_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1941210_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1940fe0_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0x193fbc0;
T_20 ;
    %wait E_0x1921e60;
    %load/vec4 v0x1940e10_0;
    %assign/vec4 v0x1941130_0, 0;
    %load/vec4 v0x1940d50_0;
    %assign/vec4 v0x1941210_0, 0;
    %load/vec4 v0x1940ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x1940bc0_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x1940950_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v0x1940fe0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x18ac870;
T_21 ;
    %wait E_0x188e200;
    %load/vec4 v0x1941870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %vpi_call/w 6 189 "$display", "Breakpoint reached" {0 0 0};
    %vpi_call/w 6 190 "$finish" {0 0 0};
    %jmp T_21.2;
T_21.1 ;
    %vpi_call/w 6 193 "$display", "Illegal instruction - teminating" {0 0 0};
    %vpi_call/w 6 194 "$finish" {0 0 0};
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x18ac870;
T_22 ;
    %vpi_call/w 6 200 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 6 201 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1941780_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x18ac870;
T_23 ;
    %delay 2, 0;
    %load/vec4 v0x1941780_0;
    %inv;
    %store/vec4 v0x1941780_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x18ac870;
T_24 ;
    %delay 10000, 0;
    %vpi_call/w 6 208 "$finish" {0 0 0};
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "alu/alu.sv";
    "decode/decode.sv";
    "support/hazard_unit.sv";
    "test_pipeline_cpu.sv";
    "pipeline/stage_1_fetch.sv";
    "memory/instruction_memory.sv";
    "register/program_counter.sv";
    "pipeline/stage_2_decode.sv";
    "register/gp_register_file.sv";
    "pipeline/stage_3_exec.sv";
    "pipeline/stage_4_mem.sv";
    "memory/data_memory.sv";
