---
title: CV - Yannick Uhlmann
---

### education

2018 - present
:   PhD student at E&D (Reutlingen University) in the Electronic Design 
Automation research group under Professor Scheible.

October 2017
:   Master of Science (M.Sc) in Power and Micro Electronics. Thesis at
Robert Bosch Center for Power Electronics (now E&D): 
_"Concepts for Visual Input of Expert Knowledge on Procedural IC Sizing"_

2015 - 2017
:   Power and Micro electronics at Reutlingen University.

August 2015
:   Bachelor of Engineering (B.Eng) in Computer Engineering. 
Thesis at Ebersp채cher Electronics:
_"Implementierung und Aufbau eines Testsystems f체r CAN und FlexRay Interfaces"_
(Implementation and Setup of a test system for CAN and FlexRay interfaces)

2010 - 2015
:   Computer Engineering at University of Applied Sciences Esslingen.

### experience

November 2016 - March 2017
:   Research Assistant at Robert Bosch Center for Power Electronics in the
Electronic Design Automation research group.

November 2014 - March 2015
:   Term Paper Project at University of Applied Sciences Esslingen:
_"Entwicklung einer C++-App zur Steuering von HomeMatic-Ger채ten f체r die Hausautomatisierung"_ 
(Implementation of a C++ app to control of HomeMatic devices for home automation)

February - June 2014
:   Semester abroad at Hanyang University in Seoul, South Korea.

August 2013 - January 2014
:   Internship at Thyssen-Krupp Elevator Innovations GmbH. 
CAN bus message dissector for readout of elevator controllers.

### publications and awards

October 2023
:   _"Integration of Spectre into an ML Pipeline for Modeling Analog Circuits"_ 
at CadenceLive Europe 2023 - Academic Track.

September 2023
:   _"Differentiable Neural Network Surrogate Models for gm/ID-based Analog IC
Sizing Optimization"_ at MLCAD 2023
[IEEE]()

January 2023
:   _"Procedural- and Reinforcement-Learning-Based Automation Methods for
Analog Integrated Circuit Sizing in the Electrical Design Space"_ in Advanced
Design Techniques and EDA Methodologies for Analog, RF and MM-Wave Circuit
Design [MDPI](https://www.mdpi.com/2079-9292/12/2/302)

November 2022
:   _"Reinforcement Learning Environment for Analog IC Sizing based on Cadence Spectre"_ 
at CadenceLive EMEA 2022 - Academic Track.

September 2022
:   _"Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical
Design Space and Sparse Rewards"_ at MLCAD 2022
[ACM](https://dl.acm.org/doi/10.1145/3551901.3556474)

July 2021
:   _"Machine Learning Based Procedural Circuit Sizing and DC Operating
Point Prediction"_ at SMACD 2021 
[IEEE](https://ieeexplore.ieee.org/document/9547948).

July 2019
:   _"A Generic Procedural Generator for Sizing of Analog Integrated Circuits"_ 
at PRIME 2019 [IEEE](https://ieeexplore.ieee.org/document/8787743) 
[DOI](http://dx.doi.org/10.1109/PRIME.2019.8787743).

May 2019
:   _"SPAM -- A SKILL Package Management System"_ 
at CDNLive EMEA 2019 - Academic Track.

May 2018
:   _"Visual Programming Environment for Cadence SKILL"_ 
at CDNLive 2018 - Academic Track.

May 2018
:   _Best Thesis Award_ from Cadence at CDNLive EMEA 2018.

### research interest

Machine Learning, Analog Circuit Design Automation

### see also

[Home](./index.html)
[E&D](https://www.electronics-and-drives.de/)
[LinkedIn](https://www.linkedin.com/in/yannick-uhlmann-b57024170/)
