# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:

F1:



![Exp2codei](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145954153/feb2cc0f-f8c0-4a83-b10c-5f263b896f71)




F2:

![Exp2codeii](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145954153/f0fbb31f-cc59-4556-930a-9518ca28ad48)



/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
OUTPUT:


Developed by: SANJAY KUMAR.B


RegisterNumber:  23004077





## RTL
F1:


![Exp2 f1](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145954153/178e1305-c530-4452-8222-52398438e1fb)


F2:


![Exp2 f2](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145954153/02d86aa8-6bdf-4d73-8425-4458c92b38ea)



## Timing Diagram
F1:


![Exp2 f1 timing](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145954153/29c4bad3-1934-46c2-ac5e-530868cc431a)



F2:


![Exp2 f1 timing](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145954153/501ba4e3-1422-4c44-9ea4-94eff5566dd1)




## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
