

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Nov 22 20:00:50 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.427 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   241601|   241601|  2.416 ms|  2.416 ms|  241601|  241601|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129   |conv2d_Pipeline_VITIS_LOOP_35_4   |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139  |conv2d_Pipeline_VITIS_LOOP_35_46  |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |   241600|   241600|       302|          -|          -|   800|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 15 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_29_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'sum_29_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_10_loc = alloca i64 1"   --->   Operation 18 'alloca' 'sum_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_22_4_loc = alloca i64 1"   --->   Operation 19 'alloca' 'sum_22_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 20 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln30 = store i10 0, i10 %indvar_flatten26" [lenet_support.cpp:30]   --->   Operation 21 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln30 = store i5 0, i5 %f" [lenet_support.cpp:30]   --->   Operation 22 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%store_ln30 = store i7 0, i7 %indvar_flatten" [lenet_support.cpp:30]   --->   Operation 23 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 24 [1/1] (0.40ns)   --->   "%store_ln30 = store i4 0, i4 %i" [lenet_support.cpp:30]   --->   Operation 24 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%store_ln30 = store i4 0, i4 %j" [lenet_support.cpp:30]   --->   Operation 25 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_35_4.0" [lenet_support.cpp:30]   --->   Operation 26 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_11 = load i4 %i"   --->   Operation 27 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%f_2 = load i5 %f" [lenet_support.cpp:30]   --->   Operation 28 'load' 'f_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i10 %indvar_flatten26" [lenet_support.cpp:30]   --->   Operation 29 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %f_2" [lenet_support.cpp:31]   --->   Operation 30 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.61ns)   --->   "%mul_ln31 = mul i11 %zext_ln31, i11 100" [lenet_support.cpp:31]   --->   Operation 31 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_11, i3 0"   --->   Operation 32 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 33 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_11, i1 0"   --->   Operation 34 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1"   --->   Operation 35 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i11 %p_shl1_cast, i11 %mul_ln31" [lenet_support.cpp:31]   --->   Operation 36 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%empty = add i11 %tmp, i11 %p_shl_cast" [lenet_support.cpp:31]   --->   Operation 37 'add' 'empty' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%icmp_ln30 = icmp_eq  i10 %indvar_flatten26_load, i10 800" [lenet_support.cpp:30]   --->   Operation 38 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln30 = add i10 %indvar_flatten26_load, i10 1" [lenet_support.cpp:30]   --->   Operation 39 'add' 'add_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc48, void %for.end50" [lenet_support.cpp:30]   --->   Operation 40 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [lenet_support.cpp:32]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [lenet_support.cpp:31]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%icmp_ln31 = icmp_eq  i7 %indvar_flatten_load, i7 50" [lenet_support.cpp:31]   --->   Operation 43 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.18ns)   --->   "%select_ln31 = select i1 %icmp_ln31, i4 0, i4 %i_11" [lenet_support.cpp:31]   --->   Operation 44 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_8)   --->   "%select_ln31_5 = select i1 %icmp_ln31, i4 0, i4 %j_load" [lenet_support.cpp:31]   --->   Operation 45 'select' 'select_ln31_5' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.71ns)   --->   "%add_ln30_2 = add i5 %f_2, i5 1" [lenet_support.cpp:30]   --->   Operation 46 'add' 'add_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i5 %add_ln30_2" [lenet_support.cpp:31]   --->   Operation 47 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.61ns)   --->   "%mul_ln31_1 = mul i11 %zext_ln31_1, i11 100" [lenet_support.cpp:31]   --->   Operation 48 'mul' 'mul_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln31_6 = select i1 %icmp_ln31, i11 %mul_ln31_1, i11 %mul_ln31" [lenet_support.cpp:31]   --->   Operation 49 'select' 'select_ln31_6' <Predicate = (!icmp_ln30)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_9)   --->   "%select_ln31_7 = select i1 %icmp_ln31, i11 %mul_ln31_1, i11 %empty" [lenet_support.cpp:31]   --->   Operation 50 'select' 'select_ln31_7' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.72ns)   --->   "%icmp_ln32 = icmp_ult  i4 %j_load, i4 10" [lenet_support.cpp:32]   --->   Operation 51 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.25ns)   --->   "%or_ln31 = or i1 %icmp_ln31, i1 %icmp_ln32" [lenet_support.cpp:31]   --->   Operation 52 'or' 'or_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.19ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i5 %add_ln30_2, i5 %f_2" [lenet_support.cpp:30]   --->   Operation 53 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.72ns)   --->   "%add_ln31 = add i4 %select_ln31, i4 1" [lenet_support.cpp:31]   --->   Operation 54 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln31_8 = select i1 %or_ln31, i4 %select_ln31_5, i4 0" [lenet_support.cpp:31]   --->   Operation 55 'select' 'select_ln31_8' <Predicate = (!icmp_ln30)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln31, i3 0" [lenet_support.cpp:31]   --->   Operation 56 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [lenet_support.cpp:31]   --->   Operation 57 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln31, i1 0" [lenet_support.cpp:31]   --->   Operation 58 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i5 %p_shl1_mid1" [lenet_support.cpp:31]   --->   Operation 59 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_mid1 = add i11 %p_shl1_cast_mid1, i11 %select_ln31_6" [lenet_support.cpp:31]   --->   Operation 60 'add' 'tmp_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%p_mid1 = add i11 %tmp_mid1, i11 %p_shl_cast_mid1" [lenet_support.cpp:31]   --->   Operation 61 'add' 'p_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln31_9 = select i1 %or_ln31, i11 %select_ln31_7, i11 %p_mid1" [lenet_support.cpp:31]   --->   Operation 62 'select' 'select_ln31_9' <Predicate = (!icmp_ln30)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.18ns)   --->   "%select_ln31_10 = select i1 %or_ln31, i4 %select_ln31, i4 %add_ln31" [lenet_support.cpp:31]   --->   Operation 63 'select' 'select_ln31_10' <Predicate = (!icmp_ln30)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d_Pipeline_VITIS_LOOP_35_4, i4 %select_ln31_10, i4 %select_ln31_8, i32 %input_r, i32 %sum_loc, i32 %sum_22_4_loc" [lenet_support.cpp:31]   --->   Operation 64 'call' 'targetBlock' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/1] (0.72ns)   --->   "%add_ln32 = add i4 %select_ln31_8, i4 2" [lenet_support.cpp:32]   --->   Operation 65 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln31_2 = add i7 %indvar_flatten_load, i7 1" [lenet_support.cpp:31]   --->   Operation 66 'add' 'add_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.32ns)   --->   "%select_ln31_11 = select i1 %icmp_ln31, i7 1, i7 %add_ln31_2" [lenet_support.cpp:31]   --->   Operation 67 'select' 'select_ln31_11' <Predicate = (!icmp_ln30)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.40ns)   --->   "%store_ln32 = store i10 %add_ln30, i10 %indvar_flatten26" [lenet_support.cpp:32]   --->   Operation 68 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 69 [1/1] (0.40ns)   --->   "%store_ln32 = store i5 %select_ln30, i5 %f" [lenet_support.cpp:32]   --->   Operation 69 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 70 [1/1] (0.40ns)   --->   "%store_ln32 = store i7 %select_ln31_11, i7 %indvar_flatten" [lenet_support.cpp:32]   --->   Operation 70 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 71 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 %select_ln31_10, i4 %i" [lenet_support.cpp:32]   --->   Operation 71 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %j" [lenet_support.cpp:32]   --->   Operation 72 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [lenet_support.cpp:46]   --->   Operation 73 'ret' 'ret_ln46' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d_Pipeline_VITIS_LOOP_35_4, i4 %select_ln31_10, i4 %select_ln31_8, i32 %input_r, i32 %sum_loc, i32 %sum_22_4_loc" [lenet_support.cpp:31]   --->   Operation 74 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.12>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 75 'load' 'sum_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sum_22_4_loc_load = load i32 %sum_22_4_loc"   --->   Operation 76 'load' 'sum_22_4_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln35 = select i1 %targetBlock, i32 %sum_loc_load, i32 %sum_22_4_loc_load" [lenet_support.cpp:35]   --->   Operation 77 'select' 'select_ln35' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : [1/1] (0.79ns)   --->   Input mux for Operation 78 '%x_assign = fadd i32 %select_ln35, i32 0'
ST_4 : Operation 78 [4/4] (4.91ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 78 'fadd' 'x_assign' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln32 = or i4 %select_ln31_8, i4 1" [lenet_support.cpp:32]   --->   Operation 79 'or' 'or_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (0.00ns)   --->   "%targetBlock2 = call i1 @conv2d_Pipeline_VITIS_LOOP_35_46, i4 %select_ln31_10, i4 %or_ln32, i32 %input_r, i32 %sum_10_loc, i32 %sum_29_4_loc" [lenet_support.cpp:31]   --->   Operation 80 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 81 [3/4] (5.71ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 81 'fadd' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/2] (0.00ns)   --->   "%targetBlock2 = call i1 @conv2d_Pipeline_VITIS_LOOP_35_46, i4 %select_ln31_10, i4 %or_ln32, i32 %input_r, i32 %sum_10_loc, i32 %sum_29_4_loc" [lenet_support.cpp:31]   --->   Operation 82 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 83 [2/4] (5.71ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 83 'fadd' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sum_10_loc_load = load i32 %sum_10_loc"   --->   Operation 84 'load' 'sum_10_loc_load' <Predicate = (targetBlock2)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sum_29_4_loc_load = load i32 %sum_29_4_loc"   --->   Operation 85 'load' 'sum_29_4_loc_load' <Predicate = (!targetBlock2)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.41ns)   --->   "%select_ln35_2 = select i1 %targetBlock2, i32 %sum_10_loc_load, i32 %sum_29_4_loc_load" [lenet_support.cpp:35]   --->   Operation 86 'select' 'select_ln35_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 87 '%x_assign_2 = fadd i32 %select_ln35_2, i32 0'
ST_6 : Operation 87 [4/4] (4.91ns)   --->   "%x_assign_2 = fadd i32 %select_ln35_2, i32 0" [lenet_support.cpp:42]   --->   Operation 87 'fadd' 'x_assign_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.71>
ST_7 : Operation 88 [1/4] (5.71ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 88 'fadd' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [3/4] (5.71ns)   --->   "%x_assign_2 = fadd i32 %select_ln35_2, i32 0" [lenet_support.cpp:42]   --->   Operation 89 'fadd' 'x_assign_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.71>
ST_8 : [1/1] (0.71ns)   --->   Input mux for Operation 90 '%tmp_32 = fcmp_ogt  i32 %x_assign, i32 0'
ST_8 : Operation 90 [2/2] (1.85ns)   --->   "%tmp_32 = fcmp_ogt  i32 %x_assign, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 90 'fcmp' 'tmp_32' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/4] (5.71ns)   --->   "%x_assign_2 = fadd i32 %select_ln35_2, i32 0" [lenet_support.cpp:42]   --->   Operation 91 'fadd' 'x_assign_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %select_ln31_8" [lenet_support.cpp:32]   --->   Operation 92 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %x_assign" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 93 'bitcast' 'bitcast_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6, i32 23, i32 30" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 94 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i32 %bitcast_ln6" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 95 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln6 = icmp_ne  i8 %tmp_s, i8 255" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 96 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.88ns)   --->   "%icmp_ln6_9 = icmp_eq  i23 %trunc_ln6, i23 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 97 'icmp' 'icmp_ln6_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%or_ln6 = or i1 %icmp_ln6_9, i1 %icmp_ln6" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 98 'or' 'or_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/2] (2.57ns)   --->   "%tmp_32 = fcmp_ogt  i32 %x_assign, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 99 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%and_ln6 = and i1 %or_ln6, i1 %tmp_32" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 100 'and' 'and_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln6 = select i1 %and_ln6, i32 %x_assign, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 101 'select' 'select_ln6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.75ns)   --->   "%add_ln42 = add i11 %zext_ln32, i11 %select_ln31_9" [lenet_support.cpp:42]   --->   Operation 102 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %add_ln42" [lenet_support.cpp:42]   --->   Operation 103 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln42" [lenet_support.cpp:42]   --->   Operation 104 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.09ns)   --->   "%store_ln42 = store i32 %select_ln6, i11 %output_addr" [lenet_support.cpp:42]   --->   Operation 105 'store' 'store_ln42' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %or_ln32" [lenet_support.cpp:35]   --->   Operation 106 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/4] (5.71ns)   --->   "%x_assign_2 = fadd i32 %select_ln35_2, i32 0" [lenet_support.cpp:42]   --->   Operation 107 'fadd' 'x_assign_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.75ns)   --->   "%add_ln42_2 = add i11 %zext_ln35, i11 %select_ln31_9" [lenet_support.cpp:42]   --->   Operation 108 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.57>
ST_10 : [1/1] (0.71ns)   --->   Input mux for Operation 109 '%tmp_34 = fcmp_ogt  i32 %x_assign_2, i32 0'
ST_10 : Operation 109 [2/2] (1.85ns)   --->   "%tmp_34 = fcmp_ogt  i32 %x_assign_2, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 109 'fcmp' 'tmp_34' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.08>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lenet_support.cpp:32]   --->   Operation 113 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln6_4 = bitcast i32 %x_assign_2" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 114 'bitcast' 'bitcast_ln6_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6_4, i32 23, i32 30" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 115 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln6_4 = trunc i32 %bitcast_ln6_4" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 116 'trunc' 'trunc_ln6_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.70ns)   --->   "%icmp_ln6_10 = icmp_ne  i8 %tmp_33, i8 255" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 117 'icmp' 'icmp_ln6_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.88ns)   --->   "%icmp_ln6_11 = icmp_eq  i23 %trunc_ln6_4, i23 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 118 'icmp' 'icmp_ln6_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_2)   --->   "%or_ln6_4 = or i1 %icmp_ln6_11, i1 %icmp_ln6_10" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 119 'or' 'or_ln6_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/2] (2.57ns)   --->   "%tmp_34 = fcmp_ogt  i32 %x_assign_2, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 120 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_2)   --->   "%and_ln6_4 = and i1 %or_ln6_4, i1 %tmp_34" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 121 'and' 'and_ln6_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln6_2 = select i1 %and_ln6_4, i32 %x_assign_2, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 122 'select' 'select_ln6_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i11 %add_ln42_2" [lenet_support.cpp:42]   --->   Operation 123 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output_r, i64 0, i64 %zext_ln42_2" [lenet_support.cpp:42]   --->   Operation 124 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.09ns)   --->   "%store_ln42 = store i32 %select_ln6_2, i11 %output_addr_2" [lenet_support.cpp:42]   --->   Operation 125 'store' 'store_ln42' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_35_4.0" [lenet_support.cpp:32]   --->   Operation 126 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011111111111]
i                     (alloca           ) [ 011111111111]
indvar_flatten        (alloca           ) [ 011111111111]
f                     (alloca           ) [ 011111111111]
indvar_flatten26      (alloca           ) [ 011111111111]
sum_29_4_loc          (alloca           ) [ 001111111111]
sum_10_loc            (alloca           ) [ 001111111111]
sum_22_4_loc          (alloca           ) [ 001111111111]
sum_loc               (alloca           ) [ 001111111111]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
br_ln30               (br               ) [ 000000000000]
i_11                  (load             ) [ 000000000000]
f_2                   (load             ) [ 000000000000]
indvar_flatten26_load (load             ) [ 000000000000]
zext_ln31             (zext             ) [ 000000000000]
mul_ln31              (mul              ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl_cast            (zext             ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast           (zext             ) [ 000000000000]
tmp                   (add              ) [ 000000000000]
empty                 (add              ) [ 000000000000]
icmp_ln30             (icmp             ) [ 001111111111]
add_ln30              (add              ) [ 000000000000]
br_ln30               (br               ) [ 000000000000]
j_load                (load             ) [ 000000000000]
indvar_flatten_load   (load             ) [ 000000000000]
icmp_ln31             (icmp             ) [ 000000000000]
select_ln31           (select           ) [ 000000000000]
select_ln31_5         (select           ) [ 000000000000]
add_ln30_2            (add              ) [ 000000000000]
zext_ln31_1           (zext             ) [ 000000000000]
mul_ln31_1            (mul              ) [ 000000000000]
select_ln31_6         (select           ) [ 000000000000]
select_ln31_7         (select           ) [ 000000000000]
icmp_ln32             (icmp             ) [ 000000000000]
or_ln31               (or               ) [ 000000000000]
select_ln30           (select           ) [ 000000000000]
add_ln31              (add              ) [ 000000000000]
select_ln31_8         (select           ) [ 000111111100]
p_shl_mid1            (bitconcatenate   ) [ 000000000000]
p_shl_cast_mid1       (zext             ) [ 000000000000]
p_shl1_mid1           (bitconcatenate   ) [ 000000000000]
p_shl1_cast_mid1      (zext             ) [ 000000000000]
tmp_mid1              (add              ) [ 000000000000]
p_mid1                (add              ) [ 000000000000]
select_ln31_9         (select           ) [ 000111111100]
select_ln31_10        (select           ) [ 000111000000]
add_ln32              (add              ) [ 000000000000]
add_ln31_2            (add              ) [ 000000000000]
select_ln31_11        (select           ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
ret_ln46              (ret              ) [ 000000000000]
targetBlock           (call             ) [ 000010000000]
sum_loc_load          (load             ) [ 000000000000]
sum_22_4_loc_load     (load             ) [ 000000000000]
select_ln35           (select           ) [ 000001110000]
or_ln32               (or               ) [ 000001111100]
targetBlock2          (call             ) [ 000000100000]
sum_10_loc_load       (load             ) [ 000000000000]
sum_29_4_loc_load     (load             ) [ 000000000000]
select_ln35_2         (select           ) [ 000000011100]
x_assign              (fadd             ) [ 000000001100]
zext_ln32             (zext             ) [ 000000000000]
bitcast_ln6           (bitcast          ) [ 000000000000]
tmp_s                 (partselect       ) [ 000000000000]
trunc_ln6             (trunc            ) [ 000000000000]
icmp_ln6              (icmp             ) [ 000000000000]
icmp_ln6_9            (icmp             ) [ 000000000000]
or_ln6                (or               ) [ 000000000000]
tmp_32                (fcmp             ) [ 000000000000]
and_ln6               (and              ) [ 000000000000]
select_ln6            (select           ) [ 000000000000]
add_ln42              (add              ) [ 000000000000]
zext_ln42             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln42            (store            ) [ 000000000000]
zext_ln35             (zext             ) [ 000000000000]
x_assign_2            (fadd             ) [ 000000000011]
add_ln42_2            (add              ) [ 000000000011]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000]
specloopname_ln32     (specloopname     ) [ 000000000000]
bitcast_ln6_4         (bitcast          ) [ 000000000000]
tmp_33                (partselect       ) [ 000000000000]
trunc_ln6_4           (trunc            ) [ 000000000000]
icmp_ln6_10           (icmp             ) [ 000000000000]
icmp_ln6_11           (icmp             ) [ 000000000000]
or_ln6_4              (or               ) [ 000000000000]
tmp_34                (fcmp             ) [ 000000000000]
and_ln6_4             (and              ) [ 000000000000]
select_ln6_2          (select           ) [ 000000000000]
zext_ln42_2           (zext             ) [ 000000000000]
output_addr_2         (getelementptr    ) [ 000000000000]
store_ln42            (store            ) [ 000000000000]
br_ln32               (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_35_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_35_46"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="f_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten26_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sum_29_4_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_29_4_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sum_10_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_10_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sum_22_4_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_22_4_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sum_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/9 store_ln42/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="32" slack="0"/>
<pin id="134" dir="0" index="4" bw="32" slack="1"/>
<pin id="135" dir="0" index="5" bw="32" slack="1"/>
<pin id="136" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="2"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="0" index="4" bw="32" slack="3"/>
<pin id="145" dir="0" index="5" bw="32" slack="3"/>
<pin id="146" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock2/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/4 x_assign_2/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_32/8 tmp_34/10 "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln30_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln30_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln30_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln30_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln30_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_11_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="f_2_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="1"/>
<pin id="194" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten26_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln31_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mul_ln31_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_shl_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_shl1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_shl1_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="empty_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln30_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln30_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln31_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln31_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln31_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln30_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln31_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mul_ln31_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln31_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="0" index="2" bw="11" slack="0"/>
<pin id="304" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_6/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln31_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="11" slack="0"/>
<pin id="311" dir="0" index="2" bw="11" slack="0"/>
<pin id="312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_7/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln32_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln31_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln30_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln31_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln31_8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_8/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl_mid1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl_cast_mid1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_shl1_mid1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_shl1_cast_mid1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_mid1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_mid1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln31_9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="11" slack="0"/>
<pin id="390" dir="0" index="2" bw="11" slack="0"/>
<pin id="391" dir="1" index="3" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_9/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln31_10_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_10/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln32_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln31_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln31_11_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_11/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln32_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="1"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln32_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="1"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln32_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="1"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln32_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="1"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln32_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="1"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sum_loc_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="3"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sum_22_4_loc_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="3"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_22_4_loc_load/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln35_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln32_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sum_10_loc_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="5"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_10_loc_load/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sum_29_4_loc_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="5"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_29_4_loc_load/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln35_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln32_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="7"/>
<pin id="485" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="bitcast_ln6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln6/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln6_9_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="23" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_9/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln42_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="11" slack="7"/>
<pin id="540" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln42_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln35_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="5"/>
<pin id="549" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln42_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="7"/>
<pin id="553" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="bitcast_ln6_4_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="2"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln6_4/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_33_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln6_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_4/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln6_10_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_10/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln6_11_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="23" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_11/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln6_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_4/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="and_ln6_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6_4/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln6_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_2/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln42_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="2"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/11 "/>
</bind>
</comp>

<comp id="610" class="1005" name="j_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="617" class="1005" name="i_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="631" class="1005" name="f_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="638" class="1005" name="indvar_flatten26_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="645" class="1005" name="sum_29_4_loc_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="3"/>
<pin id="647" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_29_4_loc "/>
</bind>
</comp>

<comp id="651" class="1005" name="sum_10_loc_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="3"/>
<pin id="653" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_10_loc "/>
</bind>
</comp>

<comp id="657" class="1005" name="sum_22_4_loc_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_22_4_loc "/>
</bind>
</comp>

<comp id="663" class="1005" name="sum_loc_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="672" class="1005" name="select_ln31_8_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_8 "/>
</bind>
</comp>

<comp id="679" class="1005" name="select_ln31_9_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="7"/>
<pin id="681" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="select_ln31_9 "/>
</bind>
</comp>

<comp id="685" class="1005" name="select_ln31_10_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_10 "/>
</bind>
</comp>

<comp id="691" class="1005" name="targetBlock_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln35_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="701" class="1005" name="or_ln32_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="1"/>
<pin id="703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln32 "/>
</bind>
</comp>

<comp id="707" class="1005" name="targetBlock2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock2 "/>
</bind>
</comp>

<comp id="712" class="1005" name="select_ln35_2_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="717" class="1005" name="add_ln42_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="2"/>
<pin id="719" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln42_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="149" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="189" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="189" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="202" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="216" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="195" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="195" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="189" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="262" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="256" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="192" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="262" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="202" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="262" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="294" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="238" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="256" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="262" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="262" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="284" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="192" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="268" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="322" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="276" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="350"><net_src comp="342" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="336" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="336" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="24" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="300" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="359" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="322" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="308" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="381" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="322" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="268" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="336" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="408"><net_src comp="342" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="259" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="262" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="250" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="328" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="416" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="395" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="404" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="460"><net_src comp="449" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="468"><net_src comp="463" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="480"><net_src comp="469" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="482"><net_src comp="475" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="489"><net_src comp="159" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="486" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="490" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="500" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="154" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="159" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="44" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="528" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="541"><net_src comp="483" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="159" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="48" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="50" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="555" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="559" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="54" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="569" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="56" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="154" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="159" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="605"><net_src comp="597" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="609"><net_src comp="606" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="613"><net_src comp="72" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="620"><net_src comp="76" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="627"><net_src comp="80" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="634"><net_src comp="84" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="641"><net_src comp="88" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="648"><net_src comp="92" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="654"><net_src comp="96" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="660"><net_src comp="100" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="666"><net_src comp="104" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="675"><net_src comp="342" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="682"><net_src comp="387" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="688"><net_src comp="395" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="694"><net_src comp="129" pin="6"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="699"><net_src comp="455" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="704"><net_src comp="463" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="710"><net_src comp="139" pin="6"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="715"><net_src comp="475" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="720"><net_src comp="550" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="606" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 11 }
 - Input state : 
	Port: conv2d : input_r | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 2
		zext_ln31 : 1
		mul_ln31 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp : 3
		empty : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		icmp_ln31 : 1
		select_ln31 : 2
		select_ln31_5 : 2
		add_ln30_2 : 1
		zext_ln31_1 : 2
		mul_ln31_1 : 3
		select_ln31_6 : 4
		select_ln31_7 : 5
		icmp_ln32 : 1
		or_ln31 : 2
		select_ln30 : 2
		add_ln31 : 3
		select_ln31_8 : 2
		p_shl_mid1 : 4
		p_shl_cast_mid1 : 5
		p_shl1_mid1 : 4
		p_shl1_cast_mid1 : 5
		tmp_mid1 : 6
		p_mid1 : 7
		select_ln31_9 : 8
		select_ln31_10 : 4
		targetBlock : 5
		add_ln32 : 3
		add_ln31_2 : 1
		select_ln31_11 : 2
		store_ln32 : 2
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 5
		store_ln32 : 4
	State 3
	State 4
		select_ln35 : 1
		x_assign : 2
	State 5
	State 6
		select_ln35_2 : 1
		x_assign_2 : 2
	State 7
	State 8
	State 9
		tmp_s : 1
		trunc_ln6 : 1
		icmp_ln6 : 2
		icmp_ln6_9 : 2
		or_ln6 : 3
		and_ln6 : 3
		select_ln6 : 3
		add_ln42 : 1
		zext_ln42 : 2
		output_addr : 3
		store_ln42 : 4
		add_ln42_2 : 1
	State 10
	State 11
		tmp_33 : 1
		trunc_ln6_4 : 1
		icmp_ln6_10 : 2
		icmp_ln6_11 : 2
		or_ln6_4 : 3
		and_ln6_4 : 3
		select_ln6_2 : 3
		output_addr_2 : 1
		store_ln42 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 |    5    | 4.41771 |   1078  |   805   |
|          | grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139 |    5    | 4.41771 |   1078  |   837   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_149                 |    2    |    0    |   227   |   218   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              select_ln31_fu_268             |    0    |    0    |    0    |    4    |
|          |             select_ln31_5_fu_276            |    0    |    0    |    0    |    4    |
|          |             select_ln31_6_fu_300            |    0    |    0    |    0    |    10   |
|          |             select_ln31_7_fu_308            |    0    |    0    |    0    |    10   |
|          |              select_ln30_fu_328             |    0    |    0    |    0    |    5    |
|          |             select_ln31_8_fu_342            |    0    |    0    |    0    |    4    |
|  select  |             select_ln31_9_fu_387            |    0    |    0    |    0    |    10   |
|          |            select_ln31_10_fu_395            |    0    |    0    |    0    |    4    |
|          |            select_ln31_11_fu_416            |    0    |    0    |    0    |    7    |
|          |              select_ln35_fu_455             |    0    |    0    |    0    |    32   |
|          |             select_ln35_2_fu_475            |    0    |    0    |    0    |    32   |
|          |              select_ln6_fu_528              |    0    |    0    |    0    |    32   |
|          |             select_ln6_2_fu_597             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_232                 |    0    |    0    |    0    |    17   |
|          |                 empty_fu_238                |    0    |    0    |    0    |    17   |
|          |               add_ln30_fu_250               |    0    |    0    |    0    |    17   |
|          |              add_ln30_2_fu_284              |    0    |    0    |    0    |    12   |
|          |               add_ln31_fu_336               |    0    |    0    |    0    |    12   |
|    add   |               tmp_mid1_fu_375               |    0    |    0    |    0    |    17   |
|          |                p_mid1_fu_381                |    0    |    0    |    0    |    17   |
|          |               add_ln32_fu_404               |    0    |    0    |    0    |    12   |
|          |              add_ln31_2_fu_410              |    0    |    0    |    0    |    14   |
|          |               add_ln42_fu_537               |    0    |    0    |    0    |    18   |
|          |              add_ln42_2_fu_550              |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln30_fu_244              |    0    |    0    |    0    |    17   |
|          |               icmp_ln31_fu_262              |    0    |    0    |    0    |    14   |
|          |               icmp_ln32_fu_316              |    0    |    0    |    0    |    12   |
|   icmp   |               icmp_ln6_fu_504               |    0    |    0    |    0    |    15   |
|          |              icmp_ln6_9_fu_510              |    0    |    0    |    0    |    30   |
|          |              icmp_ln6_10_fu_573             |    0    |    0    |    0    |    15   |
|          |              icmp_ln6_11_fu_579             |    0    |    0    |    0    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mul   |               mul_ln31_fu_202               |    0    |    0    |    0    |    40   |
|          |              mul_ln31_1_fu_294              |    0    |    0    |    0    |    40   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                or_ln31_fu_322               |    0    |    0    |    0    |    2    |
|    or    |                or_ln32_fu_463               |    0    |    0    |    0    |    0    |
|          |                or_ln6_fu_516                |    0    |    0    |    0    |    2    |
|          |               or_ln6_4_fu_585               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln6_fu_522               |    0    |    0    |    0    |    2    |
|          |               and_ln6_4_fu_591              |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                  grp_fu_154                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln31_fu_198              |    0    |    0    |    0    |    0    |
|          |              p_shl_cast_fu_216              |    0    |    0    |    0    |    0    |
|          |              p_shl1_cast_fu_228             |    0    |    0    |    0    |    0    |
|          |              zext_ln31_1_fu_290             |    0    |    0    |    0    |    0    |
|   zext   |            p_shl_cast_mid1_fu_359           |    0    |    0    |    0    |    0    |
|          |           p_shl1_cast_mid1_fu_371           |    0    |    0    |    0    |    0    |
|          |               zext_ln32_fu_483              |    0    |    0    |    0    |    0    |
|          |               zext_ln42_fu_542              |    0    |    0    |    0    |    0    |
|          |               zext_ln35_fu_547              |    0    |    0    |    0    |    0    |
|          |              zext_ln42_2_fu_606             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 p_shl_fu_208                |    0    |    0    |    0    |    0    |
|bitconcatenate|                p_shl1_fu_220                |    0    |    0    |    0    |    0    |
|          |              p_shl_mid1_fu_351              |    0    |    0    |    0    |    0    |
|          |              p_shl1_mid1_fu_363             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|                 tmp_s_fu_490                |    0    |    0    |    0    |    0    |
|          |                tmp_33_fu_559                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln6_fu_500              |    0    |    0    |    0    |    0    |
|          |              trunc_ln6_4_fu_569             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    12   | 8.83543 |   2383  |   2440  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln42_2_reg_717   |   11   |
|        f_reg_631       |    5   |
|        i_reg_617       |    4   |
|indvar_flatten26_reg_638|   10   |
| indvar_flatten_reg_624 |    7   |
|        j_reg_610       |    4   |
|     or_ln32_reg_701    |    4   |
|         reg_159        |   32   |
| select_ln31_10_reg_685 |    4   |
|  select_ln31_8_reg_672 |    4   |
|  select_ln31_9_reg_679 |   11   |
|  select_ln35_2_reg_712 |   32   |
|   select_ln35_reg_696  |   32   |
|   sum_10_loc_reg_651   |   32   |
|  sum_22_4_loc_reg_657  |   32   |
|  sum_29_4_loc_reg_645  |   32   |
|     sum_loc_reg_663    |   32   |
|  targetBlock2_reg_707  |    1   |
|   targetBlock_reg_691  |    1   |
+------------------------+--------+
|          Total         |   290  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_115              |  p0  |   2  |  11  |   22   ||    9    |
|              grp_access_fu_115              |  p1  |   2  |  32  |   64   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 |  p1  |   2  |   4  |    8   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 |  p2  |   2  |   4  |    8   ||    9    |
| grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139 |  p2  |   2  |   4  |    8   ||    9    |
|                  grp_fu_149                 |  p0  |   4  |  32  |   128  ||    20   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   238  || 2.50057 ||    65   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    8   |  2383  |  2440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   65   |
|  Register |    -   |    -   |   290  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   11   |  2673  |  2505  |
+-----------+--------+--------+--------+--------+
