// Seed: 1316516592
module module_0;
  logic id_1;
  ;
  assign module_2.id_14 = 0;
  wand id_2 = 1;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
);
  wire id_3, id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    input wand id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14
);
  assign id_10 = 1;
  wire [-1 'h0 : 1] id_16;
  assign id_10 = id_4;
  localparam id_17 = 1;
  module_0 modCall_1 ();
endmodule
