<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>56899</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>175</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.399</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.601</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_2</twDest><twTotPathDel>11.722</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_2</twBEL></twPathDel><twLogDel>3.442</twLogDel><twRouteDel>8.280</twRouteDel><twTotDel>11.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.604</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_1</twDest><twTotPathDel>11.719</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_1</twBEL></twPathDel><twLogDel>3.442</twLogDel><twRouteDel>8.277</twRouteDel><twTotDel>11.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.757</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_2</twDest><twTotPathDel>11.566</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/Mmux_alu33_F</twBEL><twBEL>tester/Mmux_alu33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>tester/alu[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_2</twBEL></twPathDel><twLogDel>3.609</twLogDel><twRouteDel>7.957</twRouteDel><twTotDel>11.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.760</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_1</twDest><twTotPathDel>11.563</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/Mmux_alu33_F</twBEL><twBEL>tester/Mmux_alu33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>tester/alu[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_1</twBEL></twPathDel><twLogDel>3.609</twLogDel><twRouteDel>7.954</twRouteDel><twTotDel>11.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.800</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_3</twDest><twTotPathDel>11.523</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_3</twBEL></twPathDel><twLogDel>3.442</twLogDel><twRouteDel>8.081</twRouteDel><twTotDel>11.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.804</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_4</twDest><twTotPathDel>11.519</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_4</twBEL></twPathDel><twLogDel>3.442</twLogDel><twRouteDel>8.077</twRouteDel><twTotDel>11.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.853</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_2</twDest><twTotPathDel>11.470</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_49_o</twComp><twBEL>tester/Mmux_alu19_G</twBEL><twBEL>tester/Mmux_alu19</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>tester/alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_2</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>8.068</twRouteDel><twTotDel>11.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.856</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_1</twDest><twTotPathDel>11.467</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_49_o</twComp><twBEL>tester/Mmux_alu19_G</twBEL><twBEL>tester/Mmux_alu19</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>tester/alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_1</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>8.065</twRouteDel><twTotDel>11.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.886</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_4</twDest><twTotPathDel>11.434</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>tester/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_4</twBEL></twPathDel><twLogDel>3.369</twLogDel><twRouteDel>8.065</twRouteDel><twTotDel>11.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.910</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd1_4</twDest><twTotPathDel>11.382</twTotPathDel><twClkSkew dest = "0.590" src = "1.263">0.673</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>tester/N302</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>tester/M_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1_4</twBEL></twPathDel><twLogDel>3.398</twLogDel><twRouteDel>7.984</twRouteDel><twTotDel>11.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.932</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_4</twDest><twTotPathDel>11.388</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_4</twBEL></twPathDel><twLogDel>3.389</twLogDel><twRouteDel>7.999</twRouteDel><twTotDel>11.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.956</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_3</twDest><twTotPathDel>11.367</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/Mmux_alu33_F</twBEL><twBEL>tester/Mmux_alu33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>tester/alu[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_3</twBEL></twPathDel><twLogDel>3.609</twLogDel><twRouteDel>7.758</twRouteDel><twTotDel>11.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.960</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_4</twDest><twTotPathDel>11.363</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/Mmux_alu33_F</twBEL><twBEL>tester/Mmux_alu33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>tester/alu[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_4</twBEL></twPathDel><twLogDel>3.609</twLogDel><twRouteDel>7.754</twRouteDel><twTotDel>11.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.038</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_4</twDest><twTotPathDel>11.282</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N241</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;111_SW1_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>tester/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N241</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;111_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>tester/N134</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N241</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;111_SW3_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>tester/N260</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_4</twBEL></twPathDel><twLogDel>3.369</twLogDel><twRouteDel>7.913</twRouteDel><twTotDel>11.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.043</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_3</twDest><twTotPathDel>11.277</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>tester/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In_rt</twBEL><twBEL>tester/M_state_q_FSM_FFd2_3</twBEL></twPathDel><twLogDel>3.583</twLogDel><twRouteDel>7.694</twRouteDel><twTotDel>11.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.052</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_3</twDest><twTotPathDel>11.271</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_49_o</twComp><twBEL>tester/Mmux_alu19_G</twBEL><twBEL>tester/Mmux_alu19</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>tester/alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_3</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>7.869</twRouteDel><twTotDel>11.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.054</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd4_1</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_4</twDest><twTotPathDel>11.905</twTotPathDel><twClkSkew dest = "0.618" src = "0.624">0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd4_1</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tester/M_state_q_FSM_FFd4_1</twComp><twBEL>tester/M_state_q_FSM_FFd4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>tester/M_state_q_FSM_FFd4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_lut&lt;0&gt;</twBEL><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N284</twComp><twBEL>tester/Mmux_alu14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>tester/alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N241</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;111_SW3_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>tester/N260</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_4</twBEL></twPathDel><twLogDel>2.699</twLogDel><twRouteDel>9.206</twRouteDel><twTotDel>11.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.056</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_4</twDest><twTotPathDel>11.267</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_49_o</twComp><twBEL>tester/Mmux_alu19_G</twBEL><twBEL>tester/Mmux_alu19</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>tester/alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/Mmux_led_result211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>tester/Mmux_led_result21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_state_q_FSM_FFd3-In_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>tester/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_4</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>7.865</twRouteDel><twTotDel>11.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.066</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd1_4</twDest><twTotPathDel>11.226</twTotPathDel><twClkSkew dest = "0.590" src = "1.263">0.673</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/Mmux_alu33_F</twBEL><twBEL>tester/Mmux_alu33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>tester/alu[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>tester/N302</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>tester/M_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1_4</twBEL></twPathDel><twLogDel>3.565</twLogDel><twRouteDel>7.661</twRouteDel><twTotDel>11.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.075</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_2</twDest><twTotPathDel>11.248</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.522</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N207</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate61_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>tester/N139</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N207</twComp><twBEL>tester/Mmux_alu63</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>tester/alu[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N55</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_54_o&lt;15&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>tester/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N184</twComp><twBEL>tester/M_state_q_FSM_FFd4-In111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_2</twBEL></twPathDel><twLogDel>3.153</twLogDel><twRouteDel>8.095</twRouteDel><twTotDel>11.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.078</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3_1</twDest><twTotPathDel>11.245</twTotPathDel><twClkSkew dest = "0.621" src = "1.263">0.642</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.522</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N207</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate61_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>tester/N139</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N207</twComp><twBEL>tester/Mmux_alu63</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>tester/alu[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N55</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_54_o&lt;15&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>tester/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N184</twComp><twBEL>tester/M_state_q_FSM_FFd4-In111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3_1</twComp><twBEL>tester/M_state_q_FSM_FFd3_1</twBEL></twPathDel><twLogDel>3.153</twLogDel><twRouteDel>8.092</twRouteDel><twTotDel>11.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.078</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_2</twDest><twTotPathDel>11.242</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>tester/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_2</twBEL></twPathDel><twLogDel>3.369</twLogDel><twRouteDel>7.873</twRouteDel><twTotDel>11.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.088</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_4</twDest><twTotPathDel>11.232</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/Mmux_alu33_F</twBEL><twBEL>tester/Mmux_alu33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>tester/alu[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_4</twBEL></twPathDel><twLogDel>3.556</twLogDel><twRouteDel>7.676</twRouteDel><twTotDel>11.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.089</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_3</twDest><twTotPathDel>11.231</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2-In_rt</twBEL><twBEL>tester/M_state_q_FSM_FFd2_3</twBEL></twPathDel><twLogDel>3.603</twLogDel><twRouteDel>7.628</twRouteDel><twTotDel>11.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.105</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd1</twDest><twTotPathDel>11.187</twTotPathDel><twClkSkew dest = "0.590" src = "1.263">0.673</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd1</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>tester/N302</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>tester/M_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd1</twBEL></twPathDel><twLogDel>3.369</twLogDel><twRouteDel>7.818</twRouteDel><twTotDel>11.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.115</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd1_2</twDest><twTotPathDel>11.177</twTotPathDel><twClkSkew dest = "0.590" src = "1.263">0.673</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd1_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>tester/N302</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>tester/M_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1_2</twBEL></twPathDel><twLogDel>3.398</twLogDel><twRouteDel>7.779</twRouteDel><twTotDel>11.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.124</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd2_2</twDest><twTotPathDel>11.196</twTotPathDel><twClkSkew dest = "0.618" src = "1.263">0.645</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd2_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp><twBEL>tester/M_state_q_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>tester/M_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd2_4</twComp><twBEL>tester/M_state_q_FSM_FFd2_2</twBEL></twPathDel><twLogDel>3.389</twLogDel><twRouteDel>7.807</twRouteDel><twTotDel>11.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.134</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4_1</twDest><twTotPathDel>11.168</twTotPathDel><twClkSkew dest = "0.600" src = "1.263">0.663</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>tester/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd4-In22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tester/M_state_q_FSM_FFd4_1</twComp><twBEL>tester/M_state_q_FSM_FFd4-In10_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd4_1</twComp><twBEL>tester/M_state_q_FSM_FFd4_1</twBEL></twPathDel><twLogDel>3.538</twLogDel><twRouteDel>7.630</twRouteDel><twTotDel>11.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.137</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd1_1</twDest><twTotPathDel>11.155</twTotPathDel><twClkSkew dest = "0.590" src = "1.263">0.673</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd1_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_3_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>tester/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N52</twComp><twBEL>tester/M_toggle_q_PWR_3_o_equal_44_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>tester/M_toggle_q_PWR_3_o_equal_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>tester/N302</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>tester/M_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_state_q_FSM_FFd1_1</twBEL></twPathDel><twLogDel>3.398</twLogDel><twRouteDel>7.757</twRouteDel><twTotDel>11.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.138</twSlack><twSrc BELType="FF">tester/M_toggle_q</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>11.163</twTotPathDel><twClkSkew dest = "0.599" src = "1.263">0.664</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_toggle_q</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X9Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X9Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>io_dip_0_IBUF</twComp><twBEL>tester/M_toggle_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>tester/M_toggle_q</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N262</twComp><twBEL>tester/Mmux_alu16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>tester/alu[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>tester/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd1_4</twComp><twBEL>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>tester/M_toggle_q_GND_3_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd4-In22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tester/M_state_q_FSM_FFd4_1</twComp><twBEL>tester/M_state_q_FSM_FFd4-In10_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>3.538</twLogDel><twRouteDel>7.625</twRouteDel><twTotDel>11.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_0_IBUF/CLK0" logResource="tester/M_toggle_q/CLK0" locationPin="ILOGIC_X9Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Tispwh" slack="18.134" period="20.000" constraintValue="10.000" deviceLimit="0.933" physResource="io_dip_0_IBUF/SR" logResource="tester/M_toggle_q/SR" locationPin="ILOGIC_X9Y60.SR" clockNet="M_reset_cond_out"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_0/CK" locationPin="SLICE_X12Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_1/CK" locationPin="SLICE_X12Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_2/CK" locationPin="SLICE_X12Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_3/CK" locationPin="SLICE_X12Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_4/CK" locationPin="SLICE_X12Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_5/CK" locationPin="SLICE_X12Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_6/CK" locationPin="SLICE_X12Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_7/CK" locationPin="SLICE_X12Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_8/CK" locationPin="SLICE_X12Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_9/CK" locationPin="SLICE_X12Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_10/CK" locationPin="SLICE_X12Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_11/CK" locationPin="SLICE_X12Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_12/CK" locationPin="SLICE_X12Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_13/CK" locationPin="SLICE_X12Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_14/CK" locationPin="SLICE_X12Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_15/CK" locationPin="SLICE_X12Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_16/CK" locationPin="SLICE_X12Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_17/CK" locationPin="SLICE_X12Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_18/CK" locationPin="SLICE_X12Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_19/CK" locationPin="SLICE_X12Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_20/CK" locationPin="SLICE_X12Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_21/CK" locationPin="SLICE_X12Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_22/CK" locationPin="SLICE_X12Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_23/CK" locationPin="SLICE_X12Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_24/CK" locationPin="SLICE_X12Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_25/CK" locationPin="SLICE_X12Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_26/CK" locationPin="SLICE_X12Y35.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>12.399</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>56899</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>838</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>12.399</twMinPer><twFootnote number="1" /><twMaxFreq>80.652</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 04 15:42:24 2019 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4551 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
