{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712293567309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712293567310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 23:06:07 2024 " "Processing started: Thu Apr  4 23:06:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712293567310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293567310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simd -c simd " "Command: quartus_map --read_settings_files=on --write_settings_files=off simd -c simd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293567310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712293567830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712293567830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_element_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_element_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_element_vec " "Found entity 1: alu_element_vec" {  } { { "alu_element_vec.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_element_vec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_element_vec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_element_vec_tb " "Found entity 1: alu_element_vec_tb" {  } { { "alu_element_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_scalar " "Found entity 1: alu_scalar" {  } { { "alu_scalar.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_scalar_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_scalar_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_scalar_tb " "Found entity 1: alu_scalar_tb" {  } { { "alu_scalar_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vec " "Found entity 1: alu_vec" {  } { { "alu_vec.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575515 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 alu_vec_tb.sv(31) " "Verilog HDL Expression warning at alu_vec_tb.sv(31): truncated literal to match 32 bits" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712293575516 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 alu_vec_tb.sv(32) " "Verilog HDL Expression warning at alu_vec_tb.sv(32): truncated literal to match 32 bits" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712293575516 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 alu_vec_tb.sv(37) " "Verilog HDL Expression warning at alu_vec_tb.sv(37): truncated literal to match 32 bits" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712293575516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vec_tb " "Found entity 1: alu_vec_tb" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "branch_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/branch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "extend_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_vector_size.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_vector_size.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_vector_size " "Found entity 1: extend_vector_size" {  } { { "extend_vector_size.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_vector_size.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_addr_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_addr_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_addr_manager " "Found entity 1: mem_addr_manager" {  } { { "mem_addr_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_addr_manager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_addr_manager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_addr_manager_tb " "Found entity 1: mem_addr_manager_tb" {  } { { "mem_addr_manager_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_input_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_input_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_input_manager " "Found entity 1: mem_input_manager" {  } { { "mem_input_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_input_manager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_input_manager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_input_manager_tb " "Found entity 1: mem_input_manager_tb" {  } { { "mem_input_manager_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_output_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_output_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_output_manager " "Found entity 1: mem_output_manager" {  } { { "mem_output_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_output_manager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_output_manager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_output_manager_tb " "Found entity 1: mem_output_manager_tb" {  } { { "mem_output_manager_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar_rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar_rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_rf " "Found entity 1: scalar_rf" {  } { { "scalar_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar_rf_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar_rf_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_rf_tb " "Found entity 1: scalar_rf_tb" {  } { { "scalar_rf_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorial_rf " "Found entity 1: vectorial_rf" {  } { { "vectorial_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_rf_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_rf_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorial_rf_tb " "Found entity 1: vectorial_rf_tb" {  } { { "vectorial_rf_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/synthesis/flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags/synthesis/flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags/synthesis/flags.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/flags.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file flags/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "flags/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram7.v 1 1 " "Found 1 design units, including 1 entities, in source file ram7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram7 " "Found entity 1: ram7" {  } { { "ram7.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_mem datapath.sv(59) " "Verilog HDL Implicit Net warning at datapath.sv(59): created implicit net for \"clk_mem\"" {  } { { "datapath.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk datapath.sv(60) " "Verilog HDL Implicit Net warning at datapath.sv(60): created implicit net for \"clk\"" {  } { { "datapath.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R28_stall_count_probes top.sv(11) " "Verilog HDL Implicit Net warning at top.sv(11): created implicit net for \"R28_stall_count_probes\"" {  } { { "top.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R29_aritmetric_count_probes top.sv(16) " "Verilog HDL Implicit Net warning at top.sv(16): created implicit net for \"R29_aritmetric_count_probes\"" {  } { { "top.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R30_memory_count_probes top.sv(20) " "Verilog HDL Implicit Net warning at top.sv(20): created implicit net for \"R30_memory_count_probes\"" {  } { { "top.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R31_cicles_per_inst_probes top.sv(24) " "Verilog HDL Implicit Net warning at top.sv(24): created implicit net for \"R31_cicles_per_inst_probes\"" {  } { { "top.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712293575668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:cpu " "Elaborating entity \"datapath\" for hierarchy \"datapath:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clk datapath:cpu\|new_clk:frec_mem " "Elaborating entity \"new_clk\" for hierarchy \"datapath:cpu\|new_clk:frec_mem\"" {  } { { "datapath.sv" "frec_mem" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clk datapath:cpu\|new_clk:frec_clk " "Elaborating entity \"new_clk\" for hierarchy \"datapath:cpu\|new_clk:frec_clk\"" {  } { { "datapath.sv" "frec_clk" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extend_pc.sv 1 1 " "Using design file extend_pc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extend_pc " "Found entity 1: extend_pc" {  } { { "extend_pc.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712293575788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_pc datapath:cpu\|extend_pc:extend_pc_inst " "Elaborating entity \"extend_pc\" for hierarchy \"datapath:cpu\|extend_pc:extend_pc_inst\"" {  } { { "datapath.sv" "extend_pc_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:cpu\|mux_2to1:mux_inst " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:cpu\|mux_2to1:mux_inst\"" {  } { { "datapath.sv" "mux_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:cpu\|pc:pc_if " "Elaborating entity \"pc\" for hierarchy \"datapath:cpu\|pc:pc_if\"" {  } { { "datapath.sv" "pc_if" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_temp pc.sv(10) " "Verilog HDL or VHDL warning at pc.sv(10): object \"pc_temp\" assigned a value but never read" {  } { { "pc.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712293575803 "|top|datapath:cpu|pc:pc_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:cpu\|adder:adder_if " "Elaborating entity \"adder\" for hierarchy \"datapath:cpu\|adder:adder_if\"" {  } { { "datapath.sv" "adder_if" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom datapath:cpu\|rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"datapath:cpu\|rom:rom_inst\"" {  } { { "datapath.sv" "rom_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction.mif " "Parameter \"init_file\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293575888 ""}  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712293575888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1g1 " "Found entity 1: altsyncram_v1g1" {  } { { "db/altsyncram_v1g1.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_v1g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293575937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293575937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1g1 datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_v1g1:auto_generated " "Elaborating entity \"altsyncram_v1g1\" for hierarchy \"datapath:cpu\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_v1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575937 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 122 C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/instruction.mif " "Memory depth (256) in the design file differs from memory depth (122) in the Memory Initialization File \"C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/instruction.mif\" -- setting initial value for remaining addresses to 0" {  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712293575942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id datapath:cpu\|segment_if_id:if_id_inst " "Elaborating entity \"segment_if_id\" for hierarchy \"datapath:cpu\|segment_if_id:if_id_inst\"" {  } { { "datapath.sv" "if_id_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath:cpu\|control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"datapath:cpu\|control_unit:control_unit_inst\"" {  } { { "datapath.sv" "control_unit_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293575975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(58) " "Verilog HDL assignment warning at control_unit.sv(58): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575977 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(90) " "Verilog HDL assignment warning at control_unit.sv(90): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575978 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(97) " "Verilog HDL assignment warning at control_unit.sv(97): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575978 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(105) " "Verilog HDL assignment warning at control_unit.sv(105): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575978 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(112) " "Verilog HDL assignment warning at control_unit.sv(112): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575978 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(119) " "Verilog HDL assignment warning at control_unit.sv(119): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575978 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(146) " "Verilog HDL assignment warning at control_unit.sv(146): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575979 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(175) " "Verilog HDL assignment warning at control_unit.sv(175): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575979 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(203) " "Verilog HDL assignment warning at control_unit.sv(203): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575979 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(212) " "Verilog HDL assignment warning at control_unit.sv(212): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575982 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(240) " "Verilog HDL assignment warning at control_unit.sv(240): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575982 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(288) " "Verilog HDL assignment warning at control_unit.sv(288): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575983 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(356) " "Verilog HDL assignment warning at control_unit.sv(356): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575984 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(373) " "Verilog HDL assignment warning at control_unit.sv(373): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575984 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(454) " "Verilog HDL assignment warning at control_unit.sv(454): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575986 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(483) " "Verilog HDL assignment warning at control_unit.sv(483): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575986 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(500) " "Verilog HDL assignment warning at control_unit.sv(500): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575987 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(529) " "Verilog HDL assignment warning at control_unit.sv(529): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575987 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(547) " "Verilog HDL assignment warning at control_unit.sv(547): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575988 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(576) " "Verilog HDL assignment warning at control_unit.sv(576): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293575988 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpV\[0\] control_unit.sv(545) " "Inferred latch for \"ALUOpV\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpV\[1\] control_unit.sv(545) " "Inferred latch for \"ALUOpV\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpV\[2\] control_unit.sv(545) " "Inferred latch for \"ALUOpV\[2\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[0\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[1\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[2\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[2\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[3\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[3\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[4\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[4\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576002 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[5\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[5\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[6\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[6\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[7\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[7\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[8\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[8\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[9\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[9\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[10\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[10\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[11\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[11\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[12\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[12\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[13\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[13\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576003 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[14\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[14\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[15\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[15\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[16\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[16\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[17\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[17\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[18\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count\[18\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[0\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[1\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[2\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[2\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[3\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[3\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576004 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[4\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[4\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[5\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[5\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[6\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[6\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[7\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[7\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[8\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[8\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[9\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[9\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[10\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[10\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[11\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[11\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[12\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[12\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[13\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[13\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576005 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[14\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[14\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[15\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[15\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[16\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[16\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[17\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[17\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[18\] control_unit.sv(545) " "Inferred latch for \"aritmetric_count_temp\[18\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDest\[0\] control_unit.sv(545) " "Inferred latch for \"RegDest\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDest\[1\] control_unit.sv(545) " "Inferred latch for \"RegDest\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[0\] control_unit.sv(545) " "Inferred latch for \"RegSrc1\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[1\] control_unit.sv(545) " "Inferred latch for \"RegSrc1\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control_unit.sv(545) " "Inferred latch for \"ImmSrc\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control_unit.sv(545) " "Inferred latch for \"ImmSrc\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576006 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_flag control_unit.sv(545) " "Inferred latch for \"operand_flag\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.sv(545) " "Inferred latch for \"ALUSrc\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagRDSrc control_unit.sv(545) " "Inferred latch for \"FlagRDSrc\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control_unit.sv(545) " "Inferred latch for \"MemToReg\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteV control_unit.sv(545) " "Inferred latch for \"RegWriteV\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteS control_unit.sv(545) " "Inferred latch for \"RegWriteS\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataSrc control_unit.sv(545) " "Inferred latch for \"WriteDataSrc\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnableWrite control_unit.sv(545) " "Inferred latch for \"EnableWrite\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnableRead control_unit.sv(545) " "Inferred latch for \"EnableRead\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576007 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.sv(545) " "Inferred latch for \"MemWrite\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_unit.sv(545) " "Inferred latch for \"MemRead\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluData control_unit.sv(545) " "Inferred latch for \"AluData\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LessEqual control_unit.sv(545) " "Inferred latch for \"LessEqual\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GreaterEqual control_unit.sv(545) " "Inferred latch for \"GreaterEqual\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Equal control_unit.sv(545) " "Inferred latch for \"Equal\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brinco control_unit.sv(545) " "Inferred latch for \"Brinco\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[0\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[1\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[2\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[2\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576008 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[3\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[3\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[4\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[4\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[5\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[5\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[6\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[6\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[7\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[7\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[8\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[8\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[9\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[9\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[10\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[10\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[11\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[11\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[12\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[12\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576009 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[13\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[13\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[14\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[14\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[15\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[15\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[16\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[16\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[17\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[17\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[18\] control_unit.sv(545) " "Inferred latch for \"instruction_count\[18\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[0\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[0\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[1\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[1\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[2\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[2\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[3\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[3\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[4\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[4\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[5\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[5\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576010 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[6\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[6\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[7\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[7\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[8\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[8\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[9\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[9\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[10\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[10\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[11\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[11\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[12\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[12\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[13\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[13\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[14\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[14\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[15\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[15\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[16\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[16\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[17\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[17\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576011 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[18\] control_unit.sv(545) " "Inferred latch for \"instruction_count_temp\[18\]\" at control_unit.sv(545)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576012 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc2 control_unit.sv(498) " "Inferred latch for \"RegSrc2\" at control_unit.sv(498)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576012 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpS\[0\] control_unit.sv(354) " "Inferred latch for \"ALUOpS\[0\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpS\[1\] control_unit.sv(354) " "Inferred latch for \"ALUOpS\[1\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpS\[2\] control_unit.sv(354) " "Inferred latch for \"ALUOpS\[2\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[0\] control_unit.sv(354) " "Inferred latch for \"memory_count\[0\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[1\] control_unit.sv(354) " "Inferred latch for \"memory_count\[1\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[2\] control_unit.sv(354) " "Inferred latch for \"memory_count\[2\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[3\] control_unit.sv(354) " "Inferred latch for \"memory_count\[3\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[4\] control_unit.sv(354) " "Inferred latch for \"memory_count\[4\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[5\] control_unit.sv(354) " "Inferred latch for \"memory_count\[5\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[6\] control_unit.sv(354) " "Inferred latch for \"memory_count\[6\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[7\] control_unit.sv(354) " "Inferred latch for \"memory_count\[7\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[8\] control_unit.sv(354) " "Inferred latch for \"memory_count\[8\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576013 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[9\] control_unit.sv(354) " "Inferred latch for \"memory_count\[9\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[10\] control_unit.sv(354) " "Inferred latch for \"memory_count\[10\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[11\] control_unit.sv(354) " "Inferred latch for \"memory_count\[11\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[12\] control_unit.sv(354) " "Inferred latch for \"memory_count\[12\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[13\] control_unit.sv(354) " "Inferred latch for \"memory_count\[13\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[14\] control_unit.sv(354) " "Inferred latch for \"memory_count\[14\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[15\] control_unit.sv(354) " "Inferred latch for \"memory_count\[15\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[16\] control_unit.sv(354) " "Inferred latch for \"memory_count\[16\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[17\] control_unit.sv(354) " "Inferred latch for \"memory_count\[17\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[18\] control_unit.sv(354) " "Inferred latch for \"memory_count\[18\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[0\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[0\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[1\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[1\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[2\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[2\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[3\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[3\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[4\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[4\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[5\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[5\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[6\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[6\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[7\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[7\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576014 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[8\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[8\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[9\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[9\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[10\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[10\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[11\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[11\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[12\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[12\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[13\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[13\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[14\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[14\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[15\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[15\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[16\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[16\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[17\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[17\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[18\] control_unit.sv(354) " "Inferred latch for \"memory_count_temp\[18\]\" at control_unit.sv(354)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576015 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[0\] control_unit.sv(56) " "Inferred latch for \"stall_count\[0\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[1\] control_unit.sv(56) " "Inferred latch for \"stall_count\[1\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[2\] control_unit.sv(56) " "Inferred latch for \"stall_count\[2\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[3\] control_unit.sv(56) " "Inferred latch for \"stall_count\[3\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[4\] control_unit.sv(56) " "Inferred latch for \"stall_count\[4\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[5\] control_unit.sv(56) " "Inferred latch for \"stall_count\[5\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[6\] control_unit.sv(56) " "Inferred latch for \"stall_count\[6\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[7\] control_unit.sv(56) " "Inferred latch for \"stall_count\[7\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576016 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[8\] control_unit.sv(56) " "Inferred latch for \"stall_count\[8\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[9\] control_unit.sv(56) " "Inferred latch for \"stall_count\[9\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[10\] control_unit.sv(56) " "Inferred latch for \"stall_count\[10\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[11\] control_unit.sv(56) " "Inferred latch for \"stall_count\[11\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[12\] control_unit.sv(56) " "Inferred latch for \"stall_count\[12\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[13\] control_unit.sv(56) " "Inferred latch for \"stall_count\[13\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[14\] control_unit.sv(56) " "Inferred latch for \"stall_count\[14\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[15\] control_unit.sv(56) " "Inferred latch for \"stall_count\[15\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[16\] control_unit.sv(56) " "Inferred latch for \"stall_count\[16\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[17\] control_unit.sv(56) " "Inferred latch for \"stall_count\[17\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576017 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[18\] control_unit.sv(56) " "Inferred latch for \"stall_count\[18\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[0\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[0\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[1\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[1\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[2\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[2\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[3\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[3\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[4\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[4\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[5\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[5\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[6\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[6\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[7\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[7\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576018 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[8\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[8\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[9\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[9\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[10\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[10\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[11\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[11\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[12\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[12\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[13\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[13\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[14\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[14\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[15\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[15\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[16\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[16\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[17\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[17\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576019 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[18\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[18\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293576020 "|top|datapath:cpu|control_unit:control_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 datapath:cpu\|mux_4to1:mux_RS1_id " "Elaborating entity \"mux_4to1\" for hierarchy \"datapath:cpu\|mux_4to1:mux_RS1_id\"" {  } { { "datapath.sv" "mux_RS1_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293576053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:cpu\|mux_2to1:mux_RS2_id " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:cpu\|mux_2to1:mux_RS2_id\"" {  } { { "datapath.sv" "mux_RS2_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293576061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:cpu\|extend:extend_id_inst " "Elaborating entity \"extend\" for hierarchy \"datapath:cpu\|extend:extend_id_inst\"" {  } { { "datapath.sv" "extend_id_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293576068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalar_rf datapath:cpu\|scalar_rf:scalar_rf_id " "Elaborating entity \"scalar_rf\" for hierarchy \"datapath:cpu\|scalar_rf:scalar_rf_id\"" {  } { { "datapath.sv" "scalar_rf_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293576076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 scalar_rf.sv(170) " "Verilog HDL assignment warning at scalar_rf.sv(170): truncated value with size 32 to match size of target (19)" {  } { { "scalar_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293576082 "|top|datapath:cpu|scalar_rf:scalar_rf_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 scalar_rf.sv(210) " "Verilog HDL assignment warning at scalar_rf.sv(210): truncated value with size 32 to match size of target (19)" {  } { { "scalar_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293576088 "|top|datapath:cpu|scalar_rf:scalar_rf_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorial_rf datapath:cpu\|vectorial_rf:vectorial_rf_id " "Elaborating entity \"vectorial_rf\" for hierarchy \"datapath:cpu\|vectorial_rf:vectorial_rf_id\"" {  } { { "datapath.sv" "vectorial_rf_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293576156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex datapath:cpu\|segment_id_ex:id_ex_inst " "Elaborating entity \"segment_id_ex\" for hierarchy \"datapath:cpu\|segment_id_ex:id_ex_inst\"" {  } { { "datapath.sv" "id_ex_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:cpu\|mux_2to1:mux_2to1_ex " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:cpu\|mux_2to1:mux_2to1_ex\"" {  } { { "datapath.sv" "mux_2to1_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:cpu\|adder:adder_ex " "Elaborating entity \"adder\" for hierarchy \"datapath:cpu\|adder:adder_ex\"" {  } { { "datapath.sv" "adder_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_scalar datapath:cpu\|alu_scalar:alu_ex " "Elaborating entity \"alu_scalar\" for hierarchy \"datapath:cpu\|alu_scalar:alu_ex\"" {  } { { "datapath.sv" "alu_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_vec datapath:cpu\|alu_vec:alu_instance " "Elaborating entity \"alu_vec\" for hierarchy \"datapath:cpu\|alu_vec:alu_instance\"" {  } { { "datapath.sv" "alu_instance" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:cpu\|alu_vec:alu_instance\|mux_2to1:mux_alu_instance0 " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:cpu\|alu_vec:alu_instance\|mux_2to1:mux_alu_instance0\"" {  } { { "alu_vec.sv" "mux_alu_instance0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_element_vec datapath:cpu\|alu_vec:alu_instance\|alu_element_vec:alu_instance0 " "Elaborating entity \"alu_element_vec\" for hierarchy \"datapath:cpu\|alu_vec:alu_instance\|alu_element_vec:alu_instance0\"" {  } { { "alu_vec.sv" "alu_instance0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_unit datapath:cpu\|jump_unit:jump_unit_ex " "Elaborating entity \"jump_unit\" for hierarchy \"datapath:cpu\|jump_unit:jump_unit_ex\"" {  } { { "datapath.sv" "jump_unit_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem datapath:cpu\|segment_ex_mem:ex_mem_inst " "Elaborating entity \"segment_ex_mem\" for hierarchy \"datapath:cpu\|segment_ex_mem:ex_mem_inst\"" {  } { { "datapath.sv" "ex_mem_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_addr_manager datapath:cpu\|mem_addr_manager:mem_addr_manager_inst " "Elaborating entity \"mem_addr_manager\" for hierarchy \"datapath:cpu\|mem_addr_manager:mem_addr_manager_inst\"" {  } { { "datapath.sv" "mem_addr_manager_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_addr_sca mem_addr_manager.sv(10) " "Verilog HDL or VHDL warning at mem_addr_manager.sv(10): object \"temp_addr_sca\" assigned a value but never read" {  } { { "mem_addr_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712293577551 "|top|datapath:cpu|mem_addr_manager:mem_addr_manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare datapath:cpu\|compare:compare_wb_inst " "Elaborating entity \"compare\" for hierarchy \"datapath:cpu\|compare:compare_wb_inst\"" {  } { { "datapath.sv" "compare_wb_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 compare.sv(6) " "Verilog HDL assignment warning at compare.sv(6): truncated value with size 32 to match size of target (19)" {  } { { "compare.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712293577561 "|top|datapath:cpu|compare:compare_wb_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_input_manager datapath:cpu\|mem_input_manager:mem_input_manager_inst " "Elaborating entity \"mem_input_manager\" for hierarchy \"datapath:cpu\|mem_input_manager:mem_input_manager_inst\"" {  } { { "datapath.sv" "mem_input_manager_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram7 datapath:cpu\|ram7:mem " "Elaborating entity \"ram7\" for hierarchy \"datapath:cpu\|ram7:mem\"" {  } { { "datapath.sv" "mem" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\"" {  } { { "ram7.v" "altsyncram_component" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\"" {  } { { "ram7.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram7 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 200031 " "Parameter \"numwords_a\" = \"200031\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293577647 ""}  } { { "ram7.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712293577647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3up1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3up1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3up1 " "Found entity 1: altsyncram_3up1" {  } { { "db/altsyncram_3up1.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293577691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293577691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3up1 datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated " "Elaborating entity \"altsyncram_3up1\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jcg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcg2 " "Found entity 1: altsyncram_jcg2" {  } { { "db/altsyncram_jcg2.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293577846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293577846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jcg2 datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1 " "Elaborating entity \"altsyncram_jcg2\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\"" {  } { { "db/altsyncram_3up1.tdf" "altsyncram1" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293577846 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "200031 200016 C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/memory.mif " "Memory depth (200031) in the design file differs from memory depth (200016) in the Memory Initialization File \"C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/memory.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ram7.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712293578804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uma " "Found entity 1: decode_uma" {  } { { "db/decode_uma.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_uma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293580287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293580287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_uma datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\|decode_uma:decode4 " "Elaborating entity \"decode_uma\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\|decode_uma:decode4\"" {  } { { "db/altsyncram_jcg2.tdf" "decode4" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293580287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_n2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_n2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_n2a " "Found entity 1: decode_n2a" {  } { { "db/decode_n2a.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_n2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293580339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293580339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_n2a datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\|decode_n2a:rden_decode_a " "Elaborating entity \"decode_n2a\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\|decode_n2a:rden_decode_a\"" {  } { { "db/altsyncram_jcg2.tdf" "rden_decode_a" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293580339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tib " "Found entity 1: mux_tib" {  } { { "db/mux_tib.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/mux_tib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293580394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293580394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tib datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\|mux_tib:mux6 " "Elaborating entity \"mux_tib\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|altsyncram_jcg2:altsyncram1\|mux_tib:mux6\"" {  } { { "db/altsyncram_jcg2.tdf" "mux6" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293580395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3up1.tdf" "mgl_prim2" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293580921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3up1.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293580940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987575 " "Parameter \"NODE_NAME\" = \"1918987575\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 200031 " "Parameter \"NUMWORDS\" = \"200031\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 18 " "Parameter \"WIDTHAD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293580941 ""}  } { { "db/altsyncram_3up1.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712293580941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"datapath:cpu\|ram7:mem\|altsyncram:altsyncram_component\|altsyncram_3up1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_vector_size datapath:cpu\|extend_vector_size:extend_vector_size_inst " "Elaborating entity \"extend_vector_size\" for hierarchy \"datapath:cpu\|extend_vector_size:extend_vector_size_inst\"" {  } { { "datapath.sv" "extend_vector_size_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:cpu\|mux_2to1:mux_data_mem " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:cpu\|mux_2to1:mux_data_mem\"" {  } { { "datapath.sv" "mux_data_mem" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_output_manager datapath:cpu\|mem_output_manager:instance_name " "Elaborating entity \"mem_output_manager\" for hierarchy \"datapath:cpu\|mem_output_manager:instance_name\"" {  } { { "datapath.sv" "instance_name" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb datapath:cpu\|segment_mem_wb:segment_mem_wb_inst " "Elaborating entity \"segment_mem_wb\" for hierarchy \"datapath:cpu\|segment_mem_wb:segment_mem_wb_inst\"" {  } { { "datapath.sv" "segment_mem_wb_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:cpu\|decode:decode_scalar_WD_wb " "Elaborating entity \"decode\" for hierarchy \"datapath:cpu\|decode:decode_scalar_WD_wb\"" {  } { { "datapath.sv" "decode_scalar_WD_wb" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags flags:flagsStalls " "Elaborating entity \"flags\" for hierarchy \"flags:flagsStalls\"" {  } { { "top.sv" "flagsStalls" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "flags/synthesis/flags.v" "in_system_sources_probes_0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/flags.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "flags/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "flags/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id flag " "Parameter \"instance_id\" = \"flag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 19 " "Parameter \"probe_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 19 " "Parameter \"source_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293581471 ""}  } { { "flags/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712293581471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"flags:flagsStalls\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293581543 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[31\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[31\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[30\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[30\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[29\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[29\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[28\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[28\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[27\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[27\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[26\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[26\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[25\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[25\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[24\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[24\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[23\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[23\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[22\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[22\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[21\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[21\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[20\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[20\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:cpu\|pc_plus_imm_ex\[19\] " "Net \"datapath:cpu\|pc_plus_imm_ex\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[19\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712293582467 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1712293582467 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712293582691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.04.23:06:26 Progress: Loading sld80cbc395/alt_sld_fab_wrapper_hw.tcl " "2024.04.04.23:06:26 Progress: Loading sld80cbc395/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293586051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293588678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293588833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293591511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293591615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293591731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293591854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293591860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293591861 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712293592551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80cbc395/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80cbc395/alt_sld_fab.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293592760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293592760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293592873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293592873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293592886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293592886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293592942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293592942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293593043 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293593043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293593043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293593121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293593121 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:cpu\|alu_scalar:alu_ex\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:cpu\|alu_scalar:alu_ex\|Div0\"" {  } { { "alu_scalar.sv" "Div0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712293602133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:cpu\|scalar_rf:scalar_rf_id\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:cpu\|scalar_rf:scalar_rf_id\|Div0\"" {  } { { "scalar_rf.sv" "Div0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712293602133 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712293602133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:cpu\|alu_scalar:alu_ex\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:cpu\|alu_scalar:alu_ex\|lpm_divide:Div0\"" {  } { { "alu_scalar.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293602185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:cpu\|alu_scalar:alu_ex\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:cpu\|alu_scalar:alu_ex\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293602185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293602185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293602185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712293602185 ""}  } { { "alu_scalar.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712293602185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ddm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ddm " "Found entity 1: lpm_divide_ddm" {  } { { "db/lpm_divide_ddm.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/lpm_divide_ddm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293602228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293602228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293602243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293602243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c3f " "Found entity 1: alt_u_div_c3f" {  } { { "db/alt_u_div_c3f.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/alt_u_div_c3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712293602280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293602280 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712293602692 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[0\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[0\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[0\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[0\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 7 1712293604805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[1\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[1\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[1\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[1\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 7 1712293604805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[2\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[2\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[2\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[2\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 7 1712293604805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[3\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[3\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[3\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[3\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 7 1712293604805 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 7 1712293604805 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[10\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[10\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[10\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[10\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[11\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[11\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[11\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[11\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[12\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[12\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[12\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[12\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[13\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[13\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[13\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[13\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[14\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[14\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[14\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[14\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[15\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[15\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[15\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[15\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[16\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[16\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[16\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[16\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 6 1712293605027 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 6 1712293605027 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[4\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[4\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[4\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[4\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1712293605449 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[5\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[5\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[5\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[5\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1712293605449 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[6\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[6\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[6\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[6\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1712293605449 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[7\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[7\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[7\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[7\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1712293605449 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[8\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[8\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[8\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[8\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1712293605449 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[9\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[9\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[9\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[9\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1712293605449 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 4 1712293605449 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[17\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[17\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[17\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[17\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[18\] datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[18\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[18\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[18\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[0\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[0\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[0\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[0\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[1\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[1\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[1\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[1\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[2\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[2\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[2\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[2\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[3\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[3\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[3\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[3\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[4\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[4\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[4\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[4\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[5\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[5\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[5\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[5\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[6\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[6\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[6\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[6\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[7\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[7\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[7\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[7\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[8\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[8\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[8\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[8\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[9\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[9\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[9\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[9\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[10\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[10\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[10\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[10\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[11\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[11\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[11\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[11\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[12\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[12\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[12\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[12\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[13\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[13\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[13\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[13\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[14\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[14\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[14\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[14\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[15\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[15\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[15\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[15\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[16\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[16\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[16\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[16\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[17\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[17\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[17\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[17\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|stall_count\[18\] datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[18\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count\[18\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|stall_count_temp\[18\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|WriteDataSrc datapath:cpu\|control_unit:control_unit_inst\|EnableWrite " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|WriteDataSrc\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|EnableWrite\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1712293605317 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 10 1712293605317 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[0\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[0\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[0\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[0\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[1\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[1\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[1\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[1\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[2\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[2\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[2\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[2\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[3\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[3\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[3\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[3\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[4\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[4\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[4\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[4\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[5\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[5\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[5\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[5\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[6\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[6\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[6\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[6\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[7\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[7\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[7\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[7\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[8\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[8\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[8\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[8\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[9\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[9\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[9\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[9\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[10\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[10\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[10\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[10\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[11\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[11\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[11\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[11\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[12\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[12\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[12\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[12\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[13\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[13\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[13\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[13\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[14\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[14\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[14\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[14\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[15\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[15\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[15\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[15\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[16\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[16\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[16\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[16\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[17\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[17\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[17\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[17\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[18\] datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[18\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count\[18\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|aritmetric_count_temp\[18\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[0\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[0\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[0\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[0\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[1\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[1\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[1\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[1\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[2\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[2\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[2\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[2\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[3\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[3\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[3\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[3\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[4\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[4\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[4\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[4\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[5\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[5\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[5\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[5\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[6\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[6\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[6\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[6\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[7\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[7\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[7\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[7\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[8\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[8\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[8\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[8\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[9\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[9\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[9\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[9\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[10\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[10\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[10\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[10\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[11\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[11\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[11\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[11\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[12\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[12\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[12\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[12\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[13\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[13\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[13\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[13\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[14\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[14\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[14\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[14\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[15\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[15\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[15\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[15\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[16\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[16\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[16\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[16\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[17\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[17\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[17\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[17\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[18\] datapath:cpu\|control_unit:control_unit_inst\|memory_count\[18\] " "Duplicate LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count_temp\[18\]\" merged with LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|memory_count\[18\]\"" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 9 1712293605153 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 9 1712293605153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[0\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605546 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[1\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605562 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[2\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605586 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[3\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605601 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[4\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605610 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[5\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605623 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[6\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605681 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[7\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605688 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[8\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605719 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[9\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605732 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[10\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605755 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[11\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605767 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[12\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605779 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[13\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605795 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[14\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605795 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[15\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605825 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[16\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605845 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[17\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605868 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:cpu\|control_unit:control_unit_inst\|memory_count\[18\] " "Latch datapath:cpu\|control_unit:control_unit_inst\|memory_count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal datapath:cpu\|control_unit:control_unit_inst\|Equal22~synth" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 9 1712293605873 ""}  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 9 1712293605873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293610970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[0\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[0\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[1\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[1\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[2\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[2\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[4\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[4\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[5\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[5\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[6\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[6\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[7\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[7\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[3\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count_temp\[3\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[8\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[8\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[9\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[9\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[10\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[10\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[11\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[11\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[12\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[12\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[13\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[13\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[14\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[14\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[15\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[15\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[16\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[16\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[18\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[18\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[17\] " "LATCH primitive \"datapath:cpu\|control_unit:control_unit_inst\|instruction_count\[17\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 545 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712293617260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712293623137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712293623137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24602 " "Implemented 24602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712293624717 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712293624717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24145 " "Implemented 24145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712293624717 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712293624717 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "17 " "Implemented 17 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712293624717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712293624717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5258 " "Peak virtual memory: 5258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712293624810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 23:07:04 2024 " "Processing ended: Thu Apr  4 23:07:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712293624810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712293624810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712293624810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712293624810 ""}
