###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16759   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10468   # Number of read row buffer hits
num_read_cmds                  =        16759   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6293   # Number of ACT commands
num_pre_cmds                   =         6285   # Number of PRE commands
num_ondemand_pres              =         2460   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2795227   # Cyles of rank active rank.0
rank_active_cycles.1           =      2166044   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7204773   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7833956   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15098   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          100   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           23   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           20   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            7   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1471   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5175   # Read request latency (cycles)
read_latency[40-59]            =         3965   # Read request latency (cycles)
read_latency[60-79]            =         2349   # Read request latency (cycles)
read_latency[80-99]            =          595   # Read request latency (cycles)
read_latency[100-119]          =          687   # Read request latency (cycles)
read_latency[120-139]          =          469   # Read request latency (cycles)
read_latency[140-159]          =          307   # Read request latency (cycles)
read_latency[160-179]          =          268   # Read request latency (cycles)
read_latency[180-199]          =          238   # Read request latency (cycles)
read_latency[200-]             =         2706   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.75723e+07   # Read energy
act_energy                     =  1.72176e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45829e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7603e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.74422e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.35161e+09   # Active standby energy rank.1
average_read_latency           =      140.342   # Average read request latency (cycles)
average_interarrival           =      596.482   # Average request interarrival latency (cycles)
total_energy                   =  1.11039e+10   # Total energy (pJ)
average_power                  =      1110.39   # Average power (mW)
average_bandwidth              =      0.14301   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16670   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12251   # Number of read row buffer hits
num_read_cmds                  =        16670   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4421   # Number of ACT commands
num_pre_cmds                   =         4409   # Number of PRE commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2320411   # Cyles of rank active rank.0
rank_active_cycles.1           =      2362715   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7679589   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7637285   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15010   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           98   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           30   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           12   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            7   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1461   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6298   # Read request latency (cycles)
read_latency[40-59]            =         4283   # Read request latency (cycles)
read_latency[60-79]            =         1115   # Read request latency (cycles)
read_latency[80-99]            =          523   # Read request latency (cycles)
read_latency[100-119]          =          366   # Read request latency (cycles)
read_latency[120-139]          =          313   # Read request latency (cycles)
read_latency[140-159]          =          289   # Read request latency (cycles)
read_latency[160-179]          =          233   # Read request latency (cycles)
read_latency[180-199]          =          257   # Read request latency (cycles)
read_latency[200-]             =         2993   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.72134e+07   # Read energy
act_energy                     =  1.20959e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.6862e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.6659e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.44794e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.47433e+09   # Active standby energy rank.1
average_read_latency           =      123.085   # Average read request latency (cycles)
average_interarrival           =      599.666   # Average request interarrival latency (cycles)
total_energy                   =  1.10583e+10   # Total energy (pJ)
average_power                  =      1105.83   # Average power (mW)
average_bandwidth              =     0.142251   # Average bandwidth
