#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15510eb60 .scope module, "singleCycleCpu" "singleCycleCpu" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x15512d1b0_0 .net "ALUctr", 2 0, L_0x15512f210;  1 drivers
v0x15512d2e0_0 .net "ALUsrc", 0 0, L_0x15512e860;  1 drivers
v0x15512d370_0 .net "ExtOp", 0 0, L_0x15512ef10;  1 drivers
v0x15512d480_0 .net "MemWr", 0 0, L_0x15512eb80;  1 drivers
v0x15512d590_0 .net "MemtoReg", 0 0, L_0x15512ea40;  1 drivers
v0x15512d620_0 .net "RegDst", 0 0, L_0x15512e9d0;  1 drivers
v0x15512d730_0 .net "RegWr", 0 0, L_0x15512e5d0;  1 drivers
v0x15512d7c0_0 .net "branch", 0 0, L_0x15512ebf0;  1 drivers
o0x138009fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15512d8d0_0 .net "clk", 0 0, o0x138009fc0;  0 drivers
v0x15512d9e0_0 .net "func", 5 0, L_0x15512f9f0;  1 drivers
v0x15512da70_0 .net "jump", 0 0, L_0x15512ed40;  1 drivers
v0x15512db80_0 .net "op", 5 0, L_0x15512f8d0;  1 drivers
v0x15512dc10_0 .net "rtype", 0 0, L_0x15512e300;  1 drivers
S_0x15510ecd0 .scope module, "ctr" "cpuCtr" 2 22, 3 6 0, S_0x15510eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ExtOp";
    .port_info 10 /OUTPUT 3 "ALUctr";
    .port_info 11 /OUTPUT 1 "rtype";
v0x15511f8e0_0 .net "ALUOp0", 2 0, L_0x15512f070;  1 drivers
v0x155120dd0_0 .net "ALUOp1", 2 0, v0x15510c4e0_0;  1 drivers
v0x155120e80_0 .net "ALUSrc", 0 0, L_0x15512e860;  alias, 1 drivers
v0x155120f50_0 .net "ALUctr", 2 0, L_0x15512f210;  alias, 1 drivers
v0x155120fe0_0 .net "ExtOp", 0 0, L_0x15512ef10;  alias, 1 drivers
v0x1551210b0_0 .net "Jump", 0 0, L_0x15512ed40;  alias, 1 drivers
v0x155121160_0 .net "MemWr", 0 0, L_0x15512eb80;  alias, 1 drivers
v0x155121210_0 .net "MemtoReg", 0 0, L_0x15512ea40;  alias, 1 drivers
v0x1551212a0_0 .net "RegDst", 0 0, L_0x15512e9d0;  alias, 1 drivers
v0x1551213d0_0 .net "RegWr", 0 0, L_0x15512e5d0;  alias, 1 drivers
v0x155121460_0 .net "Rtype", 0 0, L_0x15512dca0;  1 drivers
v0x155121530_0 .net "addiu", 0 0, L_0x15512de60;  1 drivers
v0x155121600_0 .net "beq", 0 0, L_0x15512e180;  1 drivers
v0x1551216d0_0 .net "branch", 0 0, L_0x15512ebf0;  alias, 1 drivers
v0x155121760_0 .net "func", 5 0, L_0x15512f9f0;  alias, 1 drivers
v0x1551217f0_0 .net "jump", 0 0, L_0x15512e220;  1 drivers
v0x1551218c0_0 .net "lw", 0 0, L_0x15512df00;  1 drivers
v0x155121a90_0 .net "op", 5 0, L_0x15512f8d0;  alias, 1 drivers
v0x155121b20_0 .net "ori", 0 0, L_0x15512ddc0;  1 drivers
v0x155121bb0_0 .net "rtype", 0 0, L_0x15512e300;  alias, 1 drivers
v0x155121c40_0 .net "sw", 0 0, L_0x15512dfa0;  1 drivers
L_0x15512f210 .functor MUXZ 3, L_0x15512f070, v0x15510c4e0_0, L_0x15512dca0, C4<>;
S_0x15510ee40 .scope module, "u_aluCtr" "aluCtr" 3 64, 4 1 0, S_0x15510ecd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /OUTPUT 3 "ALUctr";
v0x15510c4e0_0 .var "ALUctr", 2 0;
v0x15511e870_0 .net "func", 5 0, L_0x15512f9f0;  alias, 1 drivers
E_0x15510b7c0 .event anyedge, v0x15511e870_0;
S_0x15511e930 .scope module, "u_insDecoder" "insDecoder" 3 30, 5 1 0, S_0x15510ecd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "ori";
    .port_info 3 /OUTPUT 1 "addiu";
    .port_info 4 /OUTPUT 1 "lw";
    .port_info 5 /OUTPUT 1 "sw";
    .port_info 6 /OUTPUT 1 "beq";
    .port_info 7 /OUTPUT 1 "jump";
v0x15511ebf0_0 .net "Rtype", 0 0, L_0x15512dca0;  alias, 1 drivers
L_0x138050010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15511ec90_0 .net/2u *"_ivl_0", 5 0, L_0x138050010;  1 drivers
L_0x1380500e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15511ed40_0 .net/2u *"_ivl_12", 5 0, L_0x1380500e8;  1 drivers
L_0x138050130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15511ee00_0 .net/2u *"_ivl_16", 5 0, L_0x138050130;  1 drivers
L_0x138050178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x15511eeb0_0 .net/2u *"_ivl_20", 5 0, L_0x138050178;  1 drivers
L_0x1380501c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x15511efa0_0 .net/2u *"_ivl_24", 5 0, L_0x1380501c0;  1 drivers
L_0x138050058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x15511f050_0 .net/2u *"_ivl_4", 5 0, L_0x138050058;  1 drivers
L_0x1380500a0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15511f100_0 .net/2u *"_ivl_8", 5 0, L_0x1380500a0;  1 drivers
v0x15511f1b0_0 .net "addiu", 0 0, L_0x15512de60;  alias, 1 drivers
v0x15511f2c0_0 .net "beq", 0 0, L_0x15512e180;  alias, 1 drivers
v0x15511f350_0 .net "jump", 0 0, L_0x15512e220;  alias, 1 drivers
v0x15511f3f0_0 .net "lw", 0 0, L_0x15512df00;  alias, 1 drivers
v0x15511f490_0 .net "op", 5 0, L_0x15512f8d0;  alias, 1 drivers
v0x15511f540_0 .net "ori", 0 0, L_0x15512ddc0;  alias, 1 drivers
v0x15511f5e0_0 .net "sw", 0 0, L_0x15512dfa0;  alias, 1 drivers
L_0x15512dca0 .cmp/eq 6, L_0x15512f8d0, L_0x138050010;
L_0x15512ddc0 .cmp/eq 6, L_0x15512f8d0, L_0x138050058;
L_0x15512de60 .cmp/eq 6, L_0x15512f8d0, L_0x1380500a0;
L_0x15512df00 .cmp/eq 6, L_0x15512f8d0, L_0x1380500e8;
L_0x15512dfa0 .cmp/eq 6, L_0x15512f8d0, L_0x138050130;
L_0x15512e180 .cmp/eq 6, L_0x15512f8d0, L_0x138050178;
L_0x15512e220 .cmp/eq 6, L_0x15512f8d0, L_0x1380501c0;
S_0x15511f700 .scope module, "u_mainCtr" "mainCtr" 3 43, 6 1 0, S_0x15510ecd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rtype";
    .port_info 1 /INPUT 1 "ori";
    .port_info 2 /INPUT 1 "addiu";
    .port_info 3 /INPUT 1 "lw";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 1 "beq";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "RegWr";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "MemWr";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "Jump";
    .port_info 14 /OUTPUT 1 "ExtOp";
    .port_info 15 /OUTPUT 3 "ALUOp";
    .port_info 16 /OUTPUT 1 "rtype";
L_0x15512e300 .functor BUFZ 1, L_0x15512dca0, C4<0>, C4<0>, C4<0>;
L_0x15512e3f0 .functor OR 1, L_0x15512dca0, L_0x15512ddc0, C4<0>, C4<0>;
L_0x15512e4e0 .functor OR 1, L_0x15512e3f0, L_0x15512de60, C4<0>, C4<0>;
L_0x15512e5d0 .functor OR 1, L_0x15512e4e0, L_0x15512df00, C4<0>, C4<0>;
L_0x15512e740 .functor OR 1, L_0x15512ddc0, L_0x15512de60, C4<0>, C4<0>;
L_0x15512e7b0 .functor OR 1, L_0x15512e740, L_0x15512df00, C4<0>, C4<0>;
L_0x15512e860 .functor OR 1, L_0x15512e7b0, L_0x15512dfa0, C4<0>, C4<0>;
L_0x15512e9d0 .functor BUFZ 1, L_0x15512dca0, C4<0>, C4<0>, C4<0>;
L_0x15512ea40 .functor BUFZ 1, L_0x15512df00, C4<0>, C4<0>, C4<0>;
L_0x15512eb80 .functor BUFZ 1, L_0x15512dfa0, C4<0>, C4<0>, C4<0>;
L_0x15512ebf0 .functor BUFZ 1, L_0x15512e180, C4<0>, C4<0>, C4<0>;
L_0x15512ed40 .functor BUFZ 1, L_0x15512e220, C4<0>, C4<0>, C4<0>;
L_0x15512ee30 .functor OR 1, L_0x15512de60, L_0x15512df00, C4<0>, C4<0>;
L_0x15512ef10 .functor OR 1, L_0x15512ee30, L_0x15512dfa0, C4<0>, C4<0>;
L_0x15512ef80 .functor BUFZ 1, L_0x15512e180, C4<0>, C4<0>, C4<0>;
L_0x15512eea0 .functor BUFZ 1, L_0x15512ddc0, C4<0>, C4<0>, C4<0>;
L_0x15512f110 .functor BUFZ 1, L_0x15512dca0, C4<0>, C4<0>, C4<0>;
v0x15511fb10_0 .net "ALUOp", 2 0, L_0x15512f070;  alias, 1 drivers
v0x15511fba0_0 .net "ALUSrc", 0 0, L_0x15512e860;  alias, 1 drivers
v0x15511fc30_0 .net "ExtOp", 0 0, L_0x15512ef10;  alias, 1 drivers
v0x15511fce0_0 .net "Jump", 0 0, L_0x15512ed40;  alias, 1 drivers
v0x15511fd70_0 .net "MemWr", 0 0, L_0x15512eb80;  alias, 1 drivers
v0x15511fe50_0 .net "MemtoReg", 0 0, L_0x15512ea40;  alias, 1 drivers
v0x15511fef0_0 .net "RegDst", 0 0, L_0x15512e9d0;  alias, 1 drivers
v0x15511ff90_0 .net "RegWr", 0 0, L_0x15512e5d0;  alias, 1 drivers
v0x155120030_0 .net "Rtype", 0 0, L_0x15512dca0;  alias, 1 drivers
v0x155120140_0 .net *"_ivl_10", 0 0, L_0x15512e7b0;  1 drivers
v0x1551201d0_0 .net *"_ivl_2", 0 0, L_0x15512e3f0;  1 drivers
v0x155120260_0 .net *"_ivl_24", 0 0, L_0x15512ee30;  1 drivers
v0x155120300_0 .net *"_ivl_31", 0 0, L_0x15512ef80;  1 drivers
v0x1551203b0_0 .net *"_ivl_35", 0 0, L_0x15512eea0;  1 drivers
v0x155120460_0 .net *"_ivl_4", 0 0, L_0x15512e4e0;  1 drivers
v0x155120510_0 .net *"_ivl_40", 0 0, L_0x15512f110;  1 drivers
v0x1551205c0_0 .net *"_ivl_8", 0 0, L_0x15512e740;  1 drivers
v0x155120770_0 .net "addiu", 0 0, L_0x15512de60;  alias, 1 drivers
v0x155120820_0 .net "beq", 0 0, L_0x15512e180;  alias, 1 drivers
v0x1551208b0_0 .net "branch", 0 0, L_0x15512ebf0;  alias, 1 drivers
v0x155120940_0 .net "jump", 0 0, L_0x15512e220;  alias, 1 drivers
v0x1551209d0_0 .net "lw", 0 0, L_0x15512df00;  alias, 1 drivers
v0x155120a60_0 .net "ori", 0 0, L_0x15512ddc0;  alias, 1 drivers
v0x155120af0_0 .net "rtype", 0 0, L_0x15512e300;  alias, 1 drivers
v0x155120b80_0 .net "sw", 0 0, L_0x15512dfa0;  alias, 1 drivers
L_0x15512f070 .concat8 [ 1 1 1 0], L_0x15512f110, L_0x15512eea0, L_0x15512ef80;
S_0x155121d30 .scope module, "dp" "datapath" 2 36, 7 8 0, S_0x15510eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 1 "ExtOp";
    .port_info 3 /INPUT 3 "ALUctr";
    .port_info 4 /INPUT 1 "ALUsrc";
    .port_info 5 /INPUT 1 "MemWr";
    .port_info 6 /INPUT 1 "RegDst";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /OUTPUT 6 "op";
    .port_info 11 /OUTPUT 6 "func";
L_0x15512ffa0 .functor AND 1, L_0x15512e5d0, L_0x15512fec0, C4<1>, C4<1>;
v0x15512bc50_0 .net "ALUctr", 2 0, L_0x15512f210;  alias, 1 drivers
v0x15512bd00_0 .net "ALUsrc", 0 0, L_0x15512e860;  alias, 1 drivers
v0x15512bda0_0 .net "B", 31 0, L_0x155130900;  1 drivers
v0x15512be30_0 .net "ExtOp", 0 0, L_0x15512ef10;  alias, 1 drivers
v0x15512bec0_0 .net "MemWr", 0 0, L_0x15512eb80;  alias, 1 drivers
v0x15512bf90_0 .net "MemtoReg", 0 0, L_0x15512ea40;  alias, 1 drivers
v0x15512c060_0 .net "Rd", 4 0, L_0x15512fc50;  1 drivers
v0x15512c0f0_0 .net "RegDst", 0 0, L_0x15512e9d0;  alias, 1 drivers
v0x15512c180_0 .net "RegWr", 0 0, L_0x15512e5d0;  alias, 1 drivers
v0x15512c290_0 .net "RegWr_real", 0 0, L_0x15512ffa0;  1 drivers
v0x15512c320_0 .net "Rs", 4 0, L_0x15512fb10;  1 drivers
v0x15512c3b0_0 .net "Rt", 4 0, L_0x15512fbb0;  1 drivers
v0x15512c480_0 .net "Rw", 4 0, L_0x155130090;  1 drivers
v0x15512c550_0 .net *"_ivl_13", 0 0, L_0x15512fec0;  1 drivers
v0x15512c5e0_0 .net "branch", 0 0, L_0x15512ebf0;  alias, 1 drivers
v0x15512c670_0 .net "busA", 31 0, v0x15512b5e0_0;  1 drivers
v0x15512c780_0 .net "busB", 31 0, v0x15512b670_0;  1 drivers
v0x15512c910_0 .net "busW", 31 0, L_0x155131e00;  1 drivers
v0x15512c9a0_0 .net "clk", 0 0, o0x138009fc0;  alias, 0 drivers
v0x15512ca30_0 .net "func", 5 0, L_0x15512f9f0;  alias, 1 drivers
v0x15512cac0_0 .net "imm16", 15 0, L_0x15512fe20;  1 drivers
v0x15512cb60_0 .net "imm32", 31 0, L_0x155130820;  1 drivers
v0x15512cc10_0 .net "instruction", 31 0, v0x155128210_0;  1 drivers
v0x15512cce0_0 .net "jump", 0 0, L_0x15512ed40;  alias, 1 drivers
v0x15512cd70_0 .net "memdata", 31 0, v0x155129650_0;  1 drivers
v0x15512ce10_0 .net "op", 5 0, L_0x15512f8d0;  alias, 1 drivers
v0x15512cee0_0 .net "overflow", 0 0, L_0x155131b40;  1 drivers
v0x15512cf70_0 .net "result", 31 0, v0x1551252a0_0;  1 drivers
v0x15512d000_0 .net "zero", 0 0, L_0x155131a50;  1 drivers
L_0x15512f8d0 .part v0x155128210_0, 26, 6;
L_0x15512f9f0 .part v0x155128210_0, 0, 6;
L_0x15512fb10 .part v0x155128210_0, 21, 5;
L_0x15512fbb0 .part v0x155128210_0, 16, 5;
L_0x15512fc50 .part v0x155128210_0, 11, 5;
L_0x15512fe20 .part v0x155128210_0, 0, 16;
L_0x15512fec0 .reduce/nor L_0x155131b40;
L_0x155130900 .functor MUXZ 32, v0x15512b670_0, L_0x155130820, L_0x15512e860, C4<>;
L_0x155131e00 .functor MUXZ 32, v0x1551252a0_0, v0x155129650_0, L_0x15512ea40, C4<>;
S_0x155122010 .scope module, "alu" "ALU" 7 73, 8 10 0, S_0x155121d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x1551221d0 .param/l "n" 0 8 11, +C4<00000000000000000000000000100000>;
L_0x155131b40 .functor AND 1, L_0x155131780, v0x1551240e0_0, C4<1>, C4<1>;
L_0x155131bb0 .functor XOR 1, v0x155124230_0, L_0x155131240, C4<0>, C4<0>;
L_0x155131c60 .functor XOR 1, L_0x155131780, L_0x155131870, C4<0>, C4<0>;
v0x155125f40_0 .net "A", 31 0, v0x15512b5e0_0;  alias, 1 drivers
v0x155126030_0 .net "ALUctr", 2 0, L_0x15512f210;  alias, 1 drivers
v0x155126100_0 .net "Add_Carry", 0 0, L_0x155131240;  1 drivers
v0x155126190_0 .net "Add_Overflow", 0 0, L_0x155131780;  1 drivers
v0x155126220_0 .net "Add_Result", 31 0, L_0x155130ac0;  1 drivers
v0x155126330_0 .net "Add_Sign", 0 0, L_0x155131870;  1 drivers
v0x1551263c0_0 .net "B", 31 0, L_0x155130900;  alias, 1 drivers
v0x155126490_0 .net "B_to_add", 31 0, v0x155125ea0_0;  1 drivers
v0x155126560_0 .net "OPctr", 1 0, v0x155124040_0;  1 drivers
v0x155126670_0 .net "OVctr", 0 0, v0x1551240e0_0;  1 drivers
v0x155126700_0 .net "Overflow", 0 0, L_0x155131b40;  alias, 1 drivers
v0x155126790_0 .net "Result", 31 0, v0x1551252a0_0;  alias, 1 drivers
v0x155126820_0 .net "SIGctr", 0 0, v0x155124190_0;  1 drivers
v0x1551268f0_0 .net "SUBctr", 0 0, v0x155124230_0;  1 drivers
v0x155126980_0 .net "SUBctr_ext", 31 0, v0x155123b30_0;  1 drivers
v0x155126a50_0 .net "Zero", 0 0, L_0x155131a50;  alias, 1 drivers
v0x155126ae0_0 .net "less", 0 0, v0x155124780_0;  1 drivers
v0x155126cb0_0 .net "mux2_op1", 0 0, L_0x155131bb0;  1 drivers
v0x155126d40_0 .net "mux2_op2", 0 0, L_0x155131c60;  1 drivers
v0x155126dd0_0 .net "mux3_op2", 31 0, L_0x155131d90;  1 drivers
v0x155126e60_0 .net "mux3_op3", 31 0, v0x155124b80_0;  1 drivers
S_0x155122390 .scope module, "adder" "adder32" 8 38, 9 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x155122560 .param/l "n" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x155131190 .functor XOR 1, L_0x155130a20, v0x155124230_0, C4<0>, C4<0>;
L_0x155131240 .functor NOT 1, L_0x155131190, C4<0>, C4<0>, C4<0>;
L_0x155131450 .functor XOR 1, L_0x155130a20, L_0x155131330, C4<0>, C4<0>;
L_0x1551315b0 .functor XOR 1, L_0x155131450, L_0x1551314c0, C4<0>, C4<0>;
L_0x155131780 .functor XOR 1, L_0x1551315b0, L_0x155131660, C4<0>, C4<0>;
L_0x155131a50 .functor NOT 1, L_0x1551319b0, C4<0>, C4<0>, C4<0>;
v0x155122700_0 .net "A", 31 0, v0x15512b5e0_0;  alias, 1 drivers
v0x1551227c0_0 .net "Add_Carry", 0 0, L_0x155131240;  alias, 1 drivers
v0x155122860_0 .net "Add_Overflow", 0 0, L_0x155131780;  alias, 1 drivers
v0x1551228f0_0 .net "Add_Result", 31 0, L_0x155130ac0;  alias, 1 drivers
v0x155122980_0 .net "Add_Sign", 0 0, L_0x155131870;  alias, 1 drivers
v0x155122a20_0 .net "B", 31 0, v0x155125ea0_0;  alias, 1 drivers
v0x155122ad0_0 .net "Cin", 0 0, v0x155124230_0;  alias, 1 drivers
v0x155122b70_0 .net "Zero", 0 0, L_0x155131a50;  alias, 1 drivers
L_0x1380502e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155122c10_0 .net *"_ivl_10", 0 0, L_0x1380502e0;  1 drivers
v0x155122d20_0 .net *"_ivl_11", 32 0, L_0x155130d40;  1 drivers
v0x155122dd0_0 .net *"_ivl_13", 32 0, L_0x155130eb0;  1 drivers
L_0x138050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155122e80_0 .net *"_ivl_16", 31 0, L_0x138050328;  1 drivers
v0x155122f30_0 .net *"_ivl_17", 32 0, L_0x155131010;  1 drivers
v0x155122fe0_0 .net *"_ivl_19", 0 0, L_0x155131190;  1 drivers
v0x155123090_0 .net *"_ivl_24", 0 0, L_0x155131330;  1 drivers
v0x155123140_0 .net *"_ivl_25", 0 0, L_0x155131450;  1 drivers
v0x1551231f0_0 .net *"_ivl_28", 0 0, L_0x1551314c0;  1 drivers
v0x155123380_0 .net *"_ivl_29", 0 0, L_0x1551315b0;  1 drivers
v0x155123410_0 .net *"_ivl_3", 32 0, L_0x155130b60;  1 drivers
v0x1551234c0_0 .net *"_ivl_32", 0 0, L_0x155131660;  1 drivers
v0x155123570_0 .net *"_ivl_38", 0 0, L_0x1551319b0;  1 drivers
L_0x138050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155123610_0 .net *"_ivl_6", 0 0, L_0x138050298;  1 drivers
v0x1551236c0_0 .net *"_ivl_7", 32 0, L_0x155130c40;  1 drivers
v0x155123770_0 .net "cout", 0 0, L_0x155130a20;  1 drivers
L_0x155130a20 .part L_0x155131010, 32, 1;
L_0x155130ac0 .part L_0x155131010, 0, 32;
L_0x155130b60 .concat [ 32 1 0 0], v0x15512b5e0_0, L_0x138050298;
L_0x155130c40 .concat [ 32 1 0 0], v0x155125ea0_0, L_0x1380502e0;
L_0x155130d40 .arith/sum 33, L_0x155130b60, L_0x155130c40;
L_0x155130eb0 .concat [ 1 32 0 0], v0x155124230_0, L_0x138050328;
L_0x155131010 .arith/sum 33, L_0x155130d40, L_0x155130eb0;
L_0x155131330 .part L_0x155130ac0, 31, 1;
L_0x1551314c0 .part v0x15512b5e0_0, 31, 1;
L_0x155131660 .part v0x155125ea0_0, 31, 1;
L_0x155131870 .part L_0x155130ac0, 31, 1;
L_0x1551319b0 .reduce/or L_0x155130ac0;
S_0x1551238d0 .scope module, "extend" "extend32" 8 34, 10 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x155123a80_0 .net "SUBctr", 0 0, v0x155124230_0;  alias, 1 drivers
v0x155123b30_0 .var "extend_out", 31 0;
E_0x155123a40 .event anyedge, v0x155122ad0_0;
S_0x155123c00 .scope module, "gen" "crtgenerator" 8 31, 11 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x155123de0 .param/l "n" 0 11 2, +C4<00000000000000000000000000000011>;
v0x155123f70_0 .net "ALUctr", 2 0, L_0x15512f210;  alias, 1 drivers
v0x155124040_0 .var "OPctr", 1 0;
v0x1551240e0_0 .var "OVctr", 0 0;
v0x155124190_0 .var "SIGctr", 0 0;
v0x155124230_0 .var "SUBctr", 0 0;
E_0x155123f30 .event anyedge, v0x155120f50_0;
S_0x1551243a0 .scope module, "mux1" "mux2to1_1bit" 8 49, 12 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x155124630_0 .net "choice1", 0 0, L_0x155131bb0;  alias, 1 drivers
v0x1551246e0_0 .net "choice2", 0 0, L_0x155131c60;  alias, 1 drivers
v0x155124780_0 .var "out", 0 0;
v0x155124810_0 .net "sel", 0 0, v0x155124190_0;  alias, 1 drivers
E_0x1551245c0 .event anyedge, v0x155124190_0, v0x155124630_0, v0x1551246e0_0;
S_0x155124900 .scope module, "mux2" "mux2to1_32bit_01mux" 8 52, 13 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x155124b80_0 .var "out", 31 0;
v0x155124c40_0 .net "sel", 0 0, v0x155124780_0;  alias, 1 drivers
E_0x155124b30 .event anyedge, v0x155124780_0;
S_0x155124cf0 .scope module, "mux3" "mux3to1_32bit" 8 56, 14 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x155124eb0 .param/l "n" 0 14 2, +C4<00000000000000000000000000100000>;
v0x155125060_0 .net "choice1", 31 0, L_0x155130ac0;  alias, 1 drivers
v0x155125130_0 .net "choice2", 31 0, L_0x155131d90;  alias, 1 drivers
v0x1551251d0_0 .net "choice3", 31 0, v0x155124b80_0;  alias, 1 drivers
v0x1551252a0_0 .var "out", 31 0;
v0x155125340_0 .net "sel", 1 0, v0x155124040_0;  alias, 1 drivers
E_0x155125000 .event anyedge, v0x155124040_0, v0x1551228f0_0, v0x155125130_0, v0x155124b80_0;
S_0x155125490 .scope module, "or_gate" "or32" 8 54, 15 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x155125650 .param/l "n" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x155131d90 .functor OR 32, v0x15512b5e0_0, L_0x155130900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1551257c0_0 .net "operendA", 31 0, v0x15512b5e0_0;  alias, 1 drivers
v0x155125880_0 .net "operendB", 31 0, L_0x155130900;  alias, 1 drivers
v0x155125910_0 .net "out", 31 0, L_0x155131d90;  alias, 1 drivers
S_0x1551259b0 .scope module, "x" "xor32" 8 36, 16 1 0, S_0x155122010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x155125b70 .param/l "n" 0 16 2, +C4<00000000000000000000000000100000>;
v0x155125d40_0 .net "operendA", 31 0, L_0x155130900;  alias, 1 drivers
v0x155125e10_0 .net "operendB", 31 0, v0x155123b30_0;  alias, 1 drivers
v0x155125ea0_0 .var "out", 31 0;
E_0x155125ce0 .event anyedge, v0x155125880_0, v0x155123b30_0;
S_0x155126f30 .scope module, "extendByExtop" "extendByExtop" 7 67, 17 1 0, S_0x155121d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "imm32";
v0x155127140_0 .net "ExtOp", 0 0, L_0x15512ef10;  alias, 1 drivers
v0x155127210_0 .net *"_ivl_1", 0 0, L_0x1551301b0;  1 drivers
v0x1551272a0_0 .net *"_ivl_2", 15 0, L_0x155130250;  1 drivers
v0x155127340_0 .net *"_ivl_4", 31 0, L_0x155130400;  1 drivers
L_0x138050250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1551273f0_0 .net/2u *"_ivl_6", 15 0, L_0x138050250;  1 drivers
v0x1551274e0_0 .net *"_ivl_8", 31 0, L_0x155130780;  1 drivers
v0x155127590_0 .net "imm16", 15 0, L_0x15512fe20;  alias, 1 drivers
v0x155127640_0 .net "imm32", 31 0, L_0x155130820;  alias, 1 drivers
L_0x1551301b0 .part L_0x15512fe20, 15, 1;
LS_0x155130250_0_0 .concat [ 1 1 1 1], L_0x1551301b0, L_0x1551301b0, L_0x1551301b0, L_0x1551301b0;
LS_0x155130250_0_4 .concat [ 1 1 1 1], L_0x1551301b0, L_0x1551301b0, L_0x1551301b0, L_0x1551301b0;
LS_0x155130250_0_8 .concat [ 1 1 1 1], L_0x1551301b0, L_0x1551301b0, L_0x1551301b0, L_0x1551301b0;
LS_0x155130250_0_12 .concat [ 1 1 1 1], L_0x1551301b0, L_0x1551301b0, L_0x1551301b0, L_0x1551301b0;
L_0x155130250 .concat [ 4 4 4 4], LS_0x155130250_0_0, LS_0x155130250_0_4, LS_0x155130250_0_8, LS_0x155130250_0_12;
L_0x155130400 .concat [ 16 16 0 0], L_0x15512fe20, L_0x155130250;
L_0x155130780 .concat [ 16 16 0 0], L_0x15512fe20, L_0x138050250;
L_0x155130820 .functor MUXZ 32, L_0x155130780, L_0x155130400, L_0x15512ef10, C4<>;
S_0x155127720 .scope module, "ifu" "IFU" 7 38, 18 5 0, S_0x155121d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x138050208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1551288a0_0 .net/2u *"_ivl_0", 1 0, L_0x138050208;  1 drivers
v0x155128960_0 .net "branch", 0 0, L_0x15512ebf0;  alias, 1 drivers
v0x155128a40_0 .net "clk", 0 0, o0x138009fc0;  alias, 0 drivers
v0x155128ad0_0 .net "curAddr", 31 2, v0x1551286e0_0;  1 drivers
v0x155128b80_0 .net "extend_imme", 31 2, L_0x15512f790;  1 drivers
v0x155128c50_0 .net "instruction", 31 0, v0x155128210_0;  alias, 1 drivers
v0x155128d00_0 .net "jump", 0 0, L_0x15512ed40;  alias, 1 drivers
v0x155128dd0_0 .var "nextAddr", 31 2;
v0x155128e60_0 .net "zero", 0 0, L_0x155131a50;  alias, 1 drivers
E_0x155127990 .event anyedge, v0x1551286e0_0;
L_0x15512f3b0 .concat [ 2 30 0 0], L_0x138050208, v0x1551286e0_0;
L_0x15512f830 .part v0x155128210_0, 0, 16;
S_0x1551279e0 .scope module, "extend16to30" "Extend16to30" 18 31, 19 1 0, S_0x155127720;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x155127bf0_0 .net *"_ivl_1", 0 0, L_0x15512f450;  1 drivers
v0x155127cb0_0 .net *"_ivl_2", 13 0, L_0x15512f4f0;  1 drivers
v0x155127d60_0 .net "in", 15 0, L_0x15512f830;  1 drivers
v0x155127e20_0 .net "out", 29 0, L_0x15512f790;  alias, 1 drivers
L_0x15512f450 .part L_0x15512f830, 15, 1;
LS_0x15512f4f0_0_0 .concat [ 1 1 1 1], L_0x15512f450, L_0x15512f450, L_0x15512f450, L_0x15512f450;
LS_0x15512f4f0_0_4 .concat [ 1 1 1 1], L_0x15512f450, L_0x15512f450, L_0x15512f450, L_0x15512f450;
LS_0x15512f4f0_0_8 .concat [ 1 1 1 1], L_0x15512f450, L_0x15512f450, L_0x15512f450, L_0x15512f450;
LS_0x15512f4f0_0_12 .concat [ 1 1 0 0], L_0x15512f450, L_0x15512f450;
L_0x15512f4f0 .concat [ 4 4 4 2], LS_0x15512f4f0_0_0, LS_0x15512f4f0_0_4, LS_0x15512f4f0_0_8, LS_0x15512f4f0_0_12;
L_0x15512f790 .concat [ 16 14 0 0], L_0x15512f830, L_0x15512f4f0;
S_0x155127f00 .scope module, "insMem" "InsMEM" 18 26, 20 1 0, S_0x155127720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x155128150_0 .net "InsAddr", 31 0, L_0x15512f3b0;  1 drivers
v0x155128210_0 .var "InsData", 31 0;
v0x1551282c0 .array "rom", 0 511, 7 0;
E_0x1551280f0 .event anyedge, v0x155128150_0;
S_0x1551283a0 .scope module, "pc" "PC" 18 20, 21 1 0, S_0x155127720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x155128630_0 .net "clk", 0 0, o0x138009fc0;  alias, 0 drivers
v0x1551286e0_0 .var "curAddr", 29 0;
v0x155128790_0 .net "nextAddr", 29 0, v0x155128dd0_0;  1 drivers
E_0x1551285f0 .event posedge, v0x155128630_0;
S_0x155128fc0 .scope module, "mem" "MEM" 7 82, 22 3 0, S_0x155121d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "dataout";
    .port_info 4 /INPUT 1 "clk";
P_0x155129180 .param/l "n" 0 22 6, +C4<00000000000000000000000000100000>;
v0x155129320_0 .net "Address", 31 0, v0x1551252a0_0;  alias, 1 drivers
v0x155129410_0 .net "WE", 0 0, L_0x15512eb80;  alias, 1 drivers
v0x1551294f0_0 .net "clk", 0 0, o0x138009fc0;  alias, 0 drivers
v0x1551295c0_0 .net "data", 31 0, v0x15512b670_0;  alias, 1 drivers
v0x155129650_0 .var "dataout", 31 0;
v0x155129720 .array "mem", 0 255, 7 0;
v0x155129720_0 .array/port v0x155129720, 0;
v0x155129720_1 .array/port v0x155129720, 1;
v0x155129720_2 .array/port v0x155129720, 2;
E_0x155129280/0 .event anyedge, v0x1551252a0_0, v0x155129720_0, v0x155129720_1, v0x155129720_2;
v0x155129720_3 .array/port v0x155129720, 3;
v0x155129720_4 .array/port v0x155129720, 4;
v0x155129720_5 .array/port v0x155129720, 5;
v0x155129720_6 .array/port v0x155129720, 6;
E_0x155129280/1 .event anyedge, v0x155129720_3, v0x155129720_4, v0x155129720_5, v0x155129720_6;
v0x155129720_7 .array/port v0x155129720, 7;
v0x155129720_8 .array/port v0x155129720, 8;
v0x155129720_9 .array/port v0x155129720, 9;
v0x155129720_10 .array/port v0x155129720, 10;
E_0x155129280/2 .event anyedge, v0x155129720_7, v0x155129720_8, v0x155129720_9, v0x155129720_10;
v0x155129720_11 .array/port v0x155129720, 11;
v0x155129720_12 .array/port v0x155129720, 12;
v0x155129720_13 .array/port v0x155129720, 13;
v0x155129720_14 .array/port v0x155129720, 14;
E_0x155129280/3 .event anyedge, v0x155129720_11, v0x155129720_12, v0x155129720_13, v0x155129720_14;
v0x155129720_15 .array/port v0x155129720, 15;
v0x155129720_16 .array/port v0x155129720, 16;
v0x155129720_17 .array/port v0x155129720, 17;
v0x155129720_18 .array/port v0x155129720, 18;
E_0x155129280/4 .event anyedge, v0x155129720_15, v0x155129720_16, v0x155129720_17, v0x155129720_18;
v0x155129720_19 .array/port v0x155129720, 19;
v0x155129720_20 .array/port v0x155129720, 20;
v0x155129720_21 .array/port v0x155129720, 21;
v0x155129720_22 .array/port v0x155129720, 22;
E_0x155129280/5 .event anyedge, v0x155129720_19, v0x155129720_20, v0x155129720_21, v0x155129720_22;
v0x155129720_23 .array/port v0x155129720, 23;
v0x155129720_24 .array/port v0x155129720, 24;
v0x155129720_25 .array/port v0x155129720, 25;
v0x155129720_26 .array/port v0x155129720, 26;
E_0x155129280/6 .event anyedge, v0x155129720_23, v0x155129720_24, v0x155129720_25, v0x155129720_26;
v0x155129720_27 .array/port v0x155129720, 27;
v0x155129720_28 .array/port v0x155129720, 28;
v0x155129720_29 .array/port v0x155129720, 29;
v0x155129720_30 .array/port v0x155129720, 30;
E_0x155129280/7 .event anyedge, v0x155129720_27, v0x155129720_28, v0x155129720_29, v0x155129720_30;
v0x155129720_31 .array/port v0x155129720, 31;
v0x155129720_32 .array/port v0x155129720, 32;
v0x155129720_33 .array/port v0x155129720, 33;
v0x155129720_34 .array/port v0x155129720, 34;
E_0x155129280/8 .event anyedge, v0x155129720_31, v0x155129720_32, v0x155129720_33, v0x155129720_34;
v0x155129720_35 .array/port v0x155129720, 35;
v0x155129720_36 .array/port v0x155129720, 36;
v0x155129720_37 .array/port v0x155129720, 37;
v0x155129720_38 .array/port v0x155129720, 38;
E_0x155129280/9 .event anyedge, v0x155129720_35, v0x155129720_36, v0x155129720_37, v0x155129720_38;
v0x155129720_39 .array/port v0x155129720, 39;
v0x155129720_40 .array/port v0x155129720, 40;
v0x155129720_41 .array/port v0x155129720, 41;
v0x155129720_42 .array/port v0x155129720, 42;
E_0x155129280/10 .event anyedge, v0x155129720_39, v0x155129720_40, v0x155129720_41, v0x155129720_42;
v0x155129720_43 .array/port v0x155129720, 43;
v0x155129720_44 .array/port v0x155129720, 44;
v0x155129720_45 .array/port v0x155129720, 45;
v0x155129720_46 .array/port v0x155129720, 46;
E_0x155129280/11 .event anyedge, v0x155129720_43, v0x155129720_44, v0x155129720_45, v0x155129720_46;
v0x155129720_47 .array/port v0x155129720, 47;
v0x155129720_48 .array/port v0x155129720, 48;
v0x155129720_49 .array/port v0x155129720, 49;
v0x155129720_50 .array/port v0x155129720, 50;
E_0x155129280/12 .event anyedge, v0x155129720_47, v0x155129720_48, v0x155129720_49, v0x155129720_50;
v0x155129720_51 .array/port v0x155129720, 51;
v0x155129720_52 .array/port v0x155129720, 52;
v0x155129720_53 .array/port v0x155129720, 53;
v0x155129720_54 .array/port v0x155129720, 54;
E_0x155129280/13 .event anyedge, v0x155129720_51, v0x155129720_52, v0x155129720_53, v0x155129720_54;
v0x155129720_55 .array/port v0x155129720, 55;
v0x155129720_56 .array/port v0x155129720, 56;
v0x155129720_57 .array/port v0x155129720, 57;
v0x155129720_58 .array/port v0x155129720, 58;
E_0x155129280/14 .event anyedge, v0x155129720_55, v0x155129720_56, v0x155129720_57, v0x155129720_58;
v0x155129720_59 .array/port v0x155129720, 59;
v0x155129720_60 .array/port v0x155129720, 60;
v0x155129720_61 .array/port v0x155129720, 61;
v0x155129720_62 .array/port v0x155129720, 62;
E_0x155129280/15 .event anyedge, v0x155129720_59, v0x155129720_60, v0x155129720_61, v0x155129720_62;
v0x155129720_63 .array/port v0x155129720, 63;
v0x155129720_64 .array/port v0x155129720, 64;
v0x155129720_65 .array/port v0x155129720, 65;
v0x155129720_66 .array/port v0x155129720, 66;
E_0x155129280/16 .event anyedge, v0x155129720_63, v0x155129720_64, v0x155129720_65, v0x155129720_66;
v0x155129720_67 .array/port v0x155129720, 67;
v0x155129720_68 .array/port v0x155129720, 68;
v0x155129720_69 .array/port v0x155129720, 69;
v0x155129720_70 .array/port v0x155129720, 70;
E_0x155129280/17 .event anyedge, v0x155129720_67, v0x155129720_68, v0x155129720_69, v0x155129720_70;
v0x155129720_71 .array/port v0x155129720, 71;
v0x155129720_72 .array/port v0x155129720, 72;
v0x155129720_73 .array/port v0x155129720, 73;
v0x155129720_74 .array/port v0x155129720, 74;
E_0x155129280/18 .event anyedge, v0x155129720_71, v0x155129720_72, v0x155129720_73, v0x155129720_74;
v0x155129720_75 .array/port v0x155129720, 75;
v0x155129720_76 .array/port v0x155129720, 76;
v0x155129720_77 .array/port v0x155129720, 77;
v0x155129720_78 .array/port v0x155129720, 78;
E_0x155129280/19 .event anyedge, v0x155129720_75, v0x155129720_76, v0x155129720_77, v0x155129720_78;
v0x155129720_79 .array/port v0x155129720, 79;
v0x155129720_80 .array/port v0x155129720, 80;
v0x155129720_81 .array/port v0x155129720, 81;
v0x155129720_82 .array/port v0x155129720, 82;
E_0x155129280/20 .event anyedge, v0x155129720_79, v0x155129720_80, v0x155129720_81, v0x155129720_82;
v0x155129720_83 .array/port v0x155129720, 83;
v0x155129720_84 .array/port v0x155129720, 84;
v0x155129720_85 .array/port v0x155129720, 85;
v0x155129720_86 .array/port v0x155129720, 86;
E_0x155129280/21 .event anyedge, v0x155129720_83, v0x155129720_84, v0x155129720_85, v0x155129720_86;
v0x155129720_87 .array/port v0x155129720, 87;
v0x155129720_88 .array/port v0x155129720, 88;
v0x155129720_89 .array/port v0x155129720, 89;
v0x155129720_90 .array/port v0x155129720, 90;
E_0x155129280/22 .event anyedge, v0x155129720_87, v0x155129720_88, v0x155129720_89, v0x155129720_90;
v0x155129720_91 .array/port v0x155129720, 91;
v0x155129720_92 .array/port v0x155129720, 92;
v0x155129720_93 .array/port v0x155129720, 93;
v0x155129720_94 .array/port v0x155129720, 94;
E_0x155129280/23 .event anyedge, v0x155129720_91, v0x155129720_92, v0x155129720_93, v0x155129720_94;
v0x155129720_95 .array/port v0x155129720, 95;
v0x155129720_96 .array/port v0x155129720, 96;
v0x155129720_97 .array/port v0x155129720, 97;
v0x155129720_98 .array/port v0x155129720, 98;
E_0x155129280/24 .event anyedge, v0x155129720_95, v0x155129720_96, v0x155129720_97, v0x155129720_98;
v0x155129720_99 .array/port v0x155129720, 99;
v0x155129720_100 .array/port v0x155129720, 100;
v0x155129720_101 .array/port v0x155129720, 101;
v0x155129720_102 .array/port v0x155129720, 102;
E_0x155129280/25 .event anyedge, v0x155129720_99, v0x155129720_100, v0x155129720_101, v0x155129720_102;
v0x155129720_103 .array/port v0x155129720, 103;
v0x155129720_104 .array/port v0x155129720, 104;
v0x155129720_105 .array/port v0x155129720, 105;
v0x155129720_106 .array/port v0x155129720, 106;
E_0x155129280/26 .event anyedge, v0x155129720_103, v0x155129720_104, v0x155129720_105, v0x155129720_106;
v0x155129720_107 .array/port v0x155129720, 107;
v0x155129720_108 .array/port v0x155129720, 108;
v0x155129720_109 .array/port v0x155129720, 109;
v0x155129720_110 .array/port v0x155129720, 110;
E_0x155129280/27 .event anyedge, v0x155129720_107, v0x155129720_108, v0x155129720_109, v0x155129720_110;
v0x155129720_111 .array/port v0x155129720, 111;
v0x155129720_112 .array/port v0x155129720, 112;
v0x155129720_113 .array/port v0x155129720, 113;
v0x155129720_114 .array/port v0x155129720, 114;
E_0x155129280/28 .event anyedge, v0x155129720_111, v0x155129720_112, v0x155129720_113, v0x155129720_114;
v0x155129720_115 .array/port v0x155129720, 115;
v0x155129720_116 .array/port v0x155129720, 116;
v0x155129720_117 .array/port v0x155129720, 117;
v0x155129720_118 .array/port v0x155129720, 118;
E_0x155129280/29 .event anyedge, v0x155129720_115, v0x155129720_116, v0x155129720_117, v0x155129720_118;
v0x155129720_119 .array/port v0x155129720, 119;
v0x155129720_120 .array/port v0x155129720, 120;
v0x155129720_121 .array/port v0x155129720, 121;
v0x155129720_122 .array/port v0x155129720, 122;
E_0x155129280/30 .event anyedge, v0x155129720_119, v0x155129720_120, v0x155129720_121, v0x155129720_122;
v0x155129720_123 .array/port v0x155129720, 123;
v0x155129720_124 .array/port v0x155129720, 124;
v0x155129720_125 .array/port v0x155129720, 125;
v0x155129720_126 .array/port v0x155129720, 126;
E_0x155129280/31 .event anyedge, v0x155129720_123, v0x155129720_124, v0x155129720_125, v0x155129720_126;
v0x155129720_127 .array/port v0x155129720, 127;
v0x155129720_128 .array/port v0x155129720, 128;
v0x155129720_129 .array/port v0x155129720, 129;
v0x155129720_130 .array/port v0x155129720, 130;
E_0x155129280/32 .event anyedge, v0x155129720_127, v0x155129720_128, v0x155129720_129, v0x155129720_130;
v0x155129720_131 .array/port v0x155129720, 131;
v0x155129720_132 .array/port v0x155129720, 132;
v0x155129720_133 .array/port v0x155129720, 133;
v0x155129720_134 .array/port v0x155129720, 134;
E_0x155129280/33 .event anyedge, v0x155129720_131, v0x155129720_132, v0x155129720_133, v0x155129720_134;
v0x155129720_135 .array/port v0x155129720, 135;
v0x155129720_136 .array/port v0x155129720, 136;
v0x155129720_137 .array/port v0x155129720, 137;
v0x155129720_138 .array/port v0x155129720, 138;
E_0x155129280/34 .event anyedge, v0x155129720_135, v0x155129720_136, v0x155129720_137, v0x155129720_138;
v0x155129720_139 .array/port v0x155129720, 139;
v0x155129720_140 .array/port v0x155129720, 140;
v0x155129720_141 .array/port v0x155129720, 141;
v0x155129720_142 .array/port v0x155129720, 142;
E_0x155129280/35 .event anyedge, v0x155129720_139, v0x155129720_140, v0x155129720_141, v0x155129720_142;
v0x155129720_143 .array/port v0x155129720, 143;
v0x155129720_144 .array/port v0x155129720, 144;
v0x155129720_145 .array/port v0x155129720, 145;
v0x155129720_146 .array/port v0x155129720, 146;
E_0x155129280/36 .event anyedge, v0x155129720_143, v0x155129720_144, v0x155129720_145, v0x155129720_146;
v0x155129720_147 .array/port v0x155129720, 147;
v0x155129720_148 .array/port v0x155129720, 148;
v0x155129720_149 .array/port v0x155129720, 149;
v0x155129720_150 .array/port v0x155129720, 150;
E_0x155129280/37 .event anyedge, v0x155129720_147, v0x155129720_148, v0x155129720_149, v0x155129720_150;
v0x155129720_151 .array/port v0x155129720, 151;
v0x155129720_152 .array/port v0x155129720, 152;
v0x155129720_153 .array/port v0x155129720, 153;
v0x155129720_154 .array/port v0x155129720, 154;
E_0x155129280/38 .event anyedge, v0x155129720_151, v0x155129720_152, v0x155129720_153, v0x155129720_154;
v0x155129720_155 .array/port v0x155129720, 155;
v0x155129720_156 .array/port v0x155129720, 156;
v0x155129720_157 .array/port v0x155129720, 157;
v0x155129720_158 .array/port v0x155129720, 158;
E_0x155129280/39 .event anyedge, v0x155129720_155, v0x155129720_156, v0x155129720_157, v0x155129720_158;
v0x155129720_159 .array/port v0x155129720, 159;
v0x155129720_160 .array/port v0x155129720, 160;
v0x155129720_161 .array/port v0x155129720, 161;
v0x155129720_162 .array/port v0x155129720, 162;
E_0x155129280/40 .event anyedge, v0x155129720_159, v0x155129720_160, v0x155129720_161, v0x155129720_162;
v0x155129720_163 .array/port v0x155129720, 163;
v0x155129720_164 .array/port v0x155129720, 164;
v0x155129720_165 .array/port v0x155129720, 165;
v0x155129720_166 .array/port v0x155129720, 166;
E_0x155129280/41 .event anyedge, v0x155129720_163, v0x155129720_164, v0x155129720_165, v0x155129720_166;
v0x155129720_167 .array/port v0x155129720, 167;
v0x155129720_168 .array/port v0x155129720, 168;
v0x155129720_169 .array/port v0x155129720, 169;
v0x155129720_170 .array/port v0x155129720, 170;
E_0x155129280/42 .event anyedge, v0x155129720_167, v0x155129720_168, v0x155129720_169, v0x155129720_170;
v0x155129720_171 .array/port v0x155129720, 171;
v0x155129720_172 .array/port v0x155129720, 172;
v0x155129720_173 .array/port v0x155129720, 173;
v0x155129720_174 .array/port v0x155129720, 174;
E_0x155129280/43 .event anyedge, v0x155129720_171, v0x155129720_172, v0x155129720_173, v0x155129720_174;
v0x155129720_175 .array/port v0x155129720, 175;
v0x155129720_176 .array/port v0x155129720, 176;
v0x155129720_177 .array/port v0x155129720, 177;
v0x155129720_178 .array/port v0x155129720, 178;
E_0x155129280/44 .event anyedge, v0x155129720_175, v0x155129720_176, v0x155129720_177, v0x155129720_178;
v0x155129720_179 .array/port v0x155129720, 179;
v0x155129720_180 .array/port v0x155129720, 180;
v0x155129720_181 .array/port v0x155129720, 181;
v0x155129720_182 .array/port v0x155129720, 182;
E_0x155129280/45 .event anyedge, v0x155129720_179, v0x155129720_180, v0x155129720_181, v0x155129720_182;
v0x155129720_183 .array/port v0x155129720, 183;
v0x155129720_184 .array/port v0x155129720, 184;
v0x155129720_185 .array/port v0x155129720, 185;
v0x155129720_186 .array/port v0x155129720, 186;
E_0x155129280/46 .event anyedge, v0x155129720_183, v0x155129720_184, v0x155129720_185, v0x155129720_186;
v0x155129720_187 .array/port v0x155129720, 187;
v0x155129720_188 .array/port v0x155129720, 188;
v0x155129720_189 .array/port v0x155129720, 189;
v0x155129720_190 .array/port v0x155129720, 190;
E_0x155129280/47 .event anyedge, v0x155129720_187, v0x155129720_188, v0x155129720_189, v0x155129720_190;
v0x155129720_191 .array/port v0x155129720, 191;
v0x155129720_192 .array/port v0x155129720, 192;
v0x155129720_193 .array/port v0x155129720, 193;
v0x155129720_194 .array/port v0x155129720, 194;
E_0x155129280/48 .event anyedge, v0x155129720_191, v0x155129720_192, v0x155129720_193, v0x155129720_194;
v0x155129720_195 .array/port v0x155129720, 195;
v0x155129720_196 .array/port v0x155129720, 196;
v0x155129720_197 .array/port v0x155129720, 197;
v0x155129720_198 .array/port v0x155129720, 198;
E_0x155129280/49 .event anyedge, v0x155129720_195, v0x155129720_196, v0x155129720_197, v0x155129720_198;
v0x155129720_199 .array/port v0x155129720, 199;
v0x155129720_200 .array/port v0x155129720, 200;
v0x155129720_201 .array/port v0x155129720, 201;
v0x155129720_202 .array/port v0x155129720, 202;
E_0x155129280/50 .event anyedge, v0x155129720_199, v0x155129720_200, v0x155129720_201, v0x155129720_202;
v0x155129720_203 .array/port v0x155129720, 203;
v0x155129720_204 .array/port v0x155129720, 204;
v0x155129720_205 .array/port v0x155129720, 205;
v0x155129720_206 .array/port v0x155129720, 206;
E_0x155129280/51 .event anyedge, v0x155129720_203, v0x155129720_204, v0x155129720_205, v0x155129720_206;
v0x155129720_207 .array/port v0x155129720, 207;
v0x155129720_208 .array/port v0x155129720, 208;
v0x155129720_209 .array/port v0x155129720, 209;
v0x155129720_210 .array/port v0x155129720, 210;
E_0x155129280/52 .event anyedge, v0x155129720_207, v0x155129720_208, v0x155129720_209, v0x155129720_210;
v0x155129720_211 .array/port v0x155129720, 211;
v0x155129720_212 .array/port v0x155129720, 212;
v0x155129720_213 .array/port v0x155129720, 213;
v0x155129720_214 .array/port v0x155129720, 214;
E_0x155129280/53 .event anyedge, v0x155129720_211, v0x155129720_212, v0x155129720_213, v0x155129720_214;
v0x155129720_215 .array/port v0x155129720, 215;
v0x155129720_216 .array/port v0x155129720, 216;
v0x155129720_217 .array/port v0x155129720, 217;
v0x155129720_218 .array/port v0x155129720, 218;
E_0x155129280/54 .event anyedge, v0x155129720_215, v0x155129720_216, v0x155129720_217, v0x155129720_218;
v0x155129720_219 .array/port v0x155129720, 219;
v0x155129720_220 .array/port v0x155129720, 220;
v0x155129720_221 .array/port v0x155129720, 221;
v0x155129720_222 .array/port v0x155129720, 222;
E_0x155129280/55 .event anyedge, v0x155129720_219, v0x155129720_220, v0x155129720_221, v0x155129720_222;
v0x155129720_223 .array/port v0x155129720, 223;
v0x155129720_224 .array/port v0x155129720, 224;
v0x155129720_225 .array/port v0x155129720, 225;
v0x155129720_226 .array/port v0x155129720, 226;
E_0x155129280/56 .event anyedge, v0x155129720_223, v0x155129720_224, v0x155129720_225, v0x155129720_226;
v0x155129720_227 .array/port v0x155129720, 227;
v0x155129720_228 .array/port v0x155129720, 228;
v0x155129720_229 .array/port v0x155129720, 229;
v0x155129720_230 .array/port v0x155129720, 230;
E_0x155129280/57 .event anyedge, v0x155129720_227, v0x155129720_228, v0x155129720_229, v0x155129720_230;
v0x155129720_231 .array/port v0x155129720, 231;
v0x155129720_232 .array/port v0x155129720, 232;
v0x155129720_233 .array/port v0x155129720, 233;
v0x155129720_234 .array/port v0x155129720, 234;
E_0x155129280/58 .event anyedge, v0x155129720_231, v0x155129720_232, v0x155129720_233, v0x155129720_234;
v0x155129720_235 .array/port v0x155129720, 235;
v0x155129720_236 .array/port v0x155129720, 236;
v0x155129720_237 .array/port v0x155129720, 237;
v0x155129720_238 .array/port v0x155129720, 238;
E_0x155129280/59 .event anyedge, v0x155129720_235, v0x155129720_236, v0x155129720_237, v0x155129720_238;
v0x155129720_239 .array/port v0x155129720, 239;
v0x155129720_240 .array/port v0x155129720, 240;
v0x155129720_241 .array/port v0x155129720, 241;
v0x155129720_242 .array/port v0x155129720, 242;
E_0x155129280/60 .event anyedge, v0x155129720_239, v0x155129720_240, v0x155129720_241, v0x155129720_242;
v0x155129720_243 .array/port v0x155129720, 243;
v0x155129720_244 .array/port v0x155129720, 244;
v0x155129720_245 .array/port v0x155129720, 245;
v0x155129720_246 .array/port v0x155129720, 246;
E_0x155129280/61 .event anyedge, v0x155129720_243, v0x155129720_244, v0x155129720_245, v0x155129720_246;
v0x155129720_247 .array/port v0x155129720, 247;
v0x155129720_248 .array/port v0x155129720, 248;
v0x155129720_249 .array/port v0x155129720, 249;
v0x155129720_250 .array/port v0x155129720, 250;
E_0x155129280/62 .event anyedge, v0x155129720_247, v0x155129720_248, v0x155129720_249, v0x155129720_250;
v0x155129720_251 .array/port v0x155129720, 251;
v0x155129720_252 .array/port v0x155129720, 252;
v0x155129720_253 .array/port v0x155129720, 253;
v0x155129720_254 .array/port v0x155129720, 254;
E_0x155129280/63 .event anyedge, v0x155129720_251, v0x155129720_252, v0x155129720_253, v0x155129720_254;
v0x155129720_255 .array/port v0x155129720, 255;
E_0x155129280/64 .event anyedge, v0x155129720_255;
E_0x155129280 .event/or E_0x155129280/0, E_0x155129280/1, E_0x155129280/2, E_0x155129280/3, E_0x155129280/4, E_0x155129280/5, E_0x155129280/6, E_0x155129280/7, E_0x155129280/8, E_0x155129280/9, E_0x155129280/10, E_0x155129280/11, E_0x155129280/12, E_0x155129280/13, E_0x155129280/14, E_0x155129280/15, E_0x155129280/16, E_0x155129280/17, E_0x155129280/18, E_0x155129280/19, E_0x155129280/20, E_0x155129280/21, E_0x155129280/22, E_0x155129280/23, E_0x155129280/24, E_0x155129280/25, E_0x155129280/26, E_0x155129280/27, E_0x155129280/28, E_0x155129280/29, E_0x155129280/30, E_0x155129280/31, E_0x155129280/32, E_0x155129280/33, E_0x155129280/34, E_0x155129280/35, E_0x155129280/36, E_0x155129280/37, E_0x155129280/38, E_0x155129280/39, E_0x155129280/40, E_0x155129280/41, E_0x155129280/42, E_0x155129280/43, E_0x155129280/44, E_0x155129280/45, E_0x155129280/46, E_0x155129280/47, E_0x155129280/48, E_0x155129280/49, E_0x155129280/50, E_0x155129280/51, E_0x155129280/52, E_0x155129280/53, E_0x155129280/54, E_0x155129280/55, E_0x155129280/56, E_0x155129280/57, E_0x155129280/58, E_0x155129280/59, E_0x155129280/60, E_0x155129280/61, E_0x155129280/62, E_0x155129280/63, E_0x155129280/64;
E_0x1551292d0 .event negedge, v0x155128630_0;
S_0x15512a820 .scope module, "muxReg" "muxReg" 7 52, 23 1 0, S_0x155121d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rd";
    .port_info 1 /INPUT 5 "Rt";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "Rw";
v0x15512aa80_0 .net "Rd", 4 0, L_0x15512fc50;  alias, 1 drivers
v0x15512ab10_0 .net "RegDst", 0 0, L_0x15512e9d0;  alias, 1 drivers
v0x15512abf0_0 .net "Rt", 4 0, L_0x15512fbb0;  alias, 1 drivers
v0x15512ac80_0 .net "Rw", 4 0, L_0x155130090;  alias, 1 drivers
L_0x155130090 .functor MUXZ 5, L_0x15512fbb0, L_0x15512fc50, L_0x15512e9d0, C4<>;
S_0x15512ad90 .scope module, "regs" "Reg" 7 58, 24 2 0, S_0x155121d30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 1 "RegWr";
    .port_info 4 /INPUT 32 "busW";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_0x15512af50 .param/l "n" 0 24 5, +C4<00000000000000000000000000100000>;
v0x15512b2b0_0 .net "Clock", 0 0, o0x138009fc0;  alias, 0 drivers
v0x15512b350_0 .net "Ra", 4 0, L_0x15512fb10;  alias, 1 drivers
v0x15512b3f0_0 .net "Rb", 4 0, L_0x15512fbb0;  alias, 1 drivers
v0x15512b480_0 .net "RegWr", 0 0, L_0x15512ffa0;  alias, 1 drivers
v0x15512b510_0 .net "Rw", 4 0, L_0x155130090;  alias, 1 drivers
v0x15512b5e0_0 .var "busA", 31 0;
v0x15512b670_0 .var "busB", 31 0;
v0x15512b720_0 .net "busW", 31 0, L_0x155131e00;  alias, 1 drivers
v0x15512b7b0 .array "mem", 31 0, 31 0;
v0x15512b7b0_0 .array/port v0x15512b7b0, 0;
v0x15512b7b0_1 .array/port v0x15512b7b0, 1;
v0x15512b7b0_2 .array/port v0x15512b7b0, 2;
E_0x15512b150/0 .event anyedge, v0x15512b350_0, v0x15512b7b0_0, v0x15512b7b0_1, v0x15512b7b0_2;
v0x15512b7b0_3 .array/port v0x15512b7b0, 3;
v0x15512b7b0_4 .array/port v0x15512b7b0, 4;
v0x15512b7b0_5 .array/port v0x15512b7b0, 5;
v0x15512b7b0_6 .array/port v0x15512b7b0, 6;
E_0x15512b150/1 .event anyedge, v0x15512b7b0_3, v0x15512b7b0_4, v0x15512b7b0_5, v0x15512b7b0_6;
v0x15512b7b0_7 .array/port v0x15512b7b0, 7;
v0x15512b7b0_8 .array/port v0x15512b7b0, 8;
v0x15512b7b0_9 .array/port v0x15512b7b0, 9;
v0x15512b7b0_10 .array/port v0x15512b7b0, 10;
E_0x15512b150/2 .event anyedge, v0x15512b7b0_7, v0x15512b7b0_8, v0x15512b7b0_9, v0x15512b7b0_10;
v0x15512b7b0_11 .array/port v0x15512b7b0, 11;
v0x15512b7b0_12 .array/port v0x15512b7b0, 12;
v0x15512b7b0_13 .array/port v0x15512b7b0, 13;
v0x15512b7b0_14 .array/port v0x15512b7b0, 14;
E_0x15512b150/3 .event anyedge, v0x15512b7b0_11, v0x15512b7b0_12, v0x15512b7b0_13, v0x15512b7b0_14;
v0x15512b7b0_15 .array/port v0x15512b7b0, 15;
v0x15512b7b0_16 .array/port v0x15512b7b0, 16;
v0x15512b7b0_17 .array/port v0x15512b7b0, 17;
v0x15512b7b0_18 .array/port v0x15512b7b0, 18;
E_0x15512b150/4 .event anyedge, v0x15512b7b0_15, v0x15512b7b0_16, v0x15512b7b0_17, v0x15512b7b0_18;
v0x15512b7b0_19 .array/port v0x15512b7b0, 19;
v0x15512b7b0_20 .array/port v0x15512b7b0, 20;
v0x15512b7b0_21 .array/port v0x15512b7b0, 21;
v0x15512b7b0_22 .array/port v0x15512b7b0, 22;
E_0x15512b150/5 .event anyedge, v0x15512b7b0_19, v0x15512b7b0_20, v0x15512b7b0_21, v0x15512b7b0_22;
v0x15512b7b0_23 .array/port v0x15512b7b0, 23;
v0x15512b7b0_24 .array/port v0x15512b7b0, 24;
v0x15512b7b0_25 .array/port v0x15512b7b0, 25;
v0x15512b7b0_26 .array/port v0x15512b7b0, 26;
E_0x15512b150/6 .event anyedge, v0x15512b7b0_23, v0x15512b7b0_24, v0x15512b7b0_25, v0x15512b7b0_26;
v0x15512b7b0_27 .array/port v0x15512b7b0, 27;
v0x15512b7b0_28 .array/port v0x15512b7b0, 28;
v0x15512b7b0_29 .array/port v0x15512b7b0, 29;
v0x15512b7b0_30 .array/port v0x15512b7b0, 30;
E_0x15512b150/7 .event anyedge, v0x15512b7b0_27, v0x15512b7b0_28, v0x15512b7b0_29, v0x15512b7b0_30;
v0x15512b7b0_31 .array/port v0x15512b7b0, 31;
E_0x15512b150/8 .event anyedge, v0x15512b7b0_31, v0x15512abf0_0;
E_0x15512b150 .event/or E_0x15512b150/0, E_0x15512b150/1, E_0x15512b150/2, E_0x15512b150/3, E_0x15512b150/4, E_0x15512b150/5, E_0x15512b150/6, E_0x15512b150/7, E_0x15512b150/8;
    .scope S_0x15510ee40;
T_0 ;
    %wait E_0x15510b7c0;
    %load/vec4 v0x15511e870_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x15510c4e0_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x15510c4e0_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15510c4e0_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x15510c4e0_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x15510c4e0_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1551283a0;
T_1 ;
    %wait E_0x1551285f0;
    %load/vec4 v0x155128790_0;
    %store/vec4 v0x1551286e0_0, 0, 30;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155127f00;
T_2 ;
    %vpi_call 20 9 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/Instruction.txt", v0x1551282c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x155127f00;
T_3 ;
    %wait E_0x1551280f0;
    %load/vec4 v0x155128150_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1551282c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155128210_0, 4, 8;
    %load/vec4 v0x155128150_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1551282c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155128210_0, 4, 8;
    %load/vec4 v0x155128150_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1551282c0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155128210_0, 4, 8;
    %ix/getv 4, v0x155128150_0;
    %load/vec4a v0x1551282c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155128210_0, 4, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x155127720;
T_4 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x155128dd0_0, 0, 30;
    %end;
    .thread T_4;
    .scope S_0x155127720;
T_5 ;
    %wait E_0x155127990;
    %delay 10000, 0;
    %load/vec4 v0x155128d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x155128ad0_0;
    %parti/s 4, 26, 6;
    %load/vec4 v0x155128c50_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155128dd0_0, 0, 30;
    %vpi_call 18 40 "$display", "[DEBUG] jump curAddr: %d, nextAddr: %d", v0x155128ad0_0, v0x155128dd0_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x155128960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x155128e60_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x155128ad0_0;
    %addi 1, 0, 30;
    %load/vec4 v0x155128b80_0;
    %add;
    %store/vec4 v0x155128dd0_0, 0, 30;
    %vpi_call 18 44 "$display", "[DEBUG] branch curAddr: %d, nextAddr: %d branch=%d zero=%d", v0x155128ad0_0, v0x155128dd0_0, v0x155128960_0, v0x155128e60_0 {0 0 0};
    %vpi_call 18 45 "$display", "[DEBUG] extend_imme: %d", v0x155128b80_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x155128ad0_0;
    %addi 1, 0, 30;
    %store/vec4 v0x155128dd0_0, 0, 30;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15512ad90;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15512b7b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15512b7b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15512b7b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15512b7b0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x15512ad90;
T_7 ;
    %wait E_0x1551292d0;
    %load/vec4 v0x15512b480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15512b720_0;
    %load/vec4 v0x15512b510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15512b7b0, 0, 4;
    %vpi_call 24 36 "$display", "[DEBUG] write %h to reg%h", v0x15512b720_0, v0x15512b510_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15512ad90;
T_8 ;
    %wait E_0x15512b150;
    %load/vec4 v0x15512b350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x15512b7b0, 4;
    %assign/vec4 v0x15512b5e0_0, 0;
    %load/vec4 v0x15512b3f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x15512b7b0, 4;
    %assign/vec4 v0x15512b670_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x155123c00;
T_9 ;
    %wait E_0x155123f30;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x155124230_0, 0, 1;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x1551240e0_0, 0, 1;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x155124190_0, 0, 1;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155124040_0, 4, 1;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x155123f70_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155124040_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1551238d0;
T_10 ;
    %wait E_0x155123a40;
    %load/vec4 v0x155123a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x155123b30_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155123b30_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1551259b0;
T_11 ;
    %wait E_0x155125ce0;
    %load/vec4 v0x155125d40_0;
    %load/vec4 v0x155125e10_0;
    %xor;
    %store/vec4 v0x155125ea0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1551243a0;
T_12 ;
    %wait E_0x1551245c0;
    %load/vec4 v0x155124810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x155124630_0;
    %store/vec4 v0x155124780_0, 0, 1;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x1551246e0_0;
    %store/vec4 v0x155124780_0, 0, 1;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x155124900;
T_13 ;
    %wait E_0x155124b30;
    %load/vec4 v0x155124c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155124b80_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x155124b80_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x155124cf0;
T_14 ;
    %wait E_0x155125000;
    %load/vec4 v0x155125340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x155125060_0;
    %store/vec4 v0x1551252a0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x155125130_0;
    %store/vec4 v0x1551252a0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1551251d0_0;
    %store/vec4 v0x1551252a0_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x155128fc0;
T_15 ;
    %vpi_call 22 22 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/data/data.txt", v0x155129720 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x155128fc0;
T_16 ;
    %wait E_0x1551292d0;
    %load/vec4 v0x155129410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x1551295c0_0;
    %split/vec4 8;
    %ix/getv 4, v0x155129320_0;
    %store/vec4a v0x155129720, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x155129320_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x155129720, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x155129320_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x155129720, 4, 0;
    %load/vec4 v0x155129320_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x155129720, 4, 0;
    %load/vec4 v0x155129320_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x155129720, 4;
    %load/vec4 v0x155129320_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x155129720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155129320_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x155129720, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x155129320_0;
    %load/vec4a v0x155129720, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 22 31 "$display", "[DEBUG] write %h to memory address:%h, %h", v0x1551295c0_0, v0x155129320_0, S<0,vec4,u32> {1 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x155128fc0;
T_17 ;
    %wait E_0x155129280;
    %load/vec4 v0x155129320_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x155129720, 4;
    %load/vec4 v0x155129320_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x155129720, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155129320_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x155129720, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x155129320_0;
    %load/vec4a v0x155129720, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155129650_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "singleCycleCpu.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/cpuCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/aluCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/insDecoder.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/mainCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/datapath.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/extendByExtop.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/src/MEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/muxReg.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/REGS/user/src/Reg.v";
