{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475587383550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475587383555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 10:23:03 2016 " "Processing started: Tue Oct 04 10:23:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475587383555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587383555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587383555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475587383914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475587383914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Transmitter.v(17) " "Verilog HDL information at Transmitter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475587397234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Receiver.v(16) " "Verilog HDL information at Receiver.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475587397235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterfaceSerial.v(36) " "Verilog HDL information at InterfaceSerial.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475587397237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceserial.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceSerial " "Found entity 1: InterfaceSerial" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate_Generator " "Found entity 1: BaudRate_Generator" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/BaudRate_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397239 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(42) " "Verilog HDL warning at IOmodule.v(42): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(43) " "Verilog HDL warning at IOmodule.v(43): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(44) " "Verilog HDL warning at IOmodule.v(44): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(57) " "Verilog HDL warning at IOmodule.v(57): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(58) " "Verilog HDL warning at IOmodule.v(58): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(59) " "Verilog HDL warning at IOmodule.v(59): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(63) " "Verilog HDL warning at IOmodule.v(63): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(64) " "Verilog HDL warning at IOmodule.v(64): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(65) " "Verilog HDL warning at IOmodule.v(65): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(66) " "Verilog HDL warning at IOmodule.v(66): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(67) " "Verilog HDL warning at IOmodule.v(67): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(68) " "Verilog HDL warning at IOmodule.v(68): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(69) " "Verilog HDL warning at IOmodule.v(69): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomodule.v 1 1 " "Found 1 design units, including 1 entities, in source file iomodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOmodule " "Found entity 1: IOmodule" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UC.v(26) " "Verilog HDL warning at UC.v(26): extended using \"x\" or \"z\"" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397245 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoC.v(155) " "Verilog HDL warning at SoC.v(155): extended using \"x\" or \"z\"" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397246 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoC.v(305) " "Verilog HDL warning at SoC.v(305): extended using \"x\" or \"z\"" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoC.v(315) " "Verilog HDL warning at SoC.v(315): extended using \"x\" or \"z\"" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397249 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(19) " "Verilog HDL warning at PC.v(19): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.v 1 1 " "Found 1 design units, including 1 entities, in source file memwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IFID.v(27) " "Verilog HDL warning at IFID.v(27): extended using \"x\" or \"z\"" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IFID.v(28) " "Verilog HDL warning at IFID.v(28): extended using \"x\" or \"z\"" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.v 1 1 " "Found 1 design units, including 1 entities, in source file ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.v 1 1 " "Found 1 design units, including 1 entities, in source file idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IDEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdu.v 1 1 " "Found 1 design units, including 1 entities, in source file hdu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDU " "Found entity 1: HDU" {  } { { "HDU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/HDU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fu.v 1 1 " "Found 1 design units, including 1 entities, in source file fu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "FU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/FU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.v 1 1 " "Found 1 design units, including 1 entities, in source file exmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/EXMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dontcare_corrector.v 1 1 " "Found 1 design units, including 1 entities, in source file dontcare_corrector.v" { { "Info" "ISGN_ENTITY_NAME" "1 dontCare_corrector " "Found entity 1: dontCare_corrector" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demux1_2.v(12) " "Verilog HDL warning at demux1_2.v(12): extended using \"x\" or \"z\"" {  } { { "demux1_2.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/demux1_2.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demux1_2.v(16) " "Verilog HDL warning at demux1_2.v(16): extended using \"x\" or \"z\"" {  } { { "demux1_2.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/demux1_2.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/demux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdec " "Found entity 1: ALUdec" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(41) " "Verilog HDL warning at ALU.v(41): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(52) " "Verilog HDL warning at ALU.v(52): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475587397271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoC " "Elaborating entity \"SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475587397422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:divider " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:divider\"" {  } { { "SoC.v" "divider" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOmodule IOmodule:IO " "Elaborating entity \"IOmodule\" for hierarchy \"IOmodule:IO\"" {  } { { "SoC.v" "IO" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(44) " "Verilog HDL assignment warning at IOmodule.v(44): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397468 "|SoC|IOmodule:IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(59) " "Verilog HDL assignment warning at IOmodule.v(59): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397468 "|SoC|IOmodule:IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(66) " "Verilog HDL assignment warning at IOmodule.v(66): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397468 "|SoC|IOmodule:IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(69) " "Verilog HDL assignment warning at IOmodule.v(69): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397468 "|SoC|IOmodule:IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceSerial InterfaceSerial:UART " "Elaborating entity \"InterfaceSerial\" for hierarchy \"InterfaceSerial:UART\"" {  } { { "SoC.v" "UART" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InterfaceSerial.v(50) " "Verilog HDL assignment warning at InterfaceSerial.v(50): truncated value with size 32 to match size of target (8)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InterfaceSerial.v(55) " "Verilog HDL assignment warning at InterfaceSerial.v(55): truncated value with size 32 to match size of target (8)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data InterfaceSerial.v(36) " "Verilog HDL Always Construct warning at InterfaceSerial.v(36): inferring latch(es) for variable \"send_data\", which holds its previous value in one or more paths through the always construct" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[0\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[0\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[1\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[1\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[2\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[2\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[3\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[3\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[4\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[4\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397470 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[5\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[5\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[6\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[6\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[7\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[7\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[8\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[8\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[9\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[9\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[10\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[10\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[11\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[11\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[12\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[12\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[13\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[13\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[14\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[14\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[15\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[15\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[16\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[16\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[17\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[17\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[18\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[18\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[19\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[19\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[20\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[20\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[21\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[21\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[22\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[22\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397471 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[23\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[23\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[24\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[24\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[25\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[25\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[26\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[26\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[27\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[27\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[28\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[28\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[29\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[29\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[30\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[30\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[31\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[31\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 "|SoC|InterfaceSerial:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter InterfaceSerial:UART\|Transmitter:transmitter " "Elaborating entity \"Transmitter\" for hierarchy \"InterfaceSerial:UART\|Transmitter:transmitter\"" {  } { { "InterfaceSerial.v" "transmitter" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Transmitter.v(90) " "Verilog HDL assignment warning at Transmitter.v(90): truncated value with size 32 to match size of target (6)" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397473 "|SoC|InterfaceSerial:UART|Transmitter:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver InterfaceSerial:UART\|Receiver:receiver " "Elaborating entity \"Receiver\" for hierarchy \"InterfaceSerial:UART\|Receiver:receiver\"" {  } { { "InterfaceSerial.v" "receiver" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Receiver.v(81) " "Verilog HDL assignment warning at Receiver.v(81): truncated value with size 32 to match size of target (6)" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397476 "|SoC|InterfaceSerial:UART|Receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate_Generator InterfaceSerial:UART\|BaudRate_Generator:baudRate " "Elaborating entity \"BaudRate_Generator\" for hierarchy \"InterfaceSerial:UART\|BaudRate_Generator:baudRate\"" {  } { { "InterfaceSerial.v" "baudRate" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BaudRate_Generator.v(19) " "Verilog HDL assignment warning at BaudRate_Generator.v(19): truncated value with size 32 to match size of target (7)" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/BaudRate_Generator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397477 "|SoC|InterfaceSerial:UART|BaudRate_Generator:baudRate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"memory:MEMORY\"" {  } { { "SoC.v" "MEMORY" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.mif " "Parameter \"init_file\" = \"program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587397518 ""}  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475587397518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjk1 " "Found entity 1: altsyncram_sjk1" {  } { { "db/altsyncram_sjk1.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjk1 memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated " "Elaborating entity \"altsyncram_sjk1\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_sjk1.tdf" "decode3" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_sjk1.tdf" "rden_decode" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587397724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_sjk1.tdf" "mux2" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:MUX_MEM " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:MUX_MEM\"" {  } { { "SoC.v" "MUX_MEM" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 demux1_2:DEMUX_MEM " "Elaborating entity \"demux1_2\" for hierarchy \"demux1_2:DEMUX_MEM\"" {  } { { "SoC.v" "DEMUX_MEM" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dontCare_corrector dontCare_corrector:SELECT_CORRECTOR " "Elaborating entity \"dontCare_corrector\" for hierarchy \"dontCare_corrector:SELECT_CORRECTOR\"" {  } { { "SoC.v" "SELECT_CORRECTOR" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397732 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "dontCare_corrector.v(12) " "Verilog HDL Case Statement warning at dontCare_corrector.v(12): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 12 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475587397733 "|SoC|dontCare_corrector:SELECT_CORRECTOR"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "dontCare_corrector.v(13) " "Verilog HDL Case Statement warning at dontCare_corrector.v(13): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 13 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475587397733 "|SoC|dontCare_corrector:SELECT_CORRECTOR"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dontCare_corrector.v(11) " "Verilog HDL Case Statement warning at dontCare_corrector.v(11): can't check case statement for completeness because the case expression has too many possible states" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 11 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1475587397733 "|SoC|dontCare_corrector:SELECT_CORRECTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:MUX_PC " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:MUX_PC\"" {  } { { "SoC.v" "MUX_PC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "SoC.v" "PC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397737 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "PC.v(19) " "Verilog HDL Case Statement warning at PC.v(19): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 19 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PC.v(18) " "Verilog HDL Case Statement warning at PC.v(18): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 18 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(18) " "Verilog HDL Always Construct warning at PC.v(18): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(21) " "Inferred latch for \"PC\[0\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(21) " "Inferred latch for \"PC\[1\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(21) " "Inferred latch for \"PC\[2\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(21) " "Inferred latch for \"PC\[3\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(21) " "Inferred latch for \"PC\[4\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(21) " "Inferred latch for \"PC\[5\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(21) " "Inferred latch for \"PC\[6\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(21) " "Inferred latch for \"PC\[7\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(21) " "Inferred latch for \"PC\[8\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(21) " "Inferred latch for \"PC\[9\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(21) " "Inferred latch for \"PC\[10\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(21) " "Inferred latch for \"PC\[11\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397739 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(21) " "Inferred latch for \"PC\[12\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(21) " "Inferred latch for \"PC\[13\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(21) " "Inferred latch for \"PC\[14\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(21) " "Inferred latch for \"PC\[15\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[16\] PC.v(21) " "Inferred latch for \"PC\[16\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[17\] PC.v(21) " "Inferred latch for \"PC\[17\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[18\] PC.v(21) " "Inferred latch for \"PC\[18\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[19\] PC.v(21) " "Inferred latch for \"PC\[19\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[20\] PC.v(21) " "Inferred latch for \"PC\[20\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[21\] PC.v(21) " "Inferred latch for \"PC\[21\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[22\] PC.v(21) " "Inferred latch for \"PC\[22\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[23\] PC.v(21) " "Inferred latch for \"PC\[23\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[24\] PC.v(21) " "Inferred latch for \"PC\[24\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[25\] PC.v(21) " "Inferred latch for \"PC\[25\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[26\] PC.v(21) " "Inferred latch for \"PC\[26\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[27\] PC.v(21) " "Inferred latch for \"PC\[27\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] PC.v(21) " "Inferred latch for \"PC\[28\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] PC.v(21) " "Inferred latch for \"PC\[29\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] PC.v(21) " "Inferred latch for \"PC\[30\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] PC.v(21) " "Inferred latch for \"PC\[31\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397740 "|SoC|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:IFID " "Elaborating entity \"IFID\" for hierarchy \"IFID:IFID\"" {  } { { "SoC.v" "IFID" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU HDU:HAZARD " "Elaborating entity \"HDU\" for hierarchy \"HDU:HAZARD\"" {  } { { "SoC.v" "HAZARD" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR GPR:GPR " "Elaborating entity \"GPR\" for hierarchy \"GPR:GPR\"" {  } { { "SoC.v" "GPR" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397744 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397753 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397753 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397753 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397754 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397755 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397756 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397757 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397758 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397759 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397760 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397761 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397762 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397763 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397764 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397764 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397764 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397764 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397764 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397765 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397766 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397767 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397768 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397769 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397770 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397771 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397772 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397773 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397774 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397775 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397776 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397777 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397778 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397779 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397780 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397781 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397782 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397783 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397784 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397785 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397786 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397787 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397788 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397789 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397790 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397791 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397792 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397793 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397794 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397795 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397796 "|SoC|GPR:GPR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:BRANCH_COMP " "Elaborating entity \"comparator\" for hierarchy \"comparator:BRANCH_COMP\"" {  } { { "SoC.v" "BRANCH_COMP" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SE " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SE\"" {  } { { "SoC.v" "SE" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "SoC.v" "UC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397799 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "UC.v(26) " "Verilog HDL Case Statement warning at UC.v(26): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 26 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(25) " "Verilog HDL Case Statement warning at UC.v(25): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "microcode_reg UC.v(18) " "Verilog HDL Always Construct warning at UC.v(18): inferring latch(es) for variable \"microcode_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_reg UC.v(18) " "Verilog HDL Always Construct warning at UC.v(18): inferring latch(es) for variable \"flags_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[0\] UC.v(24) " "Inferred latch for \"flags_reg\[0\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[1\] UC.v(24) " "Inferred latch for \"flags_reg\[1\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[2\] UC.v(24) " "Inferred latch for \"flags_reg\[2\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[3\] UC.v(24) " "Inferred latch for \"flags_reg\[3\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[6\] UC.v(24) " "Inferred latch for \"microcode_reg\[6\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[7\] UC.v(24) " "Inferred latch for \"microcode_reg\[7\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[8\] UC.v(24) " "Inferred latch for \"microcode_reg\[8\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[9\] UC.v(24) " "Inferred latch for \"microcode_reg\[9\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[10\] UC.v(24) " "Inferred latch for \"microcode_reg\[10\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[11\] UC.v(24) " "Inferred latch for \"microcode_reg\[11\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[12\] UC.v(24) " "Inferred latch for \"microcode_reg\[12\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397800 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[13\] UC.v(24) " "Inferred latch for \"microcode_reg\[13\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397801 "|SoC|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:IDEX " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:IDEX\"" {  } { { "SoC.v" "IDEX" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FU FU:FORWARDING_UNIT " "Elaborating entity \"FU\" for hierarchy \"FU:FORWARDING_UNIT\"" {  } { { "SoC.v" "FORWARDING_UNIT" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdec ALUdec:ALUDEC " "Elaborating entity \"ALUdec\" for hierarchy \"ALUdec:ALUDEC\"" {  } { { "SoC.v" "ALUDEC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(14) " "Verilog HDL assignment warning at ALUdec.v(14): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(16) " "Verilog HDL assignment warning at ALUdec.v(16): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(18) " "Verilog HDL assignment warning at ALUdec.v(18): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(20) " "Verilog HDL assignment warning at ALUdec.v(20): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(22) " "Verilog HDL assignment warning at ALUdec.v(22): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(24) " "Verilog HDL assignment warning at ALUdec.v(24): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(26) " "Verilog HDL assignment warning at ALUdec.v(26): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(34) " "Verilog HDL assignment warning at ALUdec.v(34): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(36) " "Verilog HDL assignment warning at ALUdec.v(36): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(43) " "Verilog HDL assignment warning at ALUdec.v(43): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(45) " "Verilog HDL assignment warning at ALUdec.v(45): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(47) " "Verilog HDL assignment warning at ALUdec.v(47): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(49) " "Verilog HDL assignment warning at ALUdec.v(49): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(51) " "Verilog HDL assignment warning at ALUdec.v(51): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475587397807 "|SoC|ALUdec:ALUDEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "SoC.v" "ALU" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LO ALU.v(17) " "Verilog HDL or VHDL warning at ALU.v(17): object \"LO\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475587397810 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HI ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"HI\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397810 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUresult_reg ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"ALUresult_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_reg ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"zero_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow_reg ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"overflow_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_reg ALU.v(26) " "Inferred latch for \"overflow_reg\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_reg ALU.v(26) " "Inferred latch for \"zero_reg\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[0\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[0\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[1\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[1\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[2\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[2\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[3\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[3\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[4\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[4\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[5\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[5\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[6\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[6\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[7\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[7\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[8\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[8\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[9\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[9\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[10\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[10\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[11\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[11\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[12\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[12\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[13\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[13\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[14\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[14\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[15\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[15\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[16\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[16\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[17\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[17\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[18\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[18\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[19\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[19\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[20\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[20\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[21\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[21\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397811 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[22\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[22\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[23\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[23\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[24\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[24\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[25\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[25\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[26\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[26\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[27\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[27\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[28\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[28\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[29\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[29\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[30\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[30\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[31\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[31\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[0\] ALU.v(26) " "Inferred latch for \"HI\[0\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[1\] ALU.v(26) " "Inferred latch for \"HI\[1\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[2\] ALU.v(26) " "Inferred latch for \"HI\[2\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[3\] ALU.v(26) " "Inferred latch for \"HI\[3\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[4\] ALU.v(26) " "Inferred latch for \"HI\[4\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[5\] ALU.v(26) " "Inferred latch for \"HI\[5\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[6\] ALU.v(26) " "Inferred latch for \"HI\[6\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[7\] ALU.v(26) " "Inferred latch for \"HI\[7\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[8\] ALU.v(26) " "Inferred latch for \"HI\[8\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[9\] ALU.v(26) " "Inferred latch for \"HI\[9\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[10\] ALU.v(26) " "Inferred latch for \"HI\[10\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[11\] ALU.v(26) " "Inferred latch for \"HI\[11\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[12\] ALU.v(26) " "Inferred latch for \"HI\[12\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[13\] ALU.v(26) " "Inferred latch for \"HI\[13\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[14\] ALU.v(26) " "Inferred latch for \"HI\[14\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[15\] ALU.v(26) " "Inferred latch for \"HI\[15\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[16\] ALU.v(26) " "Inferred latch for \"HI\[16\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[17\] ALU.v(26) " "Inferred latch for \"HI\[17\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[18\] ALU.v(26) " "Inferred latch for \"HI\[18\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[19\] ALU.v(26) " "Inferred latch for \"HI\[19\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397812 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[20\] ALU.v(26) " "Inferred latch for \"HI\[20\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[21\] ALU.v(26) " "Inferred latch for \"HI\[21\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[22\] ALU.v(26) " "Inferred latch for \"HI\[22\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[23\] ALU.v(26) " "Inferred latch for \"HI\[23\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[24\] ALU.v(26) " "Inferred latch for \"HI\[24\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[25\] ALU.v(26) " "Inferred latch for \"HI\[25\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[26\] ALU.v(26) " "Inferred latch for \"HI\[26\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[27\] ALU.v(26) " "Inferred latch for \"HI\[27\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[28\] ALU.v(26) " "Inferred latch for \"HI\[28\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[29\] ALU.v(26) " "Inferred latch for \"HI\[29\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[30\] ALU.v(26) " "Inferred latch for \"HI\[30\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[31\] ALU.v(26) " "Inferred latch for \"HI\[31\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587397813 "|SoC|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:EXMEM " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:EXMEM\"" {  } { { "SoC.v" "EXMEM" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:MEMWB " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:MEMWB\"" {  } { { "SoC.v" "MEMWB" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587397815 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IDEX:IDEX\|WB_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IDEX:IDEX\|WB_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1475587400131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1475587400131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1475587400131 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587400131 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1475587400131 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587400150 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587400150 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1475587400150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IDEX:IDEX\|altshift_taps:WB_reg_rtl_0 " "Elaborated megafunction instantiation \"IDEX:IDEX\|altshift_taps:WB_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587400406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IDEX:IDEX\|altshift_taps:WB_reg_rtl_0 " "Instantiated megafunction \"IDEX:IDEX\|altshift_taps:WB_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475587400406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/shift_taps_c6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587400488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587400488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l31 " "Found entity 1: altsyncram_3l31" {  } { { "db/altsyncram_3l31.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_3l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587400550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587400550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587400651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587400651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587400714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587400714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587400774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587400774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587400843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400844 ""}  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475587400844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587400917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587400917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587400993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587400993 ""}  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475587400993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587401064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587401064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587401076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587401076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587401175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587401175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587401250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587401250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587401300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587401300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475587401313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587401313 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } } { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587401636 "|SoC|ALU:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } } { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587401636 "|SoC|ALU:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1475587401636 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1475587401636 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1475587402214 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1475587402214 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1475587402214 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UC:UC\|flags_reg\[1\] UC:UC\|microcode_reg\[13\] " "Duplicate LATCH primitive \"UC:UC\|flags_reg\[1\]\" merged with LATCH primitive \"UC:UC\|microcode_reg\[13\]\"" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587402235 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UC:UC\|microcode_reg\[9\] UC:UC\|microcode_reg\[11\] " "Duplicate LATCH primitive \"UC:UC\|microcode_reg\[9\]\" merged with LATCH primitive \"UC:UC\|microcode_reg\[11\]\"" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1475587402235 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1475587402235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[13\] " "Latch UC:UC\|microcode_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[26\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[26\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402283 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[11\] " "Latch UC:UC\|microcode_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[26\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[26\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402284 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|flags_reg\[2\] " "Latch UC:UC\|flags_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[27\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[27\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402284 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[8\] " "Latch UC:UC\|microcode_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[30\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[30\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402284 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|flags_reg\[3\] " "Latch UC:UC\|flags_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[28\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[28\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402291 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[10\] " "Latch UC:UC\|microcode_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[30\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[30\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402291 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|flags_reg\[0\] " "Latch UC:UC\|flags_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[26\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[26\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402291 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[6\] " "Latch UC:UC\|microcode_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[31\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[31\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402291 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[12\] " "Latch UC:UC\|microcode_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[28\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[28\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402291 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[7\] " "Latch UC:UC\|microcode_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[31\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[31\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475587402292 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475587402292 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|startBit InterfaceSerial:UART\|startBit~_emulated InterfaceSerial:UART\|startBit~1 " "Register \"InterfaceSerial:UART\|startBit\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|startBit~_emulated\" and latch \"InterfaceSerial:UART\|startBit~1\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|startBit"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[0\] InterfaceSerial:UART\|insertion_position\[0\]~_emulated InterfaceSerial:UART\|insertion_position\[0\]~1 " "Register \"InterfaceSerial:UART\|insertion_position\[0\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[0\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[0\]~1\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[1\] InterfaceSerial:UART\|insertion_position\[1\]~_emulated InterfaceSerial:UART\|insertion_position\[1\]~6 " "Register \"InterfaceSerial:UART\|insertion_position\[1\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[1\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[1\]~6\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[2\] InterfaceSerial:UART\|insertion_position\[2\]~_emulated InterfaceSerial:UART\|insertion_position\[2\]~11 " "Register \"InterfaceSerial:UART\|insertion_position\[2\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[2\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[2\]~11\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[3\] InterfaceSerial:UART\|insertion_position\[3\]~_emulated InterfaceSerial:UART\|insertion_position\[3\]~16 " "Register \"InterfaceSerial:UART\|insertion_position\[3\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[3\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[3\]~16\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[4\] InterfaceSerial:UART\|insertion_position\[4\]~_emulated InterfaceSerial:UART\|insertion_position\[4\]~21 " "Register \"InterfaceSerial:UART\|insertion_position\[4\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[4\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[4\]~21\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[5\] InterfaceSerial:UART\|insertion_position\[5\]~_emulated InterfaceSerial:UART\|insertion_position\[5\]~26 " "Register \"InterfaceSerial:UART\|insertion_position\[5\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[5\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[5\]~26\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[6\] InterfaceSerial:UART\|insertion_position\[6\]~_emulated InterfaceSerial:UART\|insertion_position\[6\]~31 " "Register \"InterfaceSerial:UART\|insertion_position\[6\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[6\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[6\]~31\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[7\] InterfaceSerial:UART\|insertion_position\[7\]~_emulated InterfaceSerial:UART\|insertion_position\[7\]~36 " "Register \"InterfaceSerial:UART\|insertion_position\[7\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[7\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[7\]~36\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475587402334 "|SoC|InterfaceSerial:UART|insertion_position[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1475587402334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c\[1\] VCC " "Pin \"c\[1\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[2\] VCC " "Pin \"c\[2\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[3\] VCC " "Pin \"c\[3\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[4\] VCC " "Pin \"c\[4\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] VCC " "Pin \"r\[1\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] VCC " "Pin \"r\[2\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] VCC " "Pin \"r\[3\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] VCC " "Pin \"r\[4\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] VCC " "Pin \"r\[5\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] VCC " "Pin \"r\[6\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] VCC " "Pin \"r\[7\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475587414751 "|SoC|r[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475587414751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1475587415254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475587421343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Beatriz Brito/Desktop/SoC/output_files/PBL.map.smsg " "Generated suppressed messages file C:/Users/Beatriz Brito/Desktop/SoC/output_files/PBL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587421641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475587422062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475587422062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6169 " "Implemented 6169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475587422457 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475587422457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6048 " "Implemented 6048 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475587422457 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1475587422457 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1475587422457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475587422457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475587422536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 10:23:42 2016 " "Processing ended: Tue Oct 04 10:23:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475587422536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475587422536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475587422536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475587422536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1475587424120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475587424126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 10:23:43 2016 " "Processing started: Tue Oct 04 10:23:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475587424126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1475587424126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL -c PBL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1475587424126 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1475587424249 ""}
{ "Info" "0" "" "Project  = PBL" {  } {  } 0 0 "Project  = PBL" 0 0 "Fitter" 0 0 1475587424249 ""}
{ "Info" "0" "" "Revision = PBL" {  } {  } 0 0 "Revision = PBL" 0 0 "Fitter" 0 0 1475587424249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1475587424451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1475587424452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"PBL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1475587424499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475587424580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475587424580 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1475587424941 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1475587424947 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1475587425119 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1475587425119 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10518 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1475587425136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10520 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1475587425136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10522 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1475587425136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10524 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1475587425136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10526 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1475587425136 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1475587425136 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1475587425140 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1475587425633 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1475587426538 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1139 " "TimeQuest Timing Analyzer is analyzing 1139 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1475587427536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL.sdc " "Synopsys Design Constraints File file not found: 'PBL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1475587427543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1475587427544 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|startBit~2\|combout " "Node \"UART\|startBit~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""} { "Warning" "WSTA_SCC_NODE" "UART\|startBit~13\|dataa " "Node \"UART\|startBit~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""} { "Warning" "WSTA_SCC_NODE" "UART\|startBit~13\|combout " "Node \"UART\|startBit~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""} { "Warning" "WSTA_SCC_NODE" "UART\|startBit~2\|datac " "Node \"UART\|startBit~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427580 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[7\]~37\|combout " "Node \"UART\|insertion_position\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~12\|dataa " "Node \"UART\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~12\|combout " "Node \"UART\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[7\]~37\|datac " "Node \"UART\|insertion_position\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427580 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427580 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[6\]~32\|combout " "Node \"UART\|insertion_position\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~10\|dataa " "Node \"UART\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~10\|combout " "Node \"UART\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[6\]~32\|datac " "Node \"UART\|insertion_position\[6\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427581 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~8\|dataa " "Node \"UART\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~8\|combout " "Node \"UART\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[5\]~27\|datac " "Node \"UART\|insertion_position\[5\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[5\]~27\|combout " "Node \"UART\|insertion_position\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427581 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~6\|dataa " "Node \"UART\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~6\|combout " "Node \"UART\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[4\]~22\|datac " "Node \"UART\|insertion_position\[4\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[4\]~22\|combout " "Node \"UART\|insertion_position\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427581 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427581 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~4\|dataa " "Node \"UART\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~4\|combout " "Node \"UART\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[3\]~17\|datac " "Node \"UART\|insertion_position\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[3\]~17\|combout " "Node \"UART\|insertion_position\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~2\|dataa " "Node \"UART\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~2\|combout " "Node \"UART\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[2\]~12\|datac " "Node \"UART\|insertion_position\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[2\]~12\|combout " "Node \"UART\|insertion_position\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~0\|datab " "Node \"UART\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~0\|combout " "Node \"UART\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[1\]~7\|datac " "Node \"UART\|insertion_position\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[1\]~7\|combout " "Node \"UART\|insertion_position\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427582 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[0\]~2\|combout " "Node \"UART\|insertion_position\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[0\]~2\|datac " "Node \"UART\|insertion_position\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475587427582 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1475587427582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1475587427634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1475587427635 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1475587427642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428119 ""}  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10512 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Transmitter:transmitter\|tx_reg " "Destination node InterfaceSerial:UART\|Transmitter:transmitter\|tx_reg" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1913 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Transmitter:transmitter\|byteNumber\[3\] " "Destination node InterfaceSerial:UART\|Transmitter:transmitter\|byteNumber\[3\]" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1896 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Transmitter:transmitter\|byteNumber\[4\] " "Destination node InterfaceSerial:UART\|Transmitter:transmitter\|byteNumber\[4\]" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1897 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Transmitter:transmitter\|byteNumber\[5\] " "Destination node InterfaceSerial:UART\|Transmitter:transmitter\|byteNumber\[5\]" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1898 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " "Destination node InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1899 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFID:IFID\|unlocked\[0\] " "Destination node IFID:IFID\|unlocked\[0\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1651 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Receiver:receiver\|data_reg\[31\] " "Destination node InterfaceSerial:UART\|Receiver:receiver\|data_reg\[31\]" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1846 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Receiver:receiver\|data_reg\[30\] " "Destination node InterfaceSerial:UART\|Receiver:receiver\|data_reg\[30\]" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1845 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Receiver:receiver\|data_reg\[29\] " "Destination node InterfaceSerial:UART\|Receiver:receiver\|data_reg\[29\]" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1844 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|Receiver:receiver\|data_reg\[28\] " "Destination node InterfaceSerial:UART\|Receiver:receiver\|data_reg\[28\]" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1843 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1475587428119 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1475587428119 ""}  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 10511 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FrequencyDivider:divider\|clkReg  " "Automatically promoted node FrequencyDivider:divider\|clkReg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EXMEM:EXMEM\|M_reg\[0\] " "Destination node EXMEM:EXMEM\|M_reg\[0\]" {  } { { "EXMEM.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/EXMEM.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 226 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMWB:MEMWB\|WB_reg\[1\] " "Destination node MEMWB:MEMWB\|WB_reg\[1\]" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 151 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMWB:MEMWB\|Rd_reg\[4\] " "Destination node MEMWB:MEMWB\|Rd_reg\[4\]" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMWB:MEMWB\|Rd_reg\[0\] " "Destination node MEMWB:MEMWB\|Rd_reg\[0\]" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMWB:MEMWB\|Rd_reg\[2\] " "Destination node MEMWB:MEMWB\|Rd_reg\[2\]" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMWB:MEMWB\|Rd_reg\[1\] " "Destination node MEMWB:MEMWB\|Rd_reg\[1\]" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMWB:MEMWB\|Rd_reg\[3\] " "Destination node MEMWB:MEMWB\|Rd_reg\[3\]" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IDEX:IDEX\|M_reg\[0\] " "Destination node IDEX:IDEX\|M_reg\[0\]" {  } { { "IDEX.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IDEX.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 466 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EXMEM:EXMEM\|M_reg\[1\] " "Destination node EXMEM:EXMEM\|M_reg\[1\]" {  } { { "EXMEM.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/EXMEM.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IDEX:IDEX\|M_reg\[2\] " "Destination node IDEX:IDEX\|M_reg\[2\]" {  } { { "IDEX.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IDEX.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 468 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1475587428120 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1475587428120 ""}  } { { "FrequencyDivider.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/FrequencyDivider.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 2001 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428120 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "Automatically promoted node InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428120 ""}  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/BaudRate_Generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 1811 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428120 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "InterfaceSerial:UART\|insertion_position\[7\]~48  " "Automatically promoted node InterfaceSerial:UART\|insertion_position\[7\]~48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|startBit~0 " "Destination node InterfaceSerial:UART\|startBit~0" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3748 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|startBit~2 " "Destination node InterfaceSerial:UART\|startBit~2" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3750 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[6\]~32 " "Destination node InterfaceSerial:UART\|insertion_position\[6\]~32" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3785 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[5\]~27 " "Destination node InterfaceSerial:UART\|insertion_position\[5\]~27" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3780 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[4\]~22 " "Destination node InterfaceSerial:UART\|insertion_position\[4\]~22" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3775 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[3\]~17 " "Destination node InterfaceSerial:UART\|insertion_position\[3\]~17" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3770 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[2\]~12 " "Destination node InterfaceSerial:UART\|insertion_position\[2\]~12" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3765 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[1\]~7 " "Destination node InterfaceSerial:UART\|insertion_position\[1\]~7" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3760 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[0\]~2 " "Destination node InterfaceSerial:UART\|insertion_position\[0\]~2" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3755 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InterfaceSerial:UART\|insertion_position\[7\]~37 " "Destination node InterfaceSerial:UART\|insertion_position\[7\]~37" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3790 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1475587428121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1475587428121 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 3869 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|HI\[30\]~3  " "Automatically promoted node ALU:ALU\|HI\[30\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428121 ""}  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 8403 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~10  " "Automatically promoted node GPR:GPR\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428121 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6002 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~12  " "Automatically promoted node GPR:GPR\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428121 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6004 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~13  " "Automatically promoted node GPR:GPR\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428121 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6005 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~14  " "Automatically promoted node GPR:GPR\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6006 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~16  " "Automatically promoted node GPR:GPR\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6008 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~18  " "Automatically promoted node GPR:GPR\|Decoder0~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6010 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~19  " "Automatically promoted node GPR:GPR\|Decoder0~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6011 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~20  " "Automatically promoted node GPR:GPR\|Decoder0~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6012 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~21  " "Automatically promoted node GPR:GPR\|Decoder0~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6013 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~22  " "Automatically promoted node GPR:GPR\|Decoder0~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6014 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~23  " "Automatically promoted node GPR:GPR\|Decoder0~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6015 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~24  " "Automatically promoted node GPR:GPR\|Decoder0~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6016 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~25  " "Automatically promoted node GPR:GPR\|Decoder0~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6017 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:GPR\|Decoder0~26  " "Automatically promoted node GPR:GPR\|Decoder0~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1475587428122 ""}  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 0 { 0 ""} 0 6018 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475587428122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1475587428956 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475587428959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475587428959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475587428969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475587428972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1475587428976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1475587429681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1475587429686 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1475587429686 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 1 14 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 1 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1475587429752 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1475587429752 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1475587429752 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 44 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1475587429754 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1475587429754 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1475587429754 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475587430193 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1475587430255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1475587432259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475587434959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1475587435029 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1475587468900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475587468900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1475587470180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+03 ns 8.0% " "7e+03 ns of routing delay (approximately 8.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1475587483689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "C:/Users/Beatriz Brito/Desktop/SoC/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1475587487260 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1475587487260 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1475587604292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1475587987416 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1475587987416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:08:36 " "Fitter routing operations ending: elapsed time is 00:08:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475587987421 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.86 " "Total time spent on timing analysis during the Fitter is 20.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1475587987817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475587987858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475587989125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475587989128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475587990729 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475587992436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Beatriz Brito/Desktop/SoC/output_files/PBL.fit.smsg " "Generated suppressed messages file C:/Users/Beatriz Brito/Desktop/SoC/output_files/PBL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1475587993717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1496 " "Peak virtual memory: 1496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475587995683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 10:33:15 2016 " "Processing ended: Tue Oct 04 10:33:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475587995683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:32 " "Elapsed time: 00:09:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475587995683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:04 " "Total CPU time (on all processors): 00:10:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475587995683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1475587995683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1475587996927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475587996932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 10:33:16 2016 " "Processing started: Tue Oct 04 10:33:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475587996932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1475587996932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL -c PBL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1475587996932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1475587997392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1475587999020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1475587999105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "797 " "Peak virtual memory: 797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475587999405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 10:33:19 2016 " "Processing ended: Tue Oct 04 10:33:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475587999405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475587999405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475587999405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1475587999405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1475588000152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1475588000950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475588000956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 10:33:20 2016 " "Processing started: Tue Oct 04 10:33:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475588000956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588000956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL -c PBL " "Command: quartus_sta PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588000956 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1475588001093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588001358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588001358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588001446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588001446 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1139 " "TimeQuest Timing Analyzer is analyzing 1139 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588001962 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL.sdc " "Synopsys Design Constraints File file not found: 'PBL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002128 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002128 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " "create_clock -period 1.000 -name InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1475588002150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider:divider\|clkReg FrequencyDivider:divider\|clkReg " "create_clock -period 1.000 -name FrequencyDivider:divider\|clkReg FrequencyDivider:divider\|clkReg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1475588002150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IFID:IFID\|Inst_reg\[26\] IFID:IFID\|Inst_reg\[26\] " "create_clock -period 1.000 -name IFID:IFID\|Inst_reg\[26\] IFID:IFID\|Inst_reg\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1475588002150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1475588002150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1475588002150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " "create_clock -period 1.000 -name InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1475588002150 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002150 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|startBit~2\|combout " "Node \"UART\|startBit~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""} { "Warning" "WSTA_SCC_NODE" "UART\|startBit~13\|datab " "Node \"UART\|startBit~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""} { "Warning" "WSTA_SCC_NODE" "UART\|startBit~13\|combout " "Node \"UART\|startBit~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""} { "Warning" "WSTA_SCC_NODE" "UART\|startBit~2\|dataa " "Node \"UART\|startBit~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002163 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[7\]~37\|combout " "Node \"UART\|insertion_position\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~12\|datab " "Node \"UART\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~12\|combout " "Node \"UART\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[7\]~37\|dataa " "Node \"UART\|insertion_position\[7\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002163 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002163 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[6\]~32\|combout " "Node \"UART\|insertion_position\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~10\|datab " "Node \"UART\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~10\|combout " "Node \"UART\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[6\]~32\|datab " "Node \"UART\|insertion_position\[6\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~8\|datab " "Node \"UART\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~8\|combout " "Node \"UART\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[5\]~27\|datad " "Node \"UART\|insertion_position\[5\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[5\]~27\|combout " "Node \"UART\|insertion_position\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~6\|datab " "Node \"UART\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~6\|combout " "Node \"UART\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[4\]~22\|datab " "Node \"UART\|insertion_position\[4\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[4\]~22\|combout " "Node \"UART\|insertion_position\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~4\|dataa " "Node \"UART\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~4\|combout " "Node \"UART\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[3\]~17\|datac " "Node \"UART\|insertion_position\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[3\]~17\|combout " "Node \"UART\|insertion_position\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~2\|datab " "Node \"UART\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~2\|combout " "Node \"UART\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[2\]~12\|datac " "Node \"UART\|insertion_position\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[2\]~12\|combout " "Node \"UART\|insertion_position\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002164 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|Add0~0\|dataa " "Node \"UART\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002165 ""} { "Warning" "WSTA_SCC_NODE" "UART\|Add0~0\|combout " "Node \"UART\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002165 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[1\]~7\|datad " "Node \"UART\|insertion_position\[1\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002165 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[1\]~7\|combout " "Node \"UART\|insertion_position\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002165 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 -1 0 } } { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[0\]~2\|combout " "Node \"UART\|insertion_position\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002165 ""} { "Warning" "WSTA_SCC_NODE" "UART\|insertion_position\[0\]~2\|dataa " "Node \"UART\|insertion_position\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475588002165 ""}  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002165 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588002197 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1475588002203 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475588002220 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1475588003321 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588003321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -142.064 " "Worst-case setup slack is -142.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -142.064          -10066.537 FrequencyDivider:divider\|clkReg  " " -142.064          -10066.537 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.972            -286.711 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "  -41.972            -286.711 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.735            -232.187 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "  -41.735            -232.187 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.976           -1301.574 reset  " "  -36.976           -1301.574 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.211             -41.852 IFID:IFID\|Inst_reg\[26\]  " "   -5.211             -41.852 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.989            -660.743 clk  " "   -3.989            -660.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588003339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.915 " "Worst-case hold slack is -1.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915              -1.915 reset  " "   -1.915              -1.915 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -19.274 FrequencyDivider:divider\|clkReg  " "   -1.550             -19.274 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -4.186 IFID:IFID\|Inst_reg\[26\]  " "   -0.863              -4.186 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "    0.411               0.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022               0.000 clk  " "    1.022               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.516               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "    2.516               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588003484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.370 " "Worst-case recovery slack is -3.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370             -27.146 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "   -3.370             -27.146 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981            -867.356 FrequencyDivider:divider\|clkReg  " "   -2.981            -867.356 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.250             -17.453 reset  " "   -2.250             -17.453 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.953             -16.800 IFID:IFID\|Inst_reg\[26\]  " "   -1.953             -16.800 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588003508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.870 " "Worst-case removal slack is -3.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.870             -57.762 FrequencyDivider:divider\|clkReg  " "   -3.870             -57.762 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 IFID:IFID\|Inst_reg\[26\]  " "    0.017               0.000 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 reset  " "    1.161               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "    2.011               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588003536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -522.626 clk  " "   -3.000            -522.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -518.551 FrequencyDivider:divider\|clkReg  " "   -2.693            -518.551 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -77.100 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "   -1.285             -77.100 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "   -1.285             -11.565 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -3.293 IFID:IFID\|Inst_reg\[26\]  " "   -0.133              -3.293 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588003541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588003541 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475588013616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588013659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588015816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1475588016504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -128.458 " "Worst-case setup slack is -128.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -128.458           -9214.980 FrequencyDivider:divider\|clkReg  " " -128.458           -9214.980 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.608            -268.565 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "  -38.608            -268.565 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.387            -213.477 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "  -38.387            -213.477 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.014           -1188.078 reset  " "  -34.014           -1188.078 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.775             -37.954 IFID:IFID\|Inst_reg\[26\]  " "   -4.775             -37.954 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624            -595.144 clk  " "   -3.624            -595.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.735 " "Worst-case hold slack is -1.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735              -1.735 reset  " "   -1.735              -1.735 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.275             -14.088 FrequencyDivider:divider\|clkReg  " "   -1.275             -14.088 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -3.359 IFID:IFID\|Inst_reg\[26\]  " "   -0.724              -3.359 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "    0.360               0.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 clk  " "    0.934               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "    2.344               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.056 " "Worst-case recovery slack is -3.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.056             -24.664 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "   -3.056             -24.664 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.918            -857.363 FrequencyDivider:divider\|clkReg  " "   -2.918            -857.363 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992             -15.824 reset  " "   -1.992             -15.824 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857             -15.861 IFID:IFID\|Inst_reg\[26\]  " "   -1.857             -15.861 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.350 " "Worst-case removal slack is -3.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.350             -17.595 FrequencyDivider:divider\|clkReg  " "   -3.350             -17.595 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 IFID:IFID\|Inst_reg\[26\]  " "    0.164               0.000 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 reset  " "    1.152               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "    1.903               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -514.178 clk  " "   -3.000            -514.178 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -516.923 FrequencyDivider:divider\|clkReg  " "   -2.649            -516.923 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -77.100 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "   -1.285             -77.100 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "   -1.285             -11.565 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -1.422 IFID:IFID\|Inst_reg\[26\]  " "   -0.120              -1.422 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588016746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588016746 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475588026179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588026607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1475588026784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588026784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.530 " "Worst-case setup slack is -70.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.530           -4663.972 FrequencyDivider:divider\|clkReg  " "  -70.530           -4663.972 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.757            -145.034 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "  -21.757            -145.034 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.457            -118.373 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "  -21.457            -118.373 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.700            -620.902 reset  " "  -18.700            -620.902 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124             -16.613 IFID:IFID\|Inst_reg\[26\]  " "   -2.124             -16.613 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699            -249.875 clk  " "   -1.699            -249.875 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588026813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.500 " "Worst-case hold slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500              -1.500 reset  " "   -1.500              -1.500 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947             -16.754 FrequencyDivider:divider\|clkReg  " "   -0.947             -16.754 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -2.381 IFID:IFID\|Inst_reg\[26\]  " "   -0.436              -2.381 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "    0.185               0.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 clk  " "    0.421               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "    1.311               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588026980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588026980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.369 " "Worst-case recovery slack is -1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369             -10.627 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "   -1.369             -10.627 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.300            -272.168 FrequencyDivider:divider\|clkReg  " "   -1.300            -272.168 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090              -9.099 IFID:IFID\|Inst_reg\[26\]  " "   -1.090              -9.099 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817              -5.618 reset  " "   -0.817              -5.618 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588027011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.854 " "Worst-case removal slack is -1.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854             -34.665 FrequencyDivider:divider\|clkReg  " "   -1.854             -34.665 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 reset  " "    0.243               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 IFID:IFID\|Inst_reg\[26\]  " "    0.269               0.000 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "    1.279               0.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588027043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.106 clk  " "   -3.000            -218.106 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -363.000 FrequencyDivider:divider\|clkReg  " "   -1.000            -363.000 FrequencyDivider:divider\|clkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -60.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg  " "   -1.000             -60.000 InterfaceSerial:UART\|BaudRate_Generator:baudRate\|baudtick_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg  " "   -1.000              -9.000 InterfaceSerial:UART\|Transmitter:transmitter\|busy_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 IFID:IFID\|Inst_reg\[26\]  " "    0.154               0.000 IFID:IFID\|Inst_reg\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1475588027057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588027057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588037932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588037933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475588038244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 10:33:58 2016 " "Processing ended: Tue Oct 04 10:33:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475588038244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475588038244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475588038244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588038244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475588039782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475588039787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 10:33:59 2016 " "Processing started: Tue Oct 04 10:33:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475588039787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1475588039787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PBL -c PBL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1475588039787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1475588040586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_7_1200mv_85c_slow.vo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_7_1200mv_85c_slow.vo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588042348 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_7_1200mv_0c_slow.vo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_7_1200mv_0c_slow.vo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588043353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_min_1200mv_0c_fast.vo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_min_1200mv_0c_fast.vo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588044357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL.vo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL.vo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588045365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_7_1200mv_85c_v_slow.sdo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588045992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_7_1200mv_0c_v_slow.sdo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588046643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_min_1200mv_0c_v_fast.sdo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588047298 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL_v.sdo C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/ simulation " "Generated file PBL_v.sdo in folder \"C:/Users/Beatriz Brito/Desktop/SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1475588047912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475588048069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 10:34:08 2016 " "Processing ended: Tue Oct 04 10:34:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475588048069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475588048069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475588048069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1475588048069 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 186 s " "Quartus Prime Full Compilation was successful. 0 errors, 186 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1475588048879 ""}
