#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 23:03:08 2024
# Process ID: 15288
# Current directory: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19560 C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.xpr
# Log file: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/vivado.log
# Journal file: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gusta/OneDrive/Escritorio/ip_repo/LightControlAXI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.473 ; gain = 0.000
create_bd_design "design_1"
Wrote  : <C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.668 ; gain = 5.195
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:LightControlAXI:1.0 LightControlAXI_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_0
endgroup
copy_bd_objs /  [get_bd_cells {axi_traffic_gen_0}]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/addrLC.coe' provided. It will be converted relative to IP Instance files '../../../../../LightControllerCoes/addrLC.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/dataLC.coe' provided. It will be converted relative to IP Instance files '../../../../../LightControllerCoes/dataLC.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/maskLC.coe' provided. It will be converted relative to IP Instance files '../../../../../LightControllerCoes/maskLC.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/ctrlLC.coe' provided. It will be converted relative to IP Instance files '../../../../../LightControllerCoes/ctrlLC.coe'
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/dataLC.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/addrLC.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/maskLC.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/ctrlLC.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test}] [get_bd_cells axi_traffic_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/dataLC.coe' provided. It will be converted relative to IP Instance files '../../../../../../../LightControllerCoes/dataLC.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/addrLC.coe' provided. It will be converted relative to IP Instance files '../../../../../../../LightControllerCoes/addrLC.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/maskLC.coe' provided. It will be converted relative to IP Instance files '../../../../../../../LightControllerCoes/maskLC.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/gusta/OneDrive/Escritorio/LightControllerCoes/ctrlLC.coe' provided. It will be converted relative to IP Instance files '../../../../../../../LightControllerCoes/ctrlLC.coe'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins LightControlAXI_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_1/M_AXI} Slave {/LightControlAXI_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins LightControlAXI_0/S00_AXI]
Slave segment '/LightControlAXI_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/axi_traffic_gen_1/Data' at <0x7600_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1] [get_bd_cells clk_wiz_1]
startgroup
make_bd_pins_external  [get_bd_pins LightControlAXI_0/clk]
endgroup
set_property name clk [get_bd_ports clk_0]
startgroup
make_bd_pins_external  [get_bd_pins LightControlAXI_0/led_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins LightControlAXI_0/rgb]
endgroup
set_property name led_out [get_bd_ports led_out_0]
set_property name rgb [get_bd_ports rgb_0]
file mkdir C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/constrs_1
file mkdir C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/constrs_1/new
close [ open C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/constrs_1/new/Zybo-Z7-Master.xdc w ]
add_files -fileset constrs_1 C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/constrs_1/new/Zybo-Z7-Master.xdc
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {4} CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_PROBE_OUT4_WIDTH {3} CONFIG.C_PROBE_OUT3_WIDTH {3} CONFIG.C_PROBE_OUT2_WIDTH {4} CONFIG.C_PROBE_OUT1_WIDTH {4} CONFIG.C_NUM_PROBE_OUT {5}] [get_bd_cells vio_0]
set_property location {4 950 479} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins LightControlAXI_0/led1]
delete_bd_objs [get_bd_nets vio_0_probe_out0]
set_property location {1 145 437} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins clk_wiz/clk_in1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out0(undef) and /clk_wiz/clk_in1(clk)
delete_bd_objs [get_bd_nets vio_0_probe_out0]
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_wiz/clk_in1]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins clk_wiz/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out0(undef) and /clk_wiz/reset(rst)
connect_bd_net [get_bd_ports clk] [get_bd_pins vio_0/clk]
set_property location {3 979 451} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins LightControlAXI_0/led1]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins LightControlAXI_0/led2]
connect_bd_net [get_bd_pins vio_0/probe_out3] [get_bd_pins LightControlAXI_0/state]
connect_bd_net [get_bd_pins vio_0/probe_out4] [get_bd_pins LightControlAXI_0/rgb_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {7.5 2437 20} [get_bd_cells ila_0]
set_property location {7 2169 68} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins LightControlAXI_0/S00_AXI]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_clk_wiz_100M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rst_clk_wiz_100M/ext_reset_in

Wrote  : <C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1622.863 ; gain = 211.781
add_files -norecurse C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins rst_clk_wiz_100M/ext_reset_in] [get_bd_pins vio_0/probe_out0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out0(undef) and /rst_clk_wiz_100M/ext_reset_in(rst)
startgroup
set_property -dict [list CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz]
WARNING: [BD 41-1684] Pin /clk_wiz/reset is now disabled. All connections to this pin have been removed. 
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : <C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc_1/M00_AXI(0)
Wrote  : <C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1666.258 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\gusta\OneDrive\Escritorio\LightControlaxi\LightControlaxi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block LightControlAXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
Exporting to file c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
Exporting to file c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat May 11 23:11:20 2024] Launched design_1_rst_clk_wiz_100M_0_synth_1, design_1_vio_0_0_synth_1, design_1_axi_traffic_gen_0_1_synth_1, design_1_axi_smc_0_synth_1, design_1_axi_traffic_gen_0_0_synth_1, design_1_ila_0_0_synth_1, design_1_LightControlAXI_0_0_synth_1, design_1_clk_wiz_0_synth_1, design_1_axi_smc_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_clk_wiz_100M_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_rst_clk_wiz_100M_0_synth_1/runme.log
design_1_vio_0_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_vio_0_0_synth_1/runme.log
design_1_axi_traffic_gen_0_1_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_axi_traffic_gen_0_1_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_traffic_gen_0_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_axi_traffic_gen_0_0_synth_1/runme.log
design_1_ila_0_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_ila_0_0_synth_1/runme.log
design_1_LightControlAXI_0_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_LightControlAXI_0_0_synth_1/runme.log
design_1_clk_wiz_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_clk_wiz_0_synth_1/runme.log
design_1_axi_smc_1_0_synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/design_1_axi_smc_1_0_synth_1/runme.log
synth_1: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/synth_1/runme.log
[Sat May 11 23:11:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1681.645 ; gain = 15.387
regenerate_bd_layout
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1835.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.574 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2593.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 605 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 248 instances
  RAM16X1S => RAM32X1S (RAMS32): 141 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 216 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2718.094 ; gain = 1004.250
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2828.824 ; gain = 101.590
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3338.645 ; gain = 14.480
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC88A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4606.797 ; gain = 1268.152
set_property PROGRAM.FILE {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes design_1_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes design_1_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes design_1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes design_1_i/vio_0_probe_out4 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1010 [get_hw_probes design_1_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0101 [get_hw_probes design_1_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 011 [get_hw_probes design_1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 100 [get_hw_probes design_1_i/vio_0_probe_out4 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out4} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 100 [get_hw_probes design_1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 23:39:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-11 23:39:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/gusta/OneDrive/Escritorio/LightControlaxi/LightControlaxi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_smc_1_M00_AXI_AWVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-11 23:39:59
set_property OUTPUT_VALUE 0 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 23:40:31 2024...
