#! /usr/bin/python2.7

from ast import *
import sys
import argparse

from synthesizer import Synthesizer
from uc8051ast import Ctx8051, Ctx8051FromSyn, create8051Inputs, CtxChoice
from uc8051sim import eval8051
from cPickle import Pickler

def synthesize(opc, regs, logfilename, outputfilename, verbosity, unsat_core):
    syn = Synthesizer()
    create8051Inputs(syn)
    ctx = Ctx8051FromSyn(syn)

    mem_SP = ReadMem(ctx.IRAM, ctx.SP)
    mem_SP_plus1 = ReadMem(ctx.IRAM, Add(ctx.SP, BitVecVal(1, 8)))
    mem_SP_minus1 = ReadMem(ctx.IRAM, Sub(ctx.SP, BitVecVal(1, 8)))
    DPTR = Concat(ctx.DPH, ctx.DPL)

    PC_plus1 = Add(ctx.PC, BitVecVal(1, 16))
    PC_plus2 = Add(ctx.PC, BitVecVal(2, 16))
    PC_plus3 = Add(ctx.PC, BitVecVal(3, 16))
    PC_rel1 = Add(Choice('PC_rel1_base', ctx.op0, [ctx.PC, PC_plus1, PC_plus2, PC_plus3]), SignExt(ctx.op1, 8))
    PC_rel2 = Add(Choice('PC_rel2_base', ctx.op0, [ctx.PC, PC_plus1, PC_plus2, PC_plus3]), SignExt(ctx.op2, 8))

    PC_ajmp  = Concat(Extract(15, 11, Choice('ajmp', ctx.op0, [ctx.PC, PC_plus2])),
                      ChooseConsecBits('ajmp_3bits', 3, ctx.opcode), 
                      ChooseConsecBits('ajmp_8bits', 8, ctx.opcode))
    PC_ret1 = Concat(mem_SP_minus1, mem_SP)
    PC_ret2 = Concat(mem_SP, mem_SP_plus1)
    PC_ret3 = Concat(mem_SP, mem_SP_minus1)
    PC_ret4 = Concat(mem_SP_plus1, mem_SP)
    PC_ret = Choice('ctx.SP_pc', ctx.op0, [PC_ret1, PC_ret2, PC_ret3, PC_ret4])
    PC_ljmp = Choice('LJMP_order', ctx.op0, [Concat(ctx.op1, ctx.op2), Concat(ctx.op2, ctx.op1)])
    PC_sjmp = Choice('SJMP_relpc', ctx.op0, [PC_rel1, PC_rel2])
    
    
    jb_bitaddr = Choice('jb_bit_addr_choice', ctx.op0, [ctx.op1, ctx.op2])
    jb_bit = ctx.readBit(jb_bitaddr)
    PC_jb_taken = Choice('PC_jb_rel', ctx.op0, [PC_rel1, PC_rel2])
    PC_jb_seq = Choice('PC_jb_seq', ctx.op0, [PC_plus2, PC_plus3])
    PC_jb = If(Equal(jb_bit, Choice('jb_polarity', ctx.op0, [BitVecVal(1,1), BitVecVal(0,1)])), 
        PC_jb_taken, 
        PC_jb_seq)

    PC_jc_taken = Choice('PC_jc_rel', ctx.op0, [PC_rel1, PC_rel2])
    PC_jc_seq = Choice('PC_jc_seq', ctx.op0, [PC_plus2, PC_plus3])
    PC_jc = If(Equal(ctx.CY(), Choice('jc_polarity', ctx.op0, [BitVecVal(1,1), BitVecVal(0,1)])), 
        PC_jc_taken, 
        PC_jc_seq)

    PC_jz_taken = Choice('PC_jz_rel', ctx.op0, [PC_rel1, PC_rel2])
    PC_jz_seq = Choice('PC_jz_seq', ctx.op0, [PC_plus2, PC_plus3])
    ACC_zero = Equal(ctx.ACC, BitVecVal(0, 8))
    ACC_not_zero = Not(ACC_zero)
    PC_jz = If(Choice('jz_polarity', ctx.op0, [ACC_zero, ACC_not_zero]), PC_jz_taken, PC_jz_seq)
    PC_jmp = Add(DPTR, ZeroExt(ctx.ACC, 8))

    cjne_src1 = Choice('cjne_src1', ctx.op0, 
        [ctx.ACC, ReadMem(ctx.IRAM, ctx.Rx(0)), ReadMem(ctx.IRAM, ctx.Rx(1))] + ctx.Rxs())
    cjne_src2 = Choice('cjne_src2', ctx.op0, 
        [ctx.op1, ctx.op2, ctx.readDirect(Choice('cjne_iram_addr', ctx.op0, [ctx.op1, ctx.op2]))])
    cjne_taken = Not(Equal(cjne_src1, cjne_src2))
    PC_cjne_taken = Choice('PC_cjne_taken', ctx.op0, [PC_rel1, PC_rel2])
    PC_cjne_seq = Choice('PC_cjne_seq', ctx.op0, [PC_plus2, PC_plus3])
    PC_cjne = If(cjne_taken, PC_cjne_taken, PC_cjne_seq)

    djnz_src = Choice('djnz_src', ctx.op0, 
        [ctx.readDirect(Choice('djnz_iram_src', ctx.op0, [ctx.op1, ctx.op2]))] + ctx.Rxs())
    djnz_taken = Not(Equal(djnz_src, BitVecVal(1, 8)))
    PC_djnz_taken = Choice('PC_djnz_taken', ctx.op0, [PC_rel1, PC_rel2])
    PC_djnz_seq = Choice('PC_djnz_seq', ctx.op0, [PC_plus2, PC_plus3])
    PC_djnz = If(djnz_taken, PC_djnz_taken, PC_djnz_seq)

    nextPC = Choice('nextPC', ctx.op0, [
        PC_plus1, PC_plus2, PC_plus3, PC_ajmp, 
        PC_ret, PC_ljmp, PC_sjmp, PC_jb, 
        PC_jc, PC_jz, PC_jmp, PC_cjne, PC_djnz])

    ctxNOP = ctx.clone()
    ctxNOP.PC = nextPC
    # SP can be incremented, decrement or stay the same
    ctxNOP.SP = Choice('SP_CALL', ctx.op0, [
        ctx.SP, 
        Add(ctx.SP, BitVecVal(2, 8)), 
        Sub(ctx.SP, BitVecVal(2, 8))])

    # CJNE sets the carry flag
    ctxCJNE = ctxNOP.clone()
    CJNE_CY = If(ULT(cjne_src1, cjne_src2), BitVecVal(1, 1), BitVecVal(0, 1))
    ctxCJNE.PSW = Concat(CJNE_CY, Extract(6, 0, ctx.PSW))

    # SRC2 for instructions which modify accumulator.
    ACC_SRC2_DIR_ADDR = Choice('ACC_SRC2_DIR_ADDR', ctx.op0, [ctx.op1, ctx.op2] + ctx.RxAddrs())
    ACC_SRC2_DIR = ctx.readDirect(ACC_SRC2_DIR_ADDR)
    ACC_SRC2_INDIR_ADDR = Choice('ACC_SRC2_INDIR_ADDR', ctx.op0, [ctx.Rx(0), ctx.Rx(1)])
    ACC_SRC2_INDIR = ReadMem(ctx.IRAM, ACC_SRC2_INDIR_ADDR)
    SRC2_IMM = Choice('SRC2_IMM', ctx.op0, [ctx.op1, ctx.op2])
    ACC_SRC2 = Choice('ACC_SRC2', ctx.op0, [ACC_SRC2_DIR, ACC_SRC2_INDIR, SRC2_IMM])
    ACC_ROM_OFFSET = Choice('ACC_ROM_OFFSET', ctx.op0, [DPTR, ctx.PC, PC_plus1, PC_plus2, PC_plus3])

    # The decimal adjust instruction. This is a bit of mess.
    # First, deal with the lower nibble
    ACC_DA_LO = Extract(3, 0, ctx.ACC)
    ACC_ADD_6  = Or(Equal(ctx.AC(), BitVecVal(1,1)), 
                    UGT(ACC_DA_LO, BitVecVal(9, 4)))
    ACC_DA_stage1 = If(ACC_ADD_6, 
                        Add(ZeroExt(ctx.ACC,1), BitVecVal(0x6, 9)), 
                        ZeroExt(ctx.ACC,1))
    ACC_DA_CY1 = Extract(8, 8, ACC_DA_stage1)

    # and then the upper nibble
    ACC_DA_HI = Extract(7, 4, ACC_DA_stage1)
    ACC_ADD_60 = Or(Equal(BVOr(ACC_DA_CY1, ctx.CY()), BitVecVal(1,1)), 
                    UGT(ACC_DA_HI, BitVecVal(9, 4)))
    ACC_DA_stage2 = If(ACC_ADD_60, 
                        Add(ACC_DA_stage1, BitVecVal(0x60, 9)), 
                        ACC_DA_stage1)
    ACC_DA = Extract(7, 0, ACC_DA_stage2)
    ACC_DA_CY2 = Extract(8, 8, ACC_DA_stage2)

    ACC_DA_CY = BVOr(ACC_DA_CY2, BVOr(ACC_DA_CY1, ctx.CY()))
    ctxDA = ctxNOP.clone()
    ctxDA.ACC = ACC_DA
    ctxDA.PSW = Concat(ACC_DA_CY, Extract(6, 0, ctx.PSW))

    # Instructions which modify the accumulator.
    ACC_RR  = RotateRight(ctx.ACC)
    ACC_RRC = Extract(8, 1, RotateRight(Concat(ctx.ACC, ctx.CY())))
    ACC_RL  = RotateLeft(ctx.ACC)
    ACC_RLC = Extract(7, 0, RotateLeft(Concat(ctx.CY(), ctx.ACC)))
    ACC_INC = Add(ctx.ACC, BitVecVal(1, 8))
    ACC_DEC = Sub(ctx.ACC, BitVecVal(1, 8))
    ACC_ADD = Add(ctx.ACC, ACC_SRC2)
    ACC_ADDC = Add(ctx.ACC, Add(ACC_SRC2, ZeroExt(ctx.CY(), 7)))
    ACC_ORL = BVOr(ctx.ACC, ACC_SRC2)
    ACC_ANL = BVAnd(ctx.ACC, ACC_SRC2)
    ACC_XRL = BVXor(ctx.ACC, ACC_SRC2)
    ACC_SUBB = Add(Sub(ctx.ACC, ACC_SRC2), SignExt(ctx.CY(), 7))
    ACC_MOV = ACC_SRC2
    ACC_CPL = Complement(ctx.ACC)
    ACC_CLR = BitVecVal(0, 8)
    ACC_ROM = ReadMem(ctx.ROM, Add(ZeroExt(ctx.ACC, 8), ACC_ROM_OFFSET))
    ACC_SWAP = Concat(Extract(3, 0, ctx.ACC), Extract(7, 4, ctx.ACC))

    # final acc value.
    ctxACC = ctxNOP.clone()
    ctxACC.ACC = Choice('ACC_RES', ctx.op0, [
        ACC_RR, ACC_RL, ACC_RRC, ACC_RLC, ACC_INC, ACC_DEC, ACC_ADD, 
        ACC_ADDC, ACC_ORL, ACC_ANL, ACC_XRL, ACC_MOV, ACC_ROM, ACC_CLR,
        ACC_SUBB, ACC_SWAP, ACC_CPL])
    
    # compute the CY/AC/OV flags
    ALU_CY_IN = Choice('ALU_CY_IN', ctx.op0, [ctx.CY(), BitVecVal(0, 1)])

    ALU_SRC1 = ctx.ACC
    ALU_SRC1_LO = Extract(3, 0, ALU_SRC1)
    ALU_SRC1_HI = Extract(7, 4, ALU_SRC1)

    ALU_SRC2 = ACC_SRC2
    ALU_SRC2_LO = Extract(3, 0, ALU_SRC2)
    ALU_SRC2_HI = Extract(7, 4, ALU_SRC2)
    ALU_CY_5B = Choice('ALU_CY_5B', ctx.op0, [ZeroExt(ALU_CY_IN, 4), SignExt(ALU_CY_IN, 4)])

    ALU_SRC1_LO_5B = ZeroExt(ALU_SRC1_LO, 1)
    ALU_SRC2_LO_5B = ZeroExt(ALU_SRC2_LO, 1)
    ALU_AC_ADD = Extract(4, 4, Add(ALU_SRC1_LO_5B, Add(ALU_SRC2_LO_5B, ALU_CY_5B)))
    ALU_AC_SUB = If(ULT(ALU_SRC1_LO_5B, Add(ALU_SRC2_LO_5B, ALU_CY_5B)), BitVecVal(1, 1), BitVecVal(0, 1))
    ALU_AC = Choice('ALU_AC', ctx.op0, [ALU_AC_ADD, ALU_AC_SUB])

    ALU_SRC1_SEXT = SignExt(ALU_SRC1, 1)
    ALU_SRC2_SEXT = SignExt(ALU_SRC2, 1)
    ALU_SRC1_ZEXT = ZeroExt(ALU_SRC1, 1)
    ALU_SRC2_ZEXT = ZeroExt(ALU_SRC2, 1)
    ALU_CY_9B_SEXT = SignExt(ALU_CY_IN, 8)
    ALU_CY_9B_ZEXT = ZeroExt(ALU_CY_IN, 8)
    ALU_CY_9B = Choice('ALU_CY_9B', ctx.op0, [ALU_CY_9B_ZEXT, ALU_CY_9B_SEXT])

    ALU_ZEXT_9B_SUM = Add(ALU_SRC1_ZEXT, Add(ALU_SRC2_ZEXT, ALU_CY_9B))
    ALU_CY_ADD = Extract(8, 8, ALU_ZEXT_9B_SUM)
    ALU_CY_SUB = If(ULT(ALU_SRC1_ZEXT, Add(ALU_SRC2_ZEXT, ALU_CY_9B)), BitVecVal(1, 1), BitVecVal(0, 1))
    ALU_CY = Choice('ALU_CY', ctx.op0, [ALU_CY_ADD, ALU_CY_SUB])

    ALU_OV_9B_SRC1 = Choice('ALU_OV_9B_SRC1', ctx.op0, [ALU_SRC1_SEXT, ALU_SRC1_ZEXT])
    ALU_OV_9B_SRC2 = Choice('ALU_OV_9B_SRC2', ctx.op0, [ALU_SRC2_SEXT, ALU_SRC2_ZEXT])

    ALU_9B_ADD = Add(ALU_OV_9B_SRC1, Add(ALU_OV_9B_SRC2, ALU_CY_9B))
    ALU_9B_SUB = Sub(ALU_OV_9B_SRC1, Add(ALU_OV_9B_SRC2, ALU_CY_9B))
    ALU_9B_RES = Choice('ALU_9B_RES', ctx.op0, [ALU_9B_ADD, ALU_9B_SUB])
    ALU_OV = If(Not(Equal(Extract(8, 8, ALU_9B_RES), Extract(7, 7, ALU_9B_RES))),
                BitVecVal(1, 1),
                BitVecVal(0, 1))

    ACC_CY = Choice('ACC_CY', ctx.op0, [ctx.CY(), Extract(0, 0, ctx.ACC), Extract(7, 7, ctx.ACC), ALU_CY])
    ACC_AC = Choice('ACC_AC', ctx.op0, [ctx.AC(), ALU_AC])
    ACC_OV = Choice('ACC_OV', ctx.op0, [ctx.OV(), ALU_OV])

    ctxACC.PSW = Concat(ACC_CY, ACC_AC, Extract(5, 3, ctx.PSW), ACC_OV, Extract(1, 0, ctx.PSW))

    # multiply and divide.
    ctxDIV = ctxNOP.clone()
    ctxDIV.ACC = If(Equal(ctx.B, BitVecVal(0, 8)), BitVecVal(0xFF,8), BVDiv(ctx.ACC, ctx.B))
    ctxDIV.B = If(Equal(ctx.B, BitVecVal(0, 8)), ctx.ACC, BVRem(ctx.ACC, ctx.B))
    DIV_OV = If(Equal(ctx.B, BitVecVal(0, 8)), BitVecVal(1, 1), BitVecVal(0, 1))
    ctxDIV.PSW = Concat(BitVecVal(0, 1), Extract(6, 3, ctx.PSW), DIV_OV, Extract(1, 0, ctx.PSW))

    ctxMUL = ctxNOP.clone()
    MUL_RESULT = BVMul(ZeroExt(ctx.ACC, 8), ZeroExt(ctx.B, 8))
    ctxMUL.ACC = Extract(7, 0, MUL_RESULT)
    ctxMUL.B = Extract(15, 8, MUL_RESULT)
    MUL_OV = If(Not(Equal(ctxMUL.B, BitVecVal(0, 8))), BitVecVal(1, 1), BitVecVal(0, 1))
    ctxMUL.PSW = Concat(BitVecVal(0, 1), Extract(6, 3, ctx.PSW), MUL_OV, Extract(1, 0, ctx.PSW))

    # call type instructions push the PC onto the stack.
    ctxCALL = ctxNOP.clone()
    PC_topush = Choice('PC_topush', ctx.op0, [ctx.PC, PC_plus1, PC_plus2, PC_plus3])
    PC_topush_lo = Extract(7, 0, PC_topush)
    PC_topush_hi = Extract(15, 8, PC_topush)
    PC_topush_0 = Choice('PC_topush_endianess', ctx.op0, [PC_topush_lo, PC_topush_hi])
    PC_topush_1 = Choice('PC_topush_endianess', ctx.op0, [PC_topush_hi, PC_topush_lo])
    PC_push_addr = Choice('PC_push_addr', ctx.op0, [ctx.SP, Add(ctx.SP, BitVecVal(1, 8))])
    ctxCALL.IRAM = WriteMem(WriteMem(ctx.IRAM, PC_push_addr, PC_topush_0), Add(PC_push_addr, BitVecVal(1, 8)), PC_topush_1)

    # instructions where the result is a direct iram address
    DIR_SRC1_ADDR = Choice('DIR_SRC1_ADDR', ctx.op0, [ctx.op1, ctx.op2] + ctx.RxAddrs())
    DIR_SRC1 = ctx.readDirect(DIR_SRC1_ADDR)
    DIR_SRC2_IRAM_ADDR = Choice('DIR_SRC2_IRAM_ADDR', ctx.op0, [ctx.op1, ctx.op2] + ctx.RxAddrs())
    DIR_SRC2_IRAM = ctx.readDirect(DIR_SRC2_IRAM_ADDR)
    DIR_SRC2_INDIR_ADDR = Choice('DIR_SRC2_INDIR_ADDR', ctx.op0, [ctx.Rx(0), ctx.Rx(1)])
    DIR_SRC2_INDIR = ReadMem(ctx.IRAM, DIR_SRC2_INDIR_ADDR)

    DIR_SRC2 = Choice('DIR_SRC2', ctx.op0, 
            [ctx.op1, ctx.op2, ctx.ACC, DIR_SRC2_IRAM, DIR_SRC2_INDIR])
    DIR_INC = Add(DIR_SRC1, BitVecVal(1, 8))
    DIR_DEC = Sub(DIR_SRC1, BitVecVal(1, 8))
    DIR_ORL = BVOr(DIR_SRC1, DIR_SRC2)
    DIR_ANL = BVAnd(DIR_SRC1, DIR_SRC2)
    DIR_XRL = BVXor(DIR_SRC1, DIR_SRC2)
    DIR_MOV = DIR_SRC2

    DIR_RESULT = Choice('DIR_RESULT', ctx.op0, [DIR_INC, DIR_DEC, DIR_ORL, DIR_ANL, DIR_XRL, DIR_MOV])
    ctxDIR = ctxNOP.writeDirect(DIR_SRC1_ADDR, DIR_RESULT)

    # instructions where the result is an indirect iram address
    SRC1_INDIR_ADDR = Choice('SRC1_INDIR_ADDR', ctx.op0, [ctx.Rx(0), ctx.Rx(1)])
    SRC1_INDIR = ReadMem(ctx.IRAM, SRC1_INDIR_ADDR)
    SRC2_INDIR_DIR_ADDR = Choice('SRC2_INDIR_DIR_ADDR', ctx.op0, [ctx.op1, ctx.op2])
    SRC2_INDIR_DIR = ctx.readDirect(SRC2_INDIR_DIR_ADDR)
    SRC2_INDIR = Choice('SRC2_INDIR', ctx.op0, [ctx.op1, ctx.op2, ctx.ACC, SRC2_INDIR_DIR])
    SRC1_INDIR_INC = Add(SRC1_INDIR, BitVecVal(1, 8))
    SRC1_INDIR_DEC = Sub(SRC1_INDIR, BitVecVal(1, 8))
    SRC1_INDIR_MOV = SRC2_INDIR
    SRC1_INDIR_RESULT = Choice('SRC1_INDIR_RESULT', ctx.op0, [SRC1_INDIR_INC, SRC1_INDIR_DEC, SRC1_INDIR_MOV])
    ctxINDIR = ctxNOP.clone()
    ctxINDIR.IRAM = WriteMem(ctx.IRAM, SRC1_INDIR_ADDR, SRC1_INDIR_RESULT)

    # push/pop instructions
    STK_SP = Choice('STK_SP', ctx.op0, [Add(ctx.SP, BitVecVal(1, 8)),
        Sub(ctx.SP, BitVecVal(1, 8))])
    STK_IRAM_ADDR = Choice('STK_IRAM_ADDR', ctx.op0, [
                        ctx.SP, 
                        Add(ctx.SP, BitVecVal(1, 8)),
                        Sub(ctx.SP, BitVecVal(1, 8))])
    STK_SRC_DIR_ADDR = Choice('STK_SRC_DIR_ADDR', ctx.op0, [ctx.op1, ctx.op2])
    STK_SRC_DIR = ctx.readDirect(STK_SRC_DIR_ADDR)
    STK_SRC = Choice('STK_SRC', ctx.op0, [STK_SRC_DIR, ctx.ACC])
    ctxPUSH = ctxNOP.clone()
    ctxPUSH.SP = STK_SP
    ctxPUSH.IRAM = WriteMem(ctx.IRAM, STK_IRAM_ADDR, STK_SRC)

    STK_DATA = Choice('STK_DATA', ctx.op0, [mem_SP, mem_SP_plus1, mem_SP_minus1])
    ctxPOP = ctxNOP.writeDirect(STK_SRC_DIR_ADDR, STK_DATA)
    ctxPOP.SP = Choice('POP_SP', ctx.op0, [STK_SP, ctxPOP.SP])

    # instructions which write to specific bit addressable registers.
    ctxBIT = ctxNOP.clone()
    BIT_SRC1_ADDR = Choice('BIT_SRC1_ADDR', ctx.op0, [ctx.op1, ctx.op2])
    BIT_SRC1 = ctx.readBit(BIT_SRC1_ADDR)

    # some instructions write their result to the carry flag; which is also the first operand.
    CY_ORL = BVOr(ctx.CY(), BIT_SRC1)
    CY_ORLC = BVOr(ctx.CY(), Complement(BIT_SRC1))
    CY_ANL = BVAnd(ctx.CY(), BIT_SRC1)
    CY_ANLC = BVAnd(ctx.CY(), Complement(BIT_SRC1))
    CY_MOV = BIT_SRC1
    CY_CPL_BIT = Complement(BIT_SRC1)
    CY_CPL_C = Complement(ctx.CY())
    BIT_CNST1 = BitVecVal(1,1)
    BIT_CNST0 = BitVecVal(0,1)
    BIT_CY = Choice('BIT_CY', ctx.op0, 
            [CY_ORL, CY_ANL, CY_ORLC, CY_ANLC, CY_CPL_C,
            CY_MOV, CY_CPL_BIT, BIT_CNST1, BIT_CNST0])

    ctxBIT.PSW = Concat(BIT_CY, Extract(6, 0, ctx.PSW))

    WRBIT_CY = ctx.CY()
    WRBIT_CPL = Complement(BIT_SRC1)
    WRBIT_DATA = Choice('WRBIT_DATA', ctx.op0, [WRBIT_CY, WRBIT_CPL, BIT_CNST0, BIT_CNST1])
    ctxWRBIT = ctxNOP.writeBit(BIT_SRC1_ADDR, WRBIT_DATA)

    # DPTR
    ctxDPTR = ctxNOP.clone()
    MOV_DPTR = Choice('MOV_DPTR', ctx.op0, [Concat(ctx.op1, ctx.op2), Concat(ctx.op2, ctx.op1)])
    INC_DPTR = Add(DPTR, BitVecVal(1, 16))
    ctxDPTR.DPTR = Choice('NEXT_DPTR', ctx.op0, [MOV_DPTR, INC_DPTR])
    ctxDPTR.DPL = Extract(7, 0, ctxDPTR.DPTR)
    ctxDPTR.DPH = Extract(15, 8, ctxDPTR.DPTR)

    # exchange instructions.
    # first we deal with the direct addressed exchanges.
    XCHG_SRC2_DIR_ADDR = Choice('XCHG_SRC2_DIR_ADDR', ctx.op0, 
        [ctx.op1, ctx.op2] + ctx.RxAddrs())
    XCHG_SRC2_DIR = ctx.readDirect(XCHG_SRC2_DIR_ADDR)
    ctxXCHG_DIR = ctx.writeDirect(XCHG_SRC2_DIR_ADDR, ctx.ACC)
    ctxXCHG_DIR.ACC = XCHG_SRC2_DIR

    # and now with the indirect addressed exchanges.
    # note we can have both a 'full' write and a 'half' write which only
    # modifes the lower nibble
    XCHG_SRC2_INDIR_ADDR = Choice('XCHG_SRC2_INDIR_ADDR', ctx.op0, [ctx.Rx(0), ctx.Rx(1)])
    XCHG_SRC2_FULL_INDIR = ReadMem(ctx.IRAM, XCHG_SRC2_INDIR_ADDR)
    XCHG_SRC2_HALF_INDIR = Concat(Extract(7, 4, ctx.ACC), Extract(3, 0, XCHG_SRC2_FULL_INDIR))
    XCHG_SRC2_INDIR = Choice('XCHG_SRC2_INDIR', ctx.op0, [XCHG_SRC2_FULL_INDIR, XCHG_SRC2_HALF_INDIR])
    XCHG_SRC1_HALF_INDIR = Concat(Extract(7, 4, XCHG_SRC2_FULL_INDIR), Extract(3, 0, ctx.ACC))
    XCHG_SRC1_INDIR = Choice('XCHG_SRC1', ctx.op0, [XCHG_SRC1_HALF_INDIR, ctx.ACC])
    ctxXCHG_INDIR = ctxNOP.clone()
    ctxXCHG_INDIR.IRAM = WriteMem(ctx.IRAM, XCHG_SRC2_INDIR_ADDR, XCHG_SRC1_INDIR)
    ctxXCHG_INDIR.ACC = XCHG_SRC2_INDIR

    # XRAM reads and writes
    XRAM_ADDR_Rx = Concat(BitVecVal(0, 8),
                          Choice('LSB_XRAM_ADDR', ctx.op0, [ctx.Rx(0), ctx.Rx(1)]))
    XRAM_ADDR = Choice('XRAM_ADDR', ctx.op0, [XRAM_ADDR_Rx, DPTR])
    XRAM_DATA_OUT = Choice('XRAM_DATA_OUT', ctx.op0, [BitVecVal(0, 8), ctx.ACC])
    ctxWRX = ctxNOP.clone()
    ctxWRX.XRAM_DATA_OUT = XRAM_DATA_OUT
    ctxWRX.XRAM_ADDR = XRAM_ADDR

    ctxRDX = ctxNOP.clone()
    ctxRDX.XRAM_ADDR = XRAM_ADDR
    ctxRDX.ACC = ctx.XRAM_DATA_IN
    
    # final result.
    ctxFINAL = CtxChoice('CTX3', ctx.op0, [ctxNOP, ctxACC, ctxDIR, ctxDPTR, 
                ctxPOP, ctxINDIR, ctxCALL, ctxBIT, ctxMUL, ctxDIV, ctxWRBIT, 
                ctxPUSH, ctxDA, ctxXCHG_DIR, ctxXCHG_INDIR, ctxWRX, ctxRDX,
                ctxCJNE])

    syn.addOutput('PC', ctxFINAL.PC, Synthesizer.BITVEC)
    syn.addOutput('ACC', ctxFINAL.ACC, Synthesizer.BITVEC)
    syn.addOutput('IRAM', ctxFINAL.IRAM, Synthesizer.MEM)
    syn.addOutput('XRAM', ctxFINAL.XRAM, Synthesizer.MEM)
    syn.addOutput('PSW', ctxFINAL.PSW, Synthesizer.BITVEC)
    syn.addOutput('SP', ctxFINAL.SP, Synthesizer.BITVEC)
    syn.addOutput('B', ctxFINAL.B, Synthesizer.BITVEC)
    syn.addOutput('DPL', ctxFINAL.DPL, Synthesizer.BITVEC)
    syn.addOutput('DPH', ctxFINAL.DPH, Synthesizer.BITVEC)
    # ports
    syn.addOutput('P0', ctxFINAL.P0, Synthesizer.BITVEC)
    syn.addOutput('P1', ctxFINAL.P1, Synthesizer.BITVEC)
    syn.addOutput('P2', ctxFINAL.P2, Synthesizer.BITVEC)
    syn.addOutput('P3', ctxFINAL.P3, Synthesizer.BITVEC)
    # misc SFRs.
    syn.addOutput('PCON', ctxFINAL.PCON, Synthesizer.BITVEC)
    syn.addOutput('TCON', ctxFINAL.TCON, Synthesizer.BITVEC)
    syn.addOutput('TMOD', ctxFINAL.TMOD, Synthesizer.BITVEC)
    syn.addOutput('TL0', ctxFINAL.TL0, Synthesizer.BITVEC)
    syn.addOutput('TH0', ctxFINAL.TH0, Synthesizer.BITVEC)
    syn.addOutput('TL1', ctxFINAL.TL1, Synthesizer.BITVEC)
    syn.addOutput('TH1', ctxFINAL.TH1, Synthesizer.BITVEC)
    syn.addOutput('SCON', ctxFINAL.SCON, Synthesizer.BITVEC)
    syn.addOutput('SBUF', ctxFINAL.SBUF, Synthesizer.BITVEC)
    syn.addOutput('IE', ctxFINAL.IE, Synthesizer.BITVEC)
    syn.addOutput('IP', ctxFINAL.IP, Synthesizer.BITVEC)
    syn.addOutput('XRAM_ADDR', ctxFINAL.XRAM_ADDR, Synthesizer.BITVEC)
    syn.addOutput('XRAM_DATA_OUT', ctxFINAL.XRAM_DATA_OUT, Synthesizer.BITVEC)

    if logfilename:
        lf = open(logfilename, 'wt')
        syn.debug(vb=verbosity, lf=lf, uc=unsat_core)
    else:
        lf = None

    cnst = Equal(ctx.op0, BitVecVal(opc, 8))
    # log
    if lf: 
        print >> lf, 'opcode: %02x' % opc

    # synthesize
    r = syn.synthesize(regs, [cnst], eval8051)
    if len(outputfilename):
        with open(outputfilename, 'wb') as f:
            pk = Pickler(f, -1)
            pk.dump(opc)
            for name, ast in itertools.izip(regs, r):
                pk.dump(name)
                pk.dump(ast)
    else:
        # print
        fmt = '%02x\n' + ('\n'.join(['%s'] * len(r))) + '\n'
        print fmt % tuple([opc] + r)
        # log again
        if lf: 
            print >> lf, fmt % tuple([opc] + r)

    if lf:
        lf.close()

def auto_int(x):
    return int(x, 0)

def main():
    parser = argparse.ArgumentParser(description='8051 AST synthesizer')
    parser.add_argument("--log", help="log file name")
    parser.add_argument("--verbosity", help="verbosity", type=int, default=0)
    parser.add_argument("--unsat_core", help="generate UNSAT core?", type=int, default=0)
    parser.add_argument("--output", help='Pickled AST output.', default='')
    parser.add_argument("opcode", help="opcode", type=auto_int)
    parser.add_argument("state", help="state", nargs="+")
    args = parser.parse_args()
    print 'opcode : 0x%x' % args.opcode
    print 'state  : %s' % (', '.join(args.state))
    synthesize(args.opcode, args.state, args.log, args.output, args.verbosity, args.unsat_core)

if __name__ == '__main__':
    main()

