# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../alu.sv" \
"../../../../../register.sv" \
"../../../../../top_lab9.sv" \
"../../../../../basys3_lab9.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
