
EMB_LAB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006640  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005860  080067c8  080067c8  000167c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c028  0800c028  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  0800c028  0800c028  0001c028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c030  0800c030  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c030  0800c030  0001c030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c034  0800c034  0001c034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  0800c038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020020  2**0
                  CONTENTS
 10 .bss          00000238  20000020  20000020  00020020  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000258  20000258  00020020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ea72  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d2d  00000000  00000000  0003eac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001548  00000000  00000000  000427f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013a8  00000000  00000000  00043d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002510c  00000000  00000000  000450e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c698  00000000  00000000  0006a1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3984  00000000  00000000  00086884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015a208  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058a4  00000000  00000000  0015a25c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080067b0 	.word	0x080067b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	080067b0 	.word	0x080067b0

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <__aeabi_uldivmod>:
 80007e4:	b953      	cbnz	r3, 80007fc <__aeabi_uldivmod+0x18>
 80007e6:	b94a      	cbnz	r2, 80007fc <__aeabi_uldivmod+0x18>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	bf08      	it	eq
 80007ec:	2800      	cmpeq	r0, #0
 80007ee:	bf1c      	itt	ne
 80007f0:	f04f 31ff 	movne.w	r1, #4294967295
 80007f4:	f04f 30ff 	movne.w	r0, #4294967295
 80007f8:	f000 b96e 	b.w	8000ad8 <__aeabi_idiv0>
 80007fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000800:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000804:	f000 f806 	bl	8000814 <__udivmoddi4>
 8000808:	f8dd e004 	ldr.w	lr, [sp, #4]
 800080c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <__udivmoddi4>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	9d08      	ldr	r5, [sp, #32]
 800081a:	4604      	mov	r4, r0
 800081c:	468c      	mov	ip, r1
 800081e:	2b00      	cmp	r3, #0
 8000820:	f040 8083 	bne.w	800092a <__udivmoddi4+0x116>
 8000824:	428a      	cmp	r2, r1
 8000826:	4617      	mov	r7, r2
 8000828:	d947      	bls.n	80008ba <__udivmoddi4+0xa6>
 800082a:	fab2 f282 	clz	r2, r2
 800082e:	b142      	cbz	r2, 8000842 <__udivmoddi4+0x2e>
 8000830:	f1c2 0020 	rsb	r0, r2, #32
 8000834:	fa24 f000 	lsr.w	r0, r4, r0
 8000838:	4091      	lsls	r1, r2
 800083a:	4097      	lsls	r7, r2
 800083c:	ea40 0c01 	orr.w	ip, r0, r1
 8000840:	4094      	lsls	r4, r2
 8000842:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000846:	0c23      	lsrs	r3, r4, #16
 8000848:	fbbc f6f8 	udiv	r6, ip, r8
 800084c:	fa1f fe87 	uxth.w	lr, r7
 8000850:	fb08 c116 	mls	r1, r8, r6, ip
 8000854:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000858:	fb06 f10e 	mul.w	r1, r6, lr
 800085c:	4299      	cmp	r1, r3
 800085e:	d909      	bls.n	8000874 <__udivmoddi4+0x60>
 8000860:	18fb      	adds	r3, r7, r3
 8000862:	f106 30ff 	add.w	r0, r6, #4294967295
 8000866:	f080 8119 	bcs.w	8000a9c <__udivmoddi4+0x288>
 800086a:	4299      	cmp	r1, r3
 800086c:	f240 8116 	bls.w	8000a9c <__udivmoddi4+0x288>
 8000870:	3e02      	subs	r6, #2
 8000872:	443b      	add	r3, r7
 8000874:	1a5b      	subs	r3, r3, r1
 8000876:	b2a4      	uxth	r4, r4
 8000878:	fbb3 f0f8 	udiv	r0, r3, r8
 800087c:	fb08 3310 	mls	r3, r8, r0, r3
 8000880:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000884:	fb00 fe0e 	mul.w	lr, r0, lr
 8000888:	45a6      	cmp	lr, r4
 800088a:	d909      	bls.n	80008a0 <__udivmoddi4+0x8c>
 800088c:	193c      	adds	r4, r7, r4
 800088e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000892:	f080 8105 	bcs.w	8000aa0 <__udivmoddi4+0x28c>
 8000896:	45a6      	cmp	lr, r4
 8000898:	f240 8102 	bls.w	8000aa0 <__udivmoddi4+0x28c>
 800089c:	3802      	subs	r0, #2
 800089e:	443c      	add	r4, r7
 80008a0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008a4:	eba4 040e 	sub.w	r4, r4, lr
 80008a8:	2600      	movs	r6, #0
 80008aa:	b11d      	cbz	r5, 80008b4 <__udivmoddi4+0xa0>
 80008ac:	40d4      	lsrs	r4, r2
 80008ae:	2300      	movs	r3, #0
 80008b0:	e9c5 4300 	strd	r4, r3, [r5]
 80008b4:	4631      	mov	r1, r6
 80008b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ba:	b902      	cbnz	r2, 80008be <__udivmoddi4+0xaa>
 80008bc:	deff      	udf	#255	; 0xff
 80008be:	fab2 f282 	clz	r2, r2
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d150      	bne.n	8000968 <__udivmoddi4+0x154>
 80008c6:	1bcb      	subs	r3, r1, r7
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	fa1f f887 	uxth.w	r8, r7
 80008d0:	2601      	movs	r6, #1
 80008d2:	fbb3 fcfe 	udiv	ip, r3, lr
 80008d6:	0c21      	lsrs	r1, r4, #16
 80008d8:	fb0e 331c 	mls	r3, lr, ip, r3
 80008dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008e0:	fb08 f30c 	mul.w	r3, r8, ip
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d907      	bls.n	80008f8 <__udivmoddi4+0xe4>
 80008e8:	1879      	adds	r1, r7, r1
 80008ea:	f10c 30ff 	add.w	r0, ip, #4294967295
 80008ee:	d202      	bcs.n	80008f6 <__udivmoddi4+0xe2>
 80008f0:	428b      	cmp	r3, r1
 80008f2:	f200 80e9 	bhi.w	8000ac8 <__udivmoddi4+0x2b4>
 80008f6:	4684      	mov	ip, r0
 80008f8:	1ac9      	subs	r1, r1, r3
 80008fa:	b2a3      	uxth	r3, r4
 80008fc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000900:	fb0e 1110 	mls	r1, lr, r0, r1
 8000904:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000908:	fb08 f800 	mul.w	r8, r8, r0
 800090c:	45a0      	cmp	r8, r4
 800090e:	d907      	bls.n	8000920 <__udivmoddi4+0x10c>
 8000910:	193c      	adds	r4, r7, r4
 8000912:	f100 33ff 	add.w	r3, r0, #4294967295
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x10a>
 8000918:	45a0      	cmp	r8, r4
 800091a:	f200 80d9 	bhi.w	8000ad0 <__udivmoddi4+0x2bc>
 800091e:	4618      	mov	r0, r3
 8000920:	eba4 0408 	sub.w	r4, r4, r8
 8000924:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000928:	e7bf      	b.n	80008aa <__udivmoddi4+0x96>
 800092a:	428b      	cmp	r3, r1
 800092c:	d909      	bls.n	8000942 <__udivmoddi4+0x12e>
 800092e:	2d00      	cmp	r5, #0
 8000930:	f000 80b1 	beq.w	8000a96 <__udivmoddi4+0x282>
 8000934:	2600      	movs	r6, #0
 8000936:	e9c5 0100 	strd	r0, r1, [r5]
 800093a:	4630      	mov	r0, r6
 800093c:	4631      	mov	r1, r6
 800093e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000942:	fab3 f683 	clz	r6, r3
 8000946:	2e00      	cmp	r6, #0
 8000948:	d14a      	bne.n	80009e0 <__udivmoddi4+0x1cc>
 800094a:	428b      	cmp	r3, r1
 800094c:	d302      	bcc.n	8000954 <__udivmoddi4+0x140>
 800094e:	4282      	cmp	r2, r0
 8000950:	f200 80b8 	bhi.w	8000ac4 <__udivmoddi4+0x2b0>
 8000954:	1a84      	subs	r4, r0, r2
 8000956:	eb61 0103 	sbc.w	r1, r1, r3
 800095a:	2001      	movs	r0, #1
 800095c:	468c      	mov	ip, r1
 800095e:	2d00      	cmp	r5, #0
 8000960:	d0a8      	beq.n	80008b4 <__udivmoddi4+0xa0>
 8000962:	e9c5 4c00 	strd	r4, ip, [r5]
 8000966:	e7a5      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000968:	f1c2 0320 	rsb	r3, r2, #32
 800096c:	fa20 f603 	lsr.w	r6, r0, r3
 8000970:	4097      	lsls	r7, r2
 8000972:	fa01 f002 	lsl.w	r0, r1, r2
 8000976:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800097a:	40d9      	lsrs	r1, r3
 800097c:	4330      	orrs	r0, r6
 800097e:	0c03      	lsrs	r3, r0, #16
 8000980:	fbb1 f6fe 	udiv	r6, r1, lr
 8000984:	fa1f f887 	uxth.w	r8, r7
 8000988:	fb0e 1116 	mls	r1, lr, r6, r1
 800098c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000990:	fb06 f108 	mul.w	r1, r6, r8
 8000994:	4299      	cmp	r1, r3
 8000996:	fa04 f402 	lsl.w	r4, r4, r2
 800099a:	d909      	bls.n	80009b0 <__udivmoddi4+0x19c>
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	f106 3cff 	add.w	ip, r6, #4294967295
 80009a2:	f080 808d 	bcs.w	8000ac0 <__udivmoddi4+0x2ac>
 80009a6:	4299      	cmp	r1, r3
 80009a8:	f240 808a 	bls.w	8000ac0 <__udivmoddi4+0x2ac>
 80009ac:	3e02      	subs	r6, #2
 80009ae:	443b      	add	r3, r7
 80009b0:	1a5b      	subs	r3, r3, r1
 80009b2:	b281      	uxth	r1, r0
 80009b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80009b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80009bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009c0:	fb00 f308 	mul.w	r3, r0, r8
 80009c4:	428b      	cmp	r3, r1
 80009c6:	d907      	bls.n	80009d8 <__udivmoddi4+0x1c4>
 80009c8:	1879      	adds	r1, r7, r1
 80009ca:	f100 3cff 	add.w	ip, r0, #4294967295
 80009ce:	d273      	bcs.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d971      	bls.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d4:	3802      	subs	r0, #2
 80009d6:	4439      	add	r1, r7
 80009d8:	1acb      	subs	r3, r1, r3
 80009da:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80009de:	e778      	b.n	80008d2 <__udivmoddi4+0xbe>
 80009e0:	f1c6 0c20 	rsb	ip, r6, #32
 80009e4:	fa03 f406 	lsl.w	r4, r3, r6
 80009e8:	fa22 f30c 	lsr.w	r3, r2, ip
 80009ec:	431c      	orrs	r4, r3
 80009ee:	fa20 f70c 	lsr.w	r7, r0, ip
 80009f2:	fa01 f306 	lsl.w	r3, r1, r6
 80009f6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80009fa:	fa21 f10c 	lsr.w	r1, r1, ip
 80009fe:	431f      	orrs	r7, r3
 8000a00:	0c3b      	lsrs	r3, r7, #16
 8000a02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a06:	fa1f f884 	uxth.w	r8, r4
 8000a0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a0e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a12:	fb09 fa08 	mul.w	sl, r9, r8
 8000a16:	458a      	cmp	sl, r1
 8000a18:	fa02 f206 	lsl.w	r2, r2, r6
 8000a1c:	fa00 f306 	lsl.w	r3, r0, r6
 8000a20:	d908      	bls.n	8000a34 <__udivmoddi4+0x220>
 8000a22:	1861      	adds	r1, r4, r1
 8000a24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000a28:	d248      	bcs.n	8000abc <__udivmoddi4+0x2a8>
 8000a2a:	458a      	cmp	sl, r1
 8000a2c:	d946      	bls.n	8000abc <__udivmoddi4+0x2a8>
 8000a2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000a32:	4421      	add	r1, r4
 8000a34:	eba1 010a 	sub.w	r1, r1, sl
 8000a38:	b2bf      	uxth	r7, r7
 8000a3a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a3e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a42:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a46:	fb00 f808 	mul.w	r8, r0, r8
 8000a4a:	45b8      	cmp	r8, r7
 8000a4c:	d907      	bls.n	8000a5e <__udivmoddi4+0x24a>
 8000a4e:	19e7      	adds	r7, r4, r7
 8000a50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a54:	d22e      	bcs.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a56:	45b8      	cmp	r8, r7
 8000a58:	d92c      	bls.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a5a:	3802      	subs	r0, #2
 8000a5c:	4427      	add	r7, r4
 8000a5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a62:	eba7 0708 	sub.w	r7, r7, r8
 8000a66:	fba0 8902 	umull	r8, r9, r0, r2
 8000a6a:	454f      	cmp	r7, r9
 8000a6c:	46c6      	mov	lr, r8
 8000a6e:	4649      	mov	r1, r9
 8000a70:	d31a      	bcc.n	8000aa8 <__udivmoddi4+0x294>
 8000a72:	d017      	beq.n	8000aa4 <__udivmoddi4+0x290>
 8000a74:	b15d      	cbz	r5, 8000a8e <__udivmoddi4+0x27a>
 8000a76:	ebb3 020e 	subs.w	r2, r3, lr
 8000a7a:	eb67 0701 	sbc.w	r7, r7, r1
 8000a7e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a82:	40f2      	lsrs	r2, r6
 8000a84:	ea4c 0202 	orr.w	r2, ip, r2
 8000a88:	40f7      	lsrs	r7, r6
 8000a8a:	e9c5 2700 	strd	r2, r7, [r5]
 8000a8e:	2600      	movs	r6, #0
 8000a90:	4631      	mov	r1, r6
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	462e      	mov	r6, r5
 8000a98:	4628      	mov	r0, r5
 8000a9a:	e70b      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000a9c:	4606      	mov	r6, r0
 8000a9e:	e6e9      	b.n	8000874 <__udivmoddi4+0x60>
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	e6fd      	b.n	80008a0 <__udivmoddi4+0x8c>
 8000aa4:	4543      	cmp	r3, r8
 8000aa6:	d2e5      	bcs.n	8000a74 <__udivmoddi4+0x260>
 8000aa8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000aac:	eb69 0104 	sbc.w	r1, r9, r4
 8000ab0:	3801      	subs	r0, #1
 8000ab2:	e7df      	b.n	8000a74 <__udivmoddi4+0x260>
 8000ab4:	4608      	mov	r0, r1
 8000ab6:	e7d2      	b.n	8000a5e <__udivmoddi4+0x24a>
 8000ab8:	4660      	mov	r0, ip
 8000aba:	e78d      	b.n	80009d8 <__udivmoddi4+0x1c4>
 8000abc:	4681      	mov	r9, r0
 8000abe:	e7b9      	b.n	8000a34 <__udivmoddi4+0x220>
 8000ac0:	4666      	mov	r6, ip
 8000ac2:	e775      	b.n	80009b0 <__udivmoddi4+0x19c>
 8000ac4:	4630      	mov	r0, r6
 8000ac6:	e74a      	b.n	800095e <__udivmoddi4+0x14a>
 8000ac8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000acc:	4439      	add	r1, r7
 8000ace:	e713      	b.n	80008f8 <__udivmoddi4+0xe4>
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	443c      	add	r4, r7
 8000ad4:	e724      	b.n	8000920 <__udivmoddi4+0x10c>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <button_init+0x14>)
 8000ae6:	f002 fcff 	bl	80034e8 <HAL_GPIO_WritePin>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40020c00 	.word	0x40020c00

08000af4 <button_Scan>:

void button_Scan(){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2108      	movs	r1, #8
 8000afe:	482f      	ldr	r0, [pc, #188]	; (8000bbc <button_Scan+0xc8>)
 8000b00:	f002 fcf2 	bl	80034e8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000b04:	2201      	movs	r2, #1
 8000b06:	2108      	movs	r1, #8
 8000b08:	482c      	ldr	r0, [pc, #176]	; (8000bbc <button_Scan+0xc8>)
 8000b0a:	f002 fced 	bl	80034e8 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000b0e:	230a      	movs	r3, #10
 8000b10:	2202      	movs	r2, #2
 8000b12:	492b      	ldr	r1, [pc, #172]	; (8000bc0 <button_Scan+0xcc>)
 8000b14:	482b      	ldr	r0, [pc, #172]	; (8000bc4 <button_Scan+0xd0>)
 8000b16:	f003 fc98 	bl	800444a <HAL_SPI_Receive>
	  int button_index = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b22:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000b24:	2300      	movs	r3, #0
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	e03f      	b.n	8000baa <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	db06      	blt.n	8000b3e <button_Scan+0x4a>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2b03      	cmp	r3, #3
 8000b34:	dc03      	bgt.n	8000b3e <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	3304      	adds	r3, #4
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	e018      	b.n	8000b70 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2b03      	cmp	r3, #3
 8000b42:	dd07      	ble.n	8000b54 <button_Scan+0x60>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b07      	cmp	r3, #7
 8000b48:	dc04      	bgt.n	8000b54 <button_Scan+0x60>
			  button_index = 7 - i;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	f1c3 0307 	rsb	r3, r3, #7
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	e00d      	b.n	8000b70 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b07      	cmp	r3, #7
 8000b58:	dd06      	ble.n	8000b68 <button_Scan+0x74>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2b0b      	cmp	r3, #11
 8000b5e:	dc03      	bgt.n	8000b68 <button_Scan+0x74>
			  button_index = i + 4;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3304      	adds	r3, #4
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	e003      	b.n	8000b70 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f1c3 0317 	rsb	r3, r3, #23
 8000b6e:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000b70:	4b13      	ldr	r3, [pc, #76]	; (8000bc0 <button_Scan+0xcc>)
 8000b72:	881a      	ldrh	r2, [r3, #0]
 8000b74:	897b      	ldrh	r3, [r7, #10]
 8000b76:	4013      	ands	r3, r2
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d005      	beq.n	8000b8a <button_Scan+0x96>
 8000b7e:	4a12      	ldr	r2, [pc, #72]	; (8000bc8 <button_Scan+0xd4>)
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	2100      	movs	r1, #0
 8000b84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b88:	e009      	b.n	8000b9e <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000b8a:	4a0f      	ldr	r2, [pc, #60]	; (8000bc8 <button_Scan+0xd4>)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b92:	3301      	adds	r3, #1
 8000b94:	b299      	uxth	r1, r3
 8000b96:	4a0c      	ldr	r2, [pc, #48]	; (8000bc8 <button_Scan+0xd4>)
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 8000b9e:	897b      	ldrh	r3, [r7, #10]
 8000ba0:	085b      	lsrs	r3, r3, #1
 8000ba2:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2b0f      	cmp	r3, #15
 8000bae:	ddbc      	ble.n	8000b2a <button_Scan+0x36>
	  }
}
 8000bb0:	bf00      	nop
 8000bb2:	bf00      	nop
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	2000003c 	.word	0x2000003c
 8000bc4:	20000170 	.word	0x20000170
 8000bc8:	20000070 	.word	0x20000070

08000bcc <drawTrafficLight>:
 */

#include "global.h"

void drawTrafficLight(int verti_Red, int verti_Green, int verti_Yellow, int hori_Red, int hori_Green, int hori_Yellow)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af02      	add	r7, sp, #8
 8000bd2:	60f8      	str	r0, [r7, #12]
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
 8000bd8:	603b      	str	r3, [r7, #0]
    lcd_Clear(WHITE);
 8000bda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000bde:	f001 f801 	bl	8001be4 <lcd_Clear>

    lcd_DrawCircle(120, 100, RED, 15, verti_Red);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	9300      	str	r3, [sp, #0]
 8000be6:	230f      	movs	r3, #15
 8000be8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000bec:	2164      	movs	r1, #100	; 0x64
 8000bee:	2078      	movs	r0, #120	; 0x78
 8000bf0:	f001 fc19 	bl	8002426 <lcd_DrawCircle>
    lcd_DrawCircle(50, 100, GREEN, 15, verti_Green);
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000bfe:	2164      	movs	r1, #100	; 0x64
 8000c00:	2032      	movs	r0, #50	; 0x32
 8000c02:	f001 fc10 	bl	8002426 <lcd_DrawCircle>
    lcd_DrawCircle(190, 100, YELLOW, 15, verti_Yellow);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	230f      	movs	r3, #15
 8000c0c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000c10:	2164      	movs	r1, #100	; 0x64
 8000c12:	20be      	movs	r0, #190	; 0xbe
 8000c14:	f001 fc07 	bl	8002426 <lcd_DrawCircle>

    lcd_DrawCircle(50, 210, RED, 15, hori_Red);
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000c22:	21d2      	movs	r1, #210	; 0xd2
 8000c24:	2032      	movs	r0, #50	; 0x32
 8000c26:	f001 fbfe 	bl	8002426 <lcd_DrawCircle>
    lcd_DrawCircle(50, 140, GREEN, 15, hori_Green);
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	230f      	movs	r3, #15
 8000c30:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000c34:	218c      	movs	r1, #140	; 0x8c
 8000c36:	2032      	movs	r0, #50	; 0x32
 8000c38:	f001 fbf5 	bl	8002426 <lcd_DrawCircle>
    lcd_DrawCircle(50, 280, YELLOW, 15, hori_Yellow);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	9300      	str	r3, [sp, #0]
 8000c40:	230f      	movs	r3, #15
 8000c42:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000c46:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000c4a:	2032      	movs	r0, #50	; 0x32
 8000c4c:	f001 fbeb 	bl	8002426 <lcd_DrawCircle>

    lcd_ShowPicture(80, 200, 90, 90, gImage_l_flag);
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <drawTrafficLight+0x9c>)
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	235a      	movs	r3, #90	; 0x5a
 8000c56:	225a      	movs	r2, #90	; 0x5a
 8000c58:	21c8      	movs	r1, #200	; 0xc8
 8000c5a:	2050      	movs	r0, #80	; 0x50
 8000c5c:	f001 f97e 	bl	8001f5c <lcd_ShowPicture>
}
 8000c60:	bf00      	nop
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	08009748 	.word	0x08009748

08000c6c <RedGreenLed>:

void RedGreenLed()	{	drawTrafficLight(1, 0, 0, 0, 1, 0);	}
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af02      	add	r7, sp, #8
 8000c72:	2300      	movs	r3, #0
 8000c74:	9301      	str	r3, [sp, #4]
 8000c76:	2301      	movs	r3, #1
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2100      	movs	r1, #0
 8000c80:	2001      	movs	r0, #1
 8000c82:	f7ff ffa3 	bl	8000bcc <drawTrafficLight>
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <RedYellowLed>:

void RedYellowLed()	{	drawTrafficLight(1, 0, 0, 0, 0, 1);	}
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	2301      	movs	r3, #1
 8000c94:	9301      	str	r3, [sp, #4]
 8000c96:	2300      	movs	r3, #0
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2001      	movs	r0, #1
 8000ca2:	f7ff ff93 	bl	8000bcc <drawTrafficLight>
 8000ca6:	bf00      	nop
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}

08000cac <GreenRedLed>:

void GreenRedLed()	{	drawTrafficLight(0, 1, 0, 1, 0, 0);	}
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af02      	add	r7, sp, #8
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	9301      	str	r3, [sp, #4]
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	2301      	movs	r3, #1
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	f7ff ff83 	bl	8000bcc <drawTrafficLight>
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <YellowRedLed>:

void YellowRedLed()	{	drawTrafficLight(0, 0, 1, 1, 0, 0);	}
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af02      	add	r7, sp, #8
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	9301      	str	r3, [sp, #4]
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2100      	movs	r1, #0
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff ff73 	bl	8000bcc <drawTrafficLight>
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <ManRedLed>:

void ManRedLed()	{	drawTrafficLight(1, 0, 0, 1, 0, 0);	}
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af02      	add	r7, sp, #8
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	9301      	str	r3, [sp, #4]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	9300      	str	r3, [sp, #0]
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2100      	movs	r1, #0
 8000d00:	2001      	movs	r0, #1
 8000d02:	f7ff ff63 	bl	8000bcc <drawTrafficLight>
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <ManGreenLed>:

void ManGreenLed()	{	drawTrafficLight(0, 1, 0, 0, 1, 0);	}
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af02      	add	r7, sp, #8
 8000d12:	2300      	movs	r3, #0
 8000d14:	9301      	str	r3, [sp, #4]
 8000d16:	2301      	movs	r3, #1
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2101      	movs	r1, #1
 8000d20:	2000      	movs	r0, #0
 8000d22:	f7ff ff53 	bl	8000bcc <drawTrafficLight>
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <ManYellowLed>:

void ManYellowLed(){drawTrafficLight(0, 0, 1, 0, 0, 1);}
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	2301      	movs	r3, #1
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	2300      	movs	r3, #0
 8000d38:	9300      	str	r3, [sp, #0]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff ff43 	bl	8000bcc <drawTrafficLight>
 8000d46:	bf00      	nop
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <increase>:

void increase()
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
	timer_temp++;
 8000d50:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <increase+0x28>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	4a07      	ldr	r2, [pc, #28]	; (8000d74 <increase+0x28>)
 8000d58:	6013      	str	r3, [r2, #0]
	if(timer_temp > 99)
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <increase+0x28>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	2b63      	cmp	r3, #99	; 0x63
 8000d60:	dd02      	ble.n	8000d68 <increase+0x1c>
		timer_temp = 1;
 8000d62:	4b04      	ldr	r3, [pc, #16]	; (8000d74 <increase+0x28>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	601a      	str	r2, [r3, #0]
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	2000004c 	.word	0x2000004c

08000d78 <balance>:

void balance(int newtimeRed, int newtimeGreen, int newtimeYellow)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
	if(newtimeRed > timeRed)
 8000d84:	4bac      	ldr	r3, [pc, #688]	; (8001038 <balance+0x2c0>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	68fa      	ldr	r2, [r7, #12]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	dd53      	ble.n	8000e36 <balance+0xbe>
	{
		timeYellow	= round( ( (float)(timeYellow * 1.0f) * (float)( (newtimeRed * 1.0f) / (timeRed * 1.0f) ) ) );
 8000d8e:	4bab      	ldr	r3, [pc, #684]	; (800103c <balance+0x2c4>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	ee07 3a90 	vmov	s15, r3
 8000d96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	ee07 3a90 	vmov	s15, r3
 8000da0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000da4:	4ba4      	ldr	r3, [pc, #656]	; (8001038 <balance+0x2c0>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000db0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000db4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000db8:	ee17 0a90 	vmov	r0, s15
 8000dbc:	f7ff fc92 	bl	80006e4 <__aeabi_f2d>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	ec43 2b10 	vmov	d0, r2, r3
 8000dc8:	f005 fcac 	bl	8006724 <round>
 8000dcc:	ec53 2b10 	vmov	r2, r3, d0
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	f7ff fcde 	bl	8000794 <__aeabi_d2iz>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	4a98      	ldr	r2, [pc, #608]	; (800103c <balance+0x2c4>)
 8000ddc:	6013      	str	r3, [r2, #0]
		timeGreen	= round( ( (float)(timeGreen * 1.0f) * (float)( (newtimeRed * 1.0f) / (timeRed * 1.0f) ) ) );
 8000dde:	4b98      	ldr	r3, [pc, #608]	; (8001040 <balance+0x2c8>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	ee07 3a90 	vmov	s15, r3
 8000de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	ee07 3a90 	vmov	s15, r3
 8000df0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000df4:	4b90      	ldr	r3, [pc, #576]	; (8001038 <balance+0x2c0>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e00:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000e04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e08:	ee17 0a90 	vmov	r0, s15
 8000e0c:	f7ff fc6a 	bl	80006e4 <__aeabi_f2d>
 8000e10:	4602      	mov	r2, r0
 8000e12:	460b      	mov	r3, r1
 8000e14:	ec43 2b10 	vmov	d0, r2, r3
 8000e18:	f005 fc84 	bl	8006724 <round>
 8000e1c:	ec53 2b10 	vmov	r2, r3, d0
 8000e20:	4610      	mov	r0, r2
 8000e22:	4619      	mov	r1, r3
 8000e24:	f7ff fcb6 	bl	8000794 <__aeabi_d2iz>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4a85      	ldr	r2, [pc, #532]	; (8001040 <balance+0x2c8>)
 8000e2c:	6013      	str	r3, [r2, #0]
		timeRed		= newtimeRed;
 8000e2e:	4a82      	ldr	r2, [pc, #520]	; (8001038 <balance+0x2c0>)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	6013      	str	r3, [r2, #0]
	{
		timeRed		= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(5 * 1.0f);
		timeGreen	= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(3 * 1.0f);
		timeYellow	= newtimeYellow;
	}
}
 8000e34:	e1a4      	b.n	8001180 <balance+0x408>
	else if(newtimeGreen > timeGreen)
 8000e36:	4b82      	ldr	r3, [pc, #520]	; (8001040 <balance+0x2c8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	68ba      	ldr	r2, [r7, #8]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	dd53      	ble.n	8000ee8 <balance+0x170>
		timeRed		= round( ( (float)(timeRed * 1.0f) * (float)( (newtimeGreen * 1.0f) / (timeGreen * 1.0f) ) ) );
 8000e40:	4b7d      	ldr	r3, [pc, #500]	; (8001038 <balance+0x2c0>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	ee07 3a90 	vmov	s15, r3
 8000e52:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000e56:	4b7a      	ldr	r3, [pc, #488]	; (8001040 <balance+0x2c8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	ee07 3a90 	vmov	s15, r3
 8000e5e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e62:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e6a:	ee17 0a90 	vmov	r0, s15
 8000e6e:	f7ff fc39 	bl	80006e4 <__aeabi_f2d>
 8000e72:	4602      	mov	r2, r0
 8000e74:	460b      	mov	r3, r1
 8000e76:	ec43 2b10 	vmov	d0, r2, r3
 8000e7a:	f005 fc53 	bl	8006724 <round>
 8000e7e:	ec53 2b10 	vmov	r2, r3, d0
 8000e82:	4610      	mov	r0, r2
 8000e84:	4619      	mov	r1, r3
 8000e86:	f7ff fc85 	bl	8000794 <__aeabi_d2iz>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4a6a      	ldr	r2, [pc, #424]	; (8001038 <balance+0x2c0>)
 8000e8e:	6013      	str	r3, [r2, #0]
		timeYellow	= round( ( (float)(timeYellow * 1.0f) * (float)( (newtimeGreen * 1.0f) / (timeGreen * 1.0f) ) ) );
 8000e90:	4b6a      	ldr	r3, [pc, #424]	; (800103c <balance+0x2c4>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	ee07 3a90 	vmov	s15, r3
 8000e98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	ee07 3a90 	vmov	s15, r3
 8000ea2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000ea6:	4b66      	ldr	r3, [pc, #408]	; (8001040 <balance+0x2c8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	ee07 3a90 	vmov	s15, r3
 8000eae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000eb2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eba:	ee17 0a90 	vmov	r0, s15
 8000ebe:	f7ff fc11 	bl	80006e4 <__aeabi_f2d>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	ec43 2b10 	vmov	d0, r2, r3
 8000eca:	f005 fc2b 	bl	8006724 <round>
 8000ece:	ec53 2b10 	vmov	r2, r3, d0
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f7ff fc5d 	bl	8000794 <__aeabi_d2iz>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a57      	ldr	r2, [pc, #348]	; (800103c <balance+0x2c4>)
 8000ede:	6013      	str	r3, [r2, #0]
		timeGreen	= newtimeGreen;
 8000ee0:	4a57      	ldr	r2, [pc, #348]	; (8001040 <balance+0x2c8>)
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	6013      	str	r3, [r2, #0]
}
 8000ee6:	e14b      	b.n	8001180 <balance+0x408>
	else if(newtimeYellow > timeYellow)
 8000ee8:	4b54      	ldr	r3, [pc, #336]	; (800103c <balance+0x2c4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	dd53      	ble.n	8000f9a <balance+0x222>
		timeRed		= round( ( (float)(timeRed * 1.0f) * (float)( (newtimeYellow * 1.0f) / (timeYellow * 1.0f) ) ) ) ;
 8000ef2:	4b51      	ldr	r3, [pc, #324]	; (8001038 <balance+0x2c0>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	ee07 3a90 	vmov	s15, r3
 8000efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	ee07 3a90 	vmov	s15, r3
 8000f04:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000f08:	4b4c      	ldr	r3, [pc, #304]	; (800103c <balance+0x2c4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	ee07 3a90 	vmov	s15, r3
 8000f10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f14:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f1c:	ee17 0a90 	vmov	r0, s15
 8000f20:	f7ff fbe0 	bl	80006e4 <__aeabi_f2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	ec43 2b10 	vmov	d0, r2, r3
 8000f2c:	f005 fbfa 	bl	8006724 <round>
 8000f30:	ec53 2b10 	vmov	r2, r3, d0
 8000f34:	4610      	mov	r0, r2
 8000f36:	4619      	mov	r1, r3
 8000f38:	f7ff fc2c 	bl	8000794 <__aeabi_d2iz>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a3e      	ldr	r2, [pc, #248]	; (8001038 <balance+0x2c0>)
 8000f40:	6013      	str	r3, [r2, #0]
		timeGreen	= round( ( (float)(timeGreen * 1.0f) * (float)( (newtimeYellow * 1.0f) / (timeYellow * 1.0f) ) ) );
 8000f42:	4b3f      	ldr	r3, [pc, #252]	; (8001040 <balance+0x2c8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	ee07 3a90 	vmov	s15, r3
 8000f4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	ee07 3a90 	vmov	s15, r3
 8000f54:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000f58:	4b38      	ldr	r3, [pc, #224]	; (800103c <balance+0x2c4>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	ee07 3a90 	vmov	s15, r3
 8000f60:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f64:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f6c:	ee17 0a90 	vmov	r0, s15
 8000f70:	f7ff fbb8 	bl	80006e4 <__aeabi_f2d>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	ec43 2b10 	vmov	d0, r2, r3
 8000f7c:	f005 fbd2 	bl	8006724 <round>
 8000f80:	ec53 2b10 	vmov	r2, r3, d0
 8000f84:	4610      	mov	r0, r2
 8000f86:	4619      	mov	r1, r3
 8000f88:	f7ff fc04 	bl	8000794 <__aeabi_d2iz>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a2c      	ldr	r2, [pc, #176]	; (8001040 <balance+0x2c8>)
 8000f90:	6013      	str	r3, [r2, #0]
		timeYellow	= newtimeYellow;
 8000f92:	4a2a      	ldr	r2, [pc, #168]	; (800103c <balance+0x2c4>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6013      	str	r3, [r2, #0]
}
 8000f98:	e0f2      	b.n	8001180 <balance+0x408>
	else if(newtimeRed < timeRed)
 8000f9a:	4b27      	ldr	r3, [pc, #156]	; (8001038 <balance+0x2c0>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	da51      	bge.n	8001048 <balance+0x2d0>
		timeYellow	= round( (float)(newtimeRed * 1.0f) / (5 * 1.0f) ) * (float)(2 * 1.0f);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	ee07 3a90 	vmov	s15, r3
 8000faa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fae:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000fb2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fb6:	ee16 0a90 	vmov	r0, s13
 8000fba:	f7ff fb93 	bl	80006e4 <__aeabi_f2d>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	ec43 2b10 	vmov	d0, r2, r3
 8000fc6:	f005 fbad 	bl	8006724 <round>
 8000fca:	ec51 0b10 	vmov	r0, r1, d0
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	f7ff fa29 	bl	8000428 <__adddf3>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4610      	mov	r0, r2
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f7ff fbd9 	bl	8000794 <__aeabi_d2iz>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	4a15      	ldr	r2, [pc, #84]	; (800103c <balance+0x2c4>)
 8000fe6:	6013      	str	r3, [r2, #0]
		timeGreen	= round( (float)(newtimeRed * 1.0f) / (5 * 1.0f) ) * (float)(3 * 1.0f);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000ff6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000ffa:	ee16 0a90 	vmov	r0, s13
 8000ffe:	f7ff fb71 	bl	80006e4 <__aeabi_f2d>
 8001002:	4602      	mov	r2, r0
 8001004:	460b      	mov	r3, r1
 8001006:	ec43 2b10 	vmov	d0, r2, r3
 800100a:	f005 fb8b 	bl	8006724 <round>
 800100e:	ec51 0b10 	vmov	r0, r1, d0
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <balance+0x2cc>)
 8001018:	f7ff f8d6 	bl	80001c8 <__aeabi_dmul>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4610      	mov	r0, r2
 8001022:	4619      	mov	r1, r3
 8001024:	f7ff fbb6 	bl	8000794 <__aeabi_d2iz>
 8001028:	4603      	mov	r3, r0
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <balance+0x2c8>)
 800102c:	6013      	str	r3, [r2, #0]
		timeRed		= newtimeRed;
 800102e:	4a02      	ldr	r2, [pc, #8]	; (8001038 <balance+0x2c0>)
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6013      	str	r3, [r2, #0]
}
 8001034:	e0a4      	b.n	8001180 <balance+0x408>
 8001036:	bf00      	nop
 8001038:	20000000 	.word	0x20000000
 800103c:	20000004 	.word	0x20000004
 8001040:	20000008 	.word	0x20000008
 8001044:	40080000 	.word	0x40080000
	else if(newtimeGreen < timeGreen)
 8001048:	4b4f      	ldr	r3, [pc, #316]	; (8001188 <balance+0x410>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	68ba      	ldr	r2, [r7, #8]
 800104e:	429a      	cmp	r2, r3
 8001050:	da48      	bge.n	80010e4 <balance+0x36c>
		timeRed		= round( (float)(newtimeGreen * 1.0f) / (3 * 1.0f) ) * (float)(5 * 1.0f);
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	ee07 3a90 	vmov	s15, r3
 8001058:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800105c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001060:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001064:	ee16 0a90 	vmov	r0, s13
 8001068:	f7ff fb3c 	bl	80006e4 <__aeabi_f2d>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	ec43 2b10 	vmov	d0, r2, r3
 8001074:	f005 fb56 	bl	8006724 <round>
 8001078:	ec51 0b10 	vmov	r0, r1, d0
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	4b42      	ldr	r3, [pc, #264]	; (800118c <balance+0x414>)
 8001082:	f7ff f8a1 	bl	80001c8 <__aeabi_dmul>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	4610      	mov	r0, r2
 800108c:	4619      	mov	r1, r3
 800108e:	f7ff fb81 	bl	8000794 <__aeabi_d2iz>
 8001092:	4603      	mov	r3, r0
 8001094:	4a3e      	ldr	r2, [pc, #248]	; (8001190 <balance+0x418>)
 8001096:	6013      	str	r3, [r2, #0]
		timeYellow	= round( (float)(newtimeGreen * 1.0f) / (3 * 1.0f) ) * (float)(2 * 1.0f);
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80010a6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010aa:	ee16 0a90 	vmov	r0, s13
 80010ae:	f7ff fb19 	bl	80006e4 <__aeabi_f2d>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	ec43 2b10 	vmov	d0, r2, r3
 80010ba:	f005 fb33 	bl	8006724 <round>
 80010be:	ec51 0b10 	vmov	r0, r1, d0
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	f7ff f9af 	bl	8000428 <__adddf3>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4610      	mov	r0, r2
 80010d0:	4619      	mov	r1, r3
 80010d2:	f7ff fb5f 	bl	8000794 <__aeabi_d2iz>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4a2e      	ldr	r2, [pc, #184]	; (8001194 <balance+0x41c>)
 80010da:	6013      	str	r3, [r2, #0]
		timeGreen	= newtimeGreen;
 80010dc:	4a2a      	ldr	r2, [pc, #168]	; (8001188 <balance+0x410>)
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	6013      	str	r3, [r2, #0]
}
 80010e2:	e04d      	b.n	8001180 <balance+0x408>
	else if(newtimeYellow < timeYellow)
 80010e4:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <balance+0x41c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	da48      	bge.n	8001180 <balance+0x408>
		timeRed		= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(5 * 1.0f);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	ee07 3a90 	vmov	s15, r3
 80010f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010f8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80010fc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001100:	ee16 0a90 	vmov	r0, s13
 8001104:	f7ff faee 	bl	80006e4 <__aeabi_f2d>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	ec43 2b10 	vmov	d0, r2, r3
 8001110:	f005 fb08 	bl	8006724 <round>
 8001114:	ec51 0b10 	vmov	r0, r1, d0
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	4b1b      	ldr	r3, [pc, #108]	; (800118c <balance+0x414>)
 800111e:	f7ff f853 	bl	80001c8 <__aeabi_dmul>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4610      	mov	r0, r2
 8001128:	4619      	mov	r1, r3
 800112a:	f7ff fb33 	bl	8000794 <__aeabi_d2iz>
 800112e:	4603      	mov	r3, r0
 8001130:	4a17      	ldr	r2, [pc, #92]	; (8001190 <balance+0x418>)
 8001132:	6013      	str	r3, [r2, #0]
		timeGreen	= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(3 * 1.0f);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800113e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001142:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001146:	ee16 0a90 	vmov	r0, s13
 800114a:	f7ff facb 	bl	80006e4 <__aeabi_f2d>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	ec43 2b10 	vmov	d0, r2, r3
 8001156:	f005 fae5 	bl	8006724 <round>
 800115a:	ec51 0b10 	vmov	r0, r1, d0
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <balance+0x420>)
 8001164:	f7ff f830 	bl	80001c8 <__aeabi_dmul>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4610      	mov	r0, r2
 800116e:	4619      	mov	r1, r3
 8001170:	f7ff fb10 	bl	8000794 <__aeabi_d2iz>
 8001174:	4603      	mov	r3, r0
 8001176:	4a04      	ldr	r2, [pc, #16]	; (8001188 <balance+0x410>)
 8001178:	6013      	str	r3, [r2, #0]
		timeYellow	= newtimeYellow;
 800117a:	4a06      	ldr	r2, [pc, #24]	; (8001194 <balance+0x41c>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6013      	str	r3, [r2, #0]
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000008 	.word	0x20000008
 800118c:	40140000 	.word	0x40140000
 8001190:	20000000 	.word	0x20000000
 8001194:	20000004 	.word	0x20000004
 8001198:	40080000 	.word	0x40080000

0800119c <Blink>:

void Blink()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af02      	add	r7, sp, #8
    switch (mode)
 80011a2:	4b1e      	ldr	r3, [pc, #120]	; (800121c <Blink+0x80>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b07      	cmp	r3, #7
 80011a8:	d013      	beq.n	80011d2 <Blink+0x36>
 80011aa:	2b07      	cmp	r3, #7
 80011ac:	dc2b      	bgt.n	8001206 <Blink+0x6a>
 80011ae:	2b05      	cmp	r3, #5
 80011b0:	d002      	beq.n	80011b8 <Blink+0x1c>
 80011b2:	2b06      	cmp	r3, #6
 80011b4:	d01a      	beq.n	80011ec <Blink+0x50>
        case ManYellow:
            drawTrafficLight(0, 0, blinkstate, 0, 0, blinkstate);
            break;

        default:
            break;
 80011b6:	e026      	b.n	8001206 <Blink+0x6a>
            drawTrafficLight(blinkstate, 0, 0, blinkstate, 0, 0);
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <Blink+0x84>)
 80011ba:	6818      	ldr	r0, [r3, #0]
 80011bc:	4b18      	ldr	r3, [pc, #96]	; (8001220 <Blink+0x84>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2200      	movs	r2, #0
 80011c2:	9201      	str	r2, [sp, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	9200      	str	r2, [sp, #0]
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	f7ff fcfe 	bl	8000bcc <drawTrafficLight>
            break;
 80011d0:	e01a      	b.n	8001208 <Blink+0x6c>
            drawTrafficLight(0, blinkstate, 0, 0, blinkstate, 0);
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <Blink+0x84>)
 80011d4:	6819      	ldr	r1, [r3, #0]
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <Blink+0x84>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2200      	movs	r2, #0
 80011dc:	9201      	str	r2, [sp, #4]
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2300      	movs	r3, #0
 80011e2:	2200      	movs	r2, #0
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fcf1 	bl	8000bcc <drawTrafficLight>
            break;
 80011ea:	e00d      	b.n	8001208 <Blink+0x6c>
            drawTrafficLight(0, 0, blinkstate, 0, 0, blinkstate);
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <Blink+0x84>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <Blink+0x84>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	2300      	movs	r3, #0
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2300      	movs	r3, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	2000      	movs	r0, #0
 8001200:	f7ff fce4 	bl	8000bcc <drawTrafficLight>
            break;
 8001204:	e000      	b.n	8001208 <Blink+0x6c>
            break;
 8001206:	bf00      	nop
    }
    blinkstate ^= 1;
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <Blink+0x84>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f083 0301 	eor.w	r3, r3, #1
 8001210:	4a03      	ldr	r2, [pc, #12]	; (8001220 <Blink+0x84>)
 8001212:	6013      	str	r3, [r2, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000044 	.word	0x20000044
 8001220:	20000058 	.word	0x20000058

08001224 <switchManualMode>:

void switchManualMode(int LEDmode, void (*LEDdisplayfunc)())
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
	counter = 0;
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <switchManualMode+0x28>)
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
	mode = LEDmode;
 8001234:	4a06      	ldr	r2, [pc, #24]	; (8001250 <switchManualMode+0x2c>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
	blinkstate = 0;
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <switchManualMode+0x30>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
	LEDdisplayfunc();
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	4798      	blx	r3
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000054 	.word	0x20000054
 8001250:	20000044 	.word	0x20000044
 8001254:	20000058 	.word	0x20000058

08001258 <displayTime>:

void displayTime()
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af04      	add	r7, sp, #16
	if(mode == ManRed || mode == ManGreen || mode == ManYellow)
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <displayTime+0x64>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2b05      	cmp	r3, #5
 8001264:	d007      	beq.n	8001276 <displayTime+0x1e>
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <displayTime+0x64>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b07      	cmp	r3, #7
 800126c:	d003      	beq.n	8001276 <displayTime+0x1e>
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <displayTime+0x64>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b06      	cmp	r3, #6
 8001274:	d10f      	bne.n	8001296 <displayTime+0x3e>
		lcd_ShowIntNum(20, 30, timer_temp, 2, WHITE, BLACK, 16);
 8001276:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <displayTime+0x68>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	b29a      	uxth	r2, r3
 800127c:	2310      	movs	r3, #16
 800127e:	9302      	str	r3, [sp, #8]
 8001280:	2300      	movs	r3, #0
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2302      	movs	r3, #2
 800128c:	211e      	movs	r1, #30
 800128e:	2014      	movs	r0, #20
 8001290:	f000 fde6 	bl	8001e60 <lcd_ShowIntNum>
 8001294:	e00f      	b.n	80012b6 <displayTime+0x5e>
	else
		lcd_ShowIntNum(20, 30, timer, 2, WHITE, BLACK, 16);
 8001296:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <displayTime+0x6c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	b29a      	uxth	r2, r3
 800129c:	2310      	movs	r3, #16
 800129e:	9302      	str	r3, [sp, #8]
 80012a0:	2300      	movs	r3, #0
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2302      	movs	r3, #2
 80012ac:	211e      	movs	r1, #30
 80012ae:	2014      	movs	r0, #20
 80012b0:	f000 fdd6 	bl	8001e60 <lcd_ShowIntNum>
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000044 	.word	0x20000044
 80012c0:	2000004c 	.word	0x2000004c
 80012c4:	20000048 	.word	0x20000048

080012c8 <fsm_mode>:

void fsm_mode()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	switch(mode)
 80012cc:	4b9b      	ldr	r3, [pc, #620]	; (800153c <fsm_mode+0x274>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b07      	cmp	r3, #7
 80012d2:	f200 81a5 	bhi.w	8001620 <fsm_mode+0x358>
 80012d6:	a201      	add	r2, pc, #4	; (adr r2, 80012dc <fsm_mode+0x14>)
 80012d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012dc:	080012fd 	.word	0x080012fd
 80012e0:	08001317 	.word	0x08001317
 80012e4:	08001387 	.word	0x08001387
 80012e8:	080013fb 	.word	0x080013fb
 80012ec:	0800146f 	.word	0x0800146f
 80012f0:	080014e3 	.word	0x080014e3
 80012f4:	080015c1 	.word	0x080015c1
 80012f8:	08001569 	.word	0x08001569
	{
		case ModeInit:
			counter = 0;
 80012fc:	4b90      	ldr	r3, [pc, #576]	; (8001540 <fsm_mode+0x278>)
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
			timer = timeRed;
 8001302:	4b90      	ldr	r3, [pc, #576]	; (8001544 <fsm_mode+0x27c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a90      	ldr	r2, [pc, #576]	; (8001548 <fsm_mode+0x280>)
 8001308:	6013      	str	r3, [r2, #0]
			mode = RedGreen;
 800130a:	4b8c      	ldr	r3, [pc, #560]	; (800153c <fsm_mode+0x274>)
 800130c:	2201      	movs	r2, #1
 800130e:	601a      	str	r2, [r3, #0]
			RedGreenLed();
 8001310:	f7ff fcac 	bl	8000c6c <RedGreenLed>
			break;
 8001314:	e193      	b.n	800163e <fsm_mode+0x376>
		case RedGreen:
			if(counter >= 10)
 8001316:	4b8a      	ldr	r3, [pc, #552]	; (8001540 <fsm_mode+0x278>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b09      	cmp	r3, #9
 800131c:	dd25      	ble.n	800136a <fsm_mode+0xa2>
			{
				counter = 0;
 800131e:	4b88      	ldr	r3, [pc, #544]	; (8001540 <fsm_mode+0x278>)
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
				if(check_timer == 0)
 8001324:	4b89      	ldr	r3, [pc, #548]	; (800154c <fsm_mode+0x284>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d105      	bne.n	8001338 <fsm_mode+0x70>
					check_timer++;
 800132c:	4b87      	ldr	r3, [pc, #540]	; (800154c <fsm_mode+0x284>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	3301      	adds	r3, #1
 8001332:	4a86      	ldr	r2, [pc, #536]	; (800154c <fsm_mode+0x284>)
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e00b      	b.n	8001350 <fsm_mode+0x88>
				else if(check_timer == 1)
 8001338:	4b84      	ldr	r3, [pc, #528]	; (800154c <fsm_mode+0x284>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d107      	bne.n	8001350 <fsm_mode+0x88>
				{
					check_timer = 0;
 8001340:	4b82      	ldr	r3, [pc, #520]	; (800154c <fsm_mode+0x284>)
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
					timer--;
 8001346:	4b80      	ldr	r3, [pc, #512]	; (8001548 <fsm_mode+0x280>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	3b01      	subs	r3, #1
 800134c:	4a7e      	ldr	r2, [pc, #504]	; (8001548 <fsm_mode+0x280>)
 800134e:	6013      	str	r3, [r2, #0]
				}
				if(timer <= timeYellow)
 8001350:	4b7d      	ldr	r3, [pc, #500]	; (8001548 <fsm_mode+0x280>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b7e      	ldr	r3, [pc, #504]	; (8001550 <fsm_mode+0x288>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	429a      	cmp	r2, r3
 800135a:	f300 8163 	bgt.w	8001624 <fsm_mode+0x35c>
				{
					mode = RedYellow;
 800135e:	4b77      	ldr	r3, [pc, #476]	; (800153c <fsm_mode+0x274>)
 8001360:	2202      	movs	r2, #2
 8001362:	601a      	str	r2, [r3, #0]
					RedYellowLed();
 8001364:	f7ff fc92 	bl	8000c8c <RedYellowLed>
			else if(button_count[0] >= 3)
			{
				switchManualMode(ManRed, ManRedLed);
				timer_temp = timeRed;
			}
			break;
 8001368:	e15c      	b.n	8001624 <fsm_mode+0x35c>
			else if(button_count[0] >= 3)
 800136a:	4b7a      	ldr	r3, [pc, #488]	; (8001554 <fsm_mode+0x28c>)
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	2b02      	cmp	r3, #2
 8001370:	f240 8158 	bls.w	8001624 <fsm_mode+0x35c>
				switchManualMode(ManRed, ManRedLed);
 8001374:	4978      	ldr	r1, [pc, #480]	; (8001558 <fsm_mode+0x290>)
 8001376:	2005      	movs	r0, #5
 8001378:	f7ff ff54 	bl	8001224 <switchManualMode>
				timer_temp = timeRed;
 800137c:	4b71      	ldr	r3, [pc, #452]	; (8001544 <fsm_mode+0x27c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a76      	ldr	r2, [pc, #472]	; (800155c <fsm_mode+0x294>)
 8001382:	6013      	str	r3, [r2, #0]
			break;
 8001384:	e14e      	b.n	8001624 <fsm_mode+0x35c>
		case RedYellow:
			if(counter >= 10)
 8001386:	4b6e      	ldr	r3, [pc, #440]	; (8001540 <fsm_mode+0x278>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b09      	cmp	r3, #9
 800138c:	dd27      	ble.n	80013de <fsm_mode+0x116>
			{
				counter = 0;
 800138e:	4b6c      	ldr	r3, [pc, #432]	; (8001540 <fsm_mode+0x278>)
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
				if(check_timer == 0)
 8001394:	4b6d      	ldr	r3, [pc, #436]	; (800154c <fsm_mode+0x284>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d105      	bne.n	80013a8 <fsm_mode+0xe0>
					check_timer++;
 800139c:	4b6b      	ldr	r3, [pc, #428]	; (800154c <fsm_mode+0x284>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	3301      	adds	r3, #1
 80013a2:	4a6a      	ldr	r2, [pc, #424]	; (800154c <fsm_mode+0x284>)
 80013a4:	6013      	str	r3, [r2, #0]
 80013a6:	e00b      	b.n	80013c0 <fsm_mode+0xf8>
				else if(check_timer == 1)
 80013a8:	4b68      	ldr	r3, [pc, #416]	; (800154c <fsm_mode+0x284>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d107      	bne.n	80013c0 <fsm_mode+0xf8>
				{
					check_timer = 0;
 80013b0:	4b66      	ldr	r3, [pc, #408]	; (800154c <fsm_mode+0x284>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
					timer--;
 80013b6:	4b64      	ldr	r3, [pc, #400]	; (8001548 <fsm_mode+0x280>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	4a62      	ldr	r2, [pc, #392]	; (8001548 <fsm_mode+0x280>)
 80013be:	6013      	str	r3, [r2, #0]
				}
				if(timer <= 0)
 80013c0:	4b61      	ldr	r3, [pc, #388]	; (8001548 <fsm_mode+0x280>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f300 812f 	bgt.w	8001628 <fsm_mode+0x360>
				{
					mode = GreenRed;
 80013ca:	4b5c      	ldr	r3, [pc, #368]	; (800153c <fsm_mode+0x274>)
 80013cc:	2203      	movs	r2, #3
 80013ce:	601a      	str	r2, [r3, #0]
					timer = timeGreen;
 80013d0:	4b63      	ldr	r3, [pc, #396]	; (8001560 <fsm_mode+0x298>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a5c      	ldr	r2, [pc, #368]	; (8001548 <fsm_mode+0x280>)
 80013d6:	6013      	str	r3, [r2, #0]
					GreenRedLed();
 80013d8:	f7ff fc68 	bl	8000cac <GreenRedLed>
			else if(button_count[0] >= 3)
			{
				switchManualMode(ManRed, ManRedLed);
				timer_temp = timeRed;
			}
			break;
 80013dc:	e124      	b.n	8001628 <fsm_mode+0x360>
			else if(button_count[0] >= 3)
 80013de:	4b5d      	ldr	r3, [pc, #372]	; (8001554 <fsm_mode+0x28c>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	f240 8120 	bls.w	8001628 <fsm_mode+0x360>
				switchManualMode(ManRed, ManRedLed);
 80013e8:	495b      	ldr	r1, [pc, #364]	; (8001558 <fsm_mode+0x290>)
 80013ea:	2005      	movs	r0, #5
 80013ec:	f7ff ff1a 	bl	8001224 <switchManualMode>
				timer_temp = timeRed;
 80013f0:	4b54      	ldr	r3, [pc, #336]	; (8001544 <fsm_mode+0x27c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a59      	ldr	r2, [pc, #356]	; (800155c <fsm_mode+0x294>)
 80013f6:	6013      	str	r3, [r2, #0]
			break;
 80013f8:	e116      	b.n	8001628 <fsm_mode+0x360>
		case GreenRed:
			if(counter >= 10)
 80013fa:	4b51      	ldr	r3, [pc, #324]	; (8001540 <fsm_mode+0x278>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b09      	cmp	r3, #9
 8001400:	dd27      	ble.n	8001452 <fsm_mode+0x18a>
			{
				counter = 0;
 8001402:	4b4f      	ldr	r3, [pc, #316]	; (8001540 <fsm_mode+0x278>)
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
				if(check_timer == 0)
 8001408:	4b50      	ldr	r3, [pc, #320]	; (800154c <fsm_mode+0x284>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d105      	bne.n	800141c <fsm_mode+0x154>
					check_timer++;
 8001410:	4b4e      	ldr	r3, [pc, #312]	; (800154c <fsm_mode+0x284>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	4a4d      	ldr	r2, [pc, #308]	; (800154c <fsm_mode+0x284>)
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	e00b      	b.n	8001434 <fsm_mode+0x16c>
				else if(check_timer == 1)
 800141c:	4b4b      	ldr	r3, [pc, #300]	; (800154c <fsm_mode+0x284>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d107      	bne.n	8001434 <fsm_mode+0x16c>
				{
					check_timer = 0;
 8001424:	4b49      	ldr	r3, [pc, #292]	; (800154c <fsm_mode+0x284>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
					timer--;
 800142a:	4b47      	ldr	r3, [pc, #284]	; (8001548 <fsm_mode+0x280>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	3b01      	subs	r3, #1
 8001430:	4a45      	ldr	r2, [pc, #276]	; (8001548 <fsm_mode+0x280>)
 8001432:	6013      	str	r3, [r2, #0]
				}
				if(timer <= 0)
 8001434:	4b44      	ldr	r3, [pc, #272]	; (8001548 <fsm_mode+0x280>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	f300 80f7 	bgt.w	800162c <fsm_mode+0x364>
				{
					mode = YellowRed;
 800143e:	4b3f      	ldr	r3, [pc, #252]	; (800153c <fsm_mode+0x274>)
 8001440:	2204      	movs	r2, #4
 8001442:	601a      	str	r2, [r3, #0]
					timer = timeYellow;
 8001444:	4b42      	ldr	r3, [pc, #264]	; (8001550 <fsm_mode+0x288>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a3f      	ldr	r2, [pc, #252]	; (8001548 <fsm_mode+0x280>)
 800144a:	6013      	str	r3, [r2, #0]
					YellowRedLed();
 800144c:	f7ff fc3e 	bl	8000ccc <YellowRedLed>
			else if(button_count[0] >= 3)
			{
				switchManualMode(ManRed, ManRedLed);
				timer_temp = timeRed;
			}
			break;
 8001450:	e0ec      	b.n	800162c <fsm_mode+0x364>
			else if(button_count[0] >= 3)
 8001452:	4b40      	ldr	r3, [pc, #256]	; (8001554 <fsm_mode+0x28c>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	2b02      	cmp	r3, #2
 8001458:	f240 80e8 	bls.w	800162c <fsm_mode+0x364>
				switchManualMode(ManRed, ManRedLed);
 800145c:	493e      	ldr	r1, [pc, #248]	; (8001558 <fsm_mode+0x290>)
 800145e:	2005      	movs	r0, #5
 8001460:	f7ff fee0 	bl	8001224 <switchManualMode>
				timer_temp = timeRed;
 8001464:	4b37      	ldr	r3, [pc, #220]	; (8001544 <fsm_mode+0x27c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a3c      	ldr	r2, [pc, #240]	; (800155c <fsm_mode+0x294>)
 800146a:	6013      	str	r3, [r2, #0]
			break;
 800146c:	e0de      	b.n	800162c <fsm_mode+0x364>
		case YellowRed:
			if(counter >= 10)
 800146e:	4b34      	ldr	r3, [pc, #208]	; (8001540 <fsm_mode+0x278>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b09      	cmp	r3, #9
 8001474:	dd27      	ble.n	80014c6 <fsm_mode+0x1fe>
			{
				counter = 0;
 8001476:	4b32      	ldr	r3, [pc, #200]	; (8001540 <fsm_mode+0x278>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
				if(check_timer == 0)
 800147c:	4b33      	ldr	r3, [pc, #204]	; (800154c <fsm_mode+0x284>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d105      	bne.n	8001490 <fsm_mode+0x1c8>
					check_timer++;
 8001484:	4b31      	ldr	r3, [pc, #196]	; (800154c <fsm_mode+0x284>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	3301      	adds	r3, #1
 800148a:	4a30      	ldr	r2, [pc, #192]	; (800154c <fsm_mode+0x284>)
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	e00b      	b.n	80014a8 <fsm_mode+0x1e0>
				else if(check_timer == 1)
 8001490:	4b2e      	ldr	r3, [pc, #184]	; (800154c <fsm_mode+0x284>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d107      	bne.n	80014a8 <fsm_mode+0x1e0>
				{
					check_timer = 0;
 8001498:	4b2c      	ldr	r3, [pc, #176]	; (800154c <fsm_mode+0x284>)
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
					timer--;
 800149e:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <fsm_mode+0x280>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	3b01      	subs	r3, #1
 80014a4:	4a28      	ldr	r2, [pc, #160]	; (8001548 <fsm_mode+0x280>)
 80014a6:	6013      	str	r3, [r2, #0]
				}
				if(timer <= 0)
 80014a8:	4b27      	ldr	r3, [pc, #156]	; (8001548 <fsm_mode+0x280>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	f300 80bf 	bgt.w	8001630 <fsm_mode+0x368>
				{
					mode = RedGreen;
 80014b2:	4b22      	ldr	r3, [pc, #136]	; (800153c <fsm_mode+0x274>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	601a      	str	r2, [r3, #0]
					timer = timeRed;
 80014b8:	4b22      	ldr	r3, [pc, #136]	; (8001544 <fsm_mode+0x27c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a22      	ldr	r2, [pc, #136]	; (8001548 <fsm_mode+0x280>)
 80014be:	6013      	str	r3, [r2, #0]
					RedGreenLed();
 80014c0:	f7ff fbd4 	bl	8000c6c <RedGreenLed>
			else if(button_count[0] >= 3)
			{
				switchManualMode(ManRed, ManRedLed);
				timer_temp = timeRed;
			}
			break;
 80014c4:	e0b4      	b.n	8001630 <fsm_mode+0x368>
			else if(button_count[0] >= 3)
 80014c6:	4b23      	ldr	r3, [pc, #140]	; (8001554 <fsm_mode+0x28c>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	f240 80b0 	bls.w	8001630 <fsm_mode+0x368>
				switchManualMode(ManRed, ManRedLed);
 80014d0:	4921      	ldr	r1, [pc, #132]	; (8001558 <fsm_mode+0x290>)
 80014d2:	2005      	movs	r0, #5
 80014d4:	f7ff fea6 	bl	8001224 <switchManualMode>
				timer_temp = timeRed;
 80014d8:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <fsm_mode+0x27c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a1f      	ldr	r2, [pc, #124]	; (800155c <fsm_mode+0x294>)
 80014de:	6013      	str	r3, [r2, #0]
			break;
 80014e0:	e0a6      	b.n	8001630 <fsm_mode+0x368>
		case ManRed:
			if(counter >= 10)
 80014e2:	4b17      	ldr	r3, [pc, #92]	; (8001540 <fsm_mode+0x278>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2b09      	cmp	r3, #9
 80014e8:	dd05      	ble.n	80014f6 <fsm_mode+0x22e>
			{
				counter = 0;
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <fsm_mode+0x278>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
				Blink();
 80014f0:	f7ff fe54 	bl	800119c <Blink>
			}
			else if(button_count[1] >= 3)
				increase();
			else if(button_count[2] >= 3)
				balance(timer_temp, timeGreen, timeYellow);
			break;
 80014f4:	e09e      	b.n	8001634 <fsm_mode+0x36c>
			else if(button_count[0] >= 3)
 80014f6:	4b17      	ldr	r3, [pc, #92]	; (8001554 <fsm_mode+0x28c>)
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d908      	bls.n	8001510 <fsm_mode+0x248>
				switchManualMode(ManGreen, ManGreenLed);
 80014fe:	4919      	ldr	r1, [pc, #100]	; (8001564 <fsm_mode+0x29c>)
 8001500:	2007      	movs	r0, #7
 8001502:	f7ff fe8f 	bl	8001224 <switchManualMode>
				timer_temp = timeGreen;
 8001506:	4b16      	ldr	r3, [pc, #88]	; (8001560 <fsm_mode+0x298>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a14      	ldr	r2, [pc, #80]	; (800155c <fsm_mode+0x294>)
 800150c:	6013      	str	r3, [r2, #0]
			break;
 800150e:	e091      	b.n	8001634 <fsm_mode+0x36c>
			else if(button_count[1] >= 3)
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <fsm_mode+0x28c>)
 8001512:	885b      	ldrh	r3, [r3, #2]
 8001514:	2b02      	cmp	r3, #2
 8001516:	d902      	bls.n	800151e <fsm_mode+0x256>
				increase();
 8001518:	f7ff fc18 	bl	8000d4c <increase>
			break;
 800151c:	e08a      	b.n	8001634 <fsm_mode+0x36c>
			else if(button_count[2] >= 3)
 800151e:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <fsm_mode+0x28c>)
 8001520:	889b      	ldrh	r3, [r3, #4]
 8001522:	2b02      	cmp	r3, #2
 8001524:	f240 8086 	bls.w	8001634 <fsm_mode+0x36c>
				balance(timer_temp, timeGreen, timeYellow);
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <fsm_mode+0x294>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0c      	ldr	r2, [pc, #48]	; (8001560 <fsm_mode+0x298>)
 800152e:	6811      	ldr	r1, [r2, #0]
 8001530:	4a07      	ldr	r2, [pc, #28]	; (8001550 <fsm_mode+0x288>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fc1f 	bl	8000d78 <balance>
			break;
 800153a:	e07b      	b.n	8001634 <fsm_mode+0x36c>
 800153c:	20000044 	.word	0x20000044
 8001540:	20000054 	.word	0x20000054
 8001544:	20000000 	.word	0x20000000
 8001548:	20000048 	.word	0x20000048
 800154c:	20000050 	.word	0x20000050
 8001550:	20000004 	.word	0x20000004
 8001554:	20000070 	.word	0x20000070
 8001558:	08000ced 	.word	0x08000ced
 800155c:	2000004c 	.word	0x2000004c
 8001560:	20000008 	.word	0x20000008
 8001564:	08000d0d 	.word	0x08000d0d
		case ManGreen:
			if(counter >= 10)
 8001568:	4b37      	ldr	r3, [pc, #220]	; (8001648 <fsm_mode+0x380>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b09      	cmp	r3, #9
 800156e:	dd05      	ble.n	800157c <fsm_mode+0x2b4>
			{
				counter = 0;
 8001570:	4b35      	ldr	r3, [pc, #212]	; (8001648 <fsm_mode+0x380>)
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
				Blink();
 8001576:	f7ff fe11 	bl	800119c <Blink>
			}
			else if(button_count[1] >= 3)
				increase();
			else if(button_count[2] >= 3)
				balance(timeRed, timer_temp, timeYellow);
			break;
 800157a:	e05d      	b.n	8001638 <fsm_mode+0x370>
			else if(button_count[0] >= 3)
 800157c:	4b33      	ldr	r3, [pc, #204]	; (800164c <fsm_mode+0x384>)
 800157e:	881b      	ldrh	r3, [r3, #0]
 8001580:	2b02      	cmp	r3, #2
 8001582:	d908      	bls.n	8001596 <fsm_mode+0x2ce>
				switchManualMode(ManYellow, ManYellowLed);
 8001584:	4932      	ldr	r1, [pc, #200]	; (8001650 <fsm_mode+0x388>)
 8001586:	2006      	movs	r0, #6
 8001588:	f7ff fe4c 	bl	8001224 <switchManualMode>
				timer_temp = timeYellow;
 800158c:	4b31      	ldr	r3, [pc, #196]	; (8001654 <fsm_mode+0x38c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a31      	ldr	r2, [pc, #196]	; (8001658 <fsm_mode+0x390>)
 8001592:	6013      	str	r3, [r2, #0]
			break;
 8001594:	e050      	b.n	8001638 <fsm_mode+0x370>
			else if(button_count[1] >= 3)
 8001596:	4b2d      	ldr	r3, [pc, #180]	; (800164c <fsm_mode+0x384>)
 8001598:	885b      	ldrh	r3, [r3, #2]
 800159a:	2b02      	cmp	r3, #2
 800159c:	d902      	bls.n	80015a4 <fsm_mode+0x2dc>
				increase();
 800159e:	f7ff fbd5 	bl	8000d4c <increase>
			break;
 80015a2:	e049      	b.n	8001638 <fsm_mode+0x370>
			else if(button_count[2] >= 3)
 80015a4:	4b29      	ldr	r3, [pc, #164]	; (800164c <fsm_mode+0x384>)
 80015a6:	889b      	ldrh	r3, [r3, #4]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d945      	bls.n	8001638 <fsm_mode+0x370>
				balance(timeRed, timer_temp, timeYellow);
 80015ac:	4b2b      	ldr	r3, [pc, #172]	; (800165c <fsm_mode+0x394>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a29      	ldr	r2, [pc, #164]	; (8001658 <fsm_mode+0x390>)
 80015b2:	6811      	ldr	r1, [r2, #0]
 80015b4:	4a27      	ldr	r2, [pc, #156]	; (8001654 <fsm_mode+0x38c>)
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fbdd 	bl	8000d78 <balance>
			break;
 80015be:	e03b      	b.n	8001638 <fsm_mode+0x370>
		case ManYellow:
			if(counter >= 10)
 80015c0:	4b21      	ldr	r3, [pc, #132]	; (8001648 <fsm_mode+0x380>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b09      	cmp	r3, #9
 80015c6:	dd05      	ble.n	80015d4 <fsm_mode+0x30c>
			{
				counter = 0;
 80015c8:	4b1f      	ldr	r3, [pc, #124]	; (8001648 <fsm_mode+0x380>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
				Blink();
 80015ce:	f7ff fde5 	bl	800119c <Blink>
			}
			else if(button_count[1] >= 3)
				increase();
			else if(button_count[2] >= 3)
				balance(timeRed, timeGreen, timer_temp);
			break;
 80015d2:	e033      	b.n	800163c <fsm_mode+0x374>
			else if(button_count[0] >= 3)
 80015d4:	4b1d      	ldr	r3, [pc, #116]	; (800164c <fsm_mode+0x384>)
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d90c      	bls.n	80015f6 <fsm_mode+0x32e>
				counter = 0;
 80015dc:	4b1a      	ldr	r3, [pc, #104]	; (8001648 <fsm_mode+0x380>)
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
				mode = RedGreen;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <fsm_mode+0x398>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	601a      	str	r2, [r3, #0]
				timer = timeRed;
 80015e8:	4b1c      	ldr	r3, [pc, #112]	; (800165c <fsm_mode+0x394>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a1d      	ldr	r2, [pc, #116]	; (8001664 <fsm_mode+0x39c>)
 80015ee:	6013      	str	r3, [r2, #0]
				RedGreenLed();
 80015f0:	f7ff fb3c 	bl	8000c6c <RedGreenLed>
			break;
 80015f4:	e022      	b.n	800163c <fsm_mode+0x374>
			else if(button_count[1] >= 3)
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <fsm_mode+0x384>)
 80015f8:	885b      	ldrh	r3, [r3, #2]
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d902      	bls.n	8001604 <fsm_mode+0x33c>
				increase();
 80015fe:	f7ff fba5 	bl	8000d4c <increase>
			break;
 8001602:	e01b      	b.n	800163c <fsm_mode+0x374>
			else if(button_count[2] >= 3)
 8001604:	4b11      	ldr	r3, [pc, #68]	; (800164c <fsm_mode+0x384>)
 8001606:	889b      	ldrh	r3, [r3, #4]
 8001608:	2b02      	cmp	r3, #2
 800160a:	d917      	bls.n	800163c <fsm_mode+0x374>
				balance(timeRed, timeGreen, timer_temp);
 800160c:	4b13      	ldr	r3, [pc, #76]	; (800165c <fsm_mode+0x394>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a15      	ldr	r2, [pc, #84]	; (8001668 <fsm_mode+0x3a0>)
 8001612:	6811      	ldr	r1, [r2, #0]
 8001614:	4a10      	ldr	r2, [pc, #64]	; (8001658 <fsm_mode+0x390>)
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fbad 	bl	8000d78 <balance>
			break;
 800161e:	e00d      	b.n	800163c <fsm_mode+0x374>

		default:
			break;
 8001620:	bf00      	nop
 8001622:	e00c      	b.n	800163e <fsm_mode+0x376>
			break;
 8001624:	bf00      	nop
 8001626:	e00a      	b.n	800163e <fsm_mode+0x376>
			break;
 8001628:	bf00      	nop
 800162a:	e008      	b.n	800163e <fsm_mode+0x376>
			break;
 800162c:	bf00      	nop
 800162e:	e006      	b.n	800163e <fsm_mode+0x376>
			break;
 8001630:	bf00      	nop
 8001632:	e004      	b.n	800163e <fsm_mode+0x376>
			break;
 8001634:	bf00      	nop
 8001636:	e002      	b.n	800163e <fsm_mode+0x376>
			break;
 8001638:	bf00      	nop
 800163a:	e000      	b.n	800163e <fsm_mode+0x376>
			break;
 800163c:	bf00      	nop
	}
	displayTime();
 800163e:	f7ff fe0b 	bl	8001258 <displayTime>
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000054 	.word	0x20000054
 800164c:	20000070 	.word	0x20000070
 8001650:	08000d2d 	.word	0x08000d2d
 8001654:	20000004 	.word	0x20000004
 8001658:	2000004c 	.word	0x2000004c
 800165c:	20000000 	.word	0x20000000
 8001660:	20000044 	.word	0x20000044
 8001664:	20000048 	.word	0x20000048
 8001668:	20000008 	.word	0x20000008

0800166c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08e      	sub	sp, #56	; 0x38
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]
 8001682:	615a      	str	r2, [r3, #20]
 8001684:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001686:	463b      	mov	r3, r7
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
 8001694:	615a      	str	r2, [r3, #20]
 8001696:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001698:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <MX_FSMC_Init+0xec>)
 800169a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800169e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80016a0:	4b2d      	ldr	r3, [pc, #180]	; (8001758 <MX_FSMC_Init+0xec>)
 80016a2:	4a2e      	ldr	r2, [pc, #184]	; (800175c <MX_FSMC_Init+0xf0>)
 80016a4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80016a6:	4b2c      	ldr	r3, [pc, #176]	; (8001758 <MX_FSMC_Init+0xec>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80016ac:	4b2a      	ldr	r3, [pc, #168]	; (8001758 <MX_FSMC_Init+0xec>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80016b2:	4b29      	ldr	r3, [pc, #164]	; (8001758 <MX_FSMC_Init+0xec>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80016b8:	4b27      	ldr	r3, [pc, #156]	; (8001758 <MX_FSMC_Init+0xec>)
 80016ba:	2210      	movs	r2, #16
 80016bc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80016be:	4b26      	ldr	r3, [pc, #152]	; (8001758 <MX_FSMC_Init+0xec>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80016c4:	4b24      	ldr	r3, [pc, #144]	; (8001758 <MX_FSMC_Init+0xec>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80016ca:	4b23      	ldr	r3, [pc, #140]	; (8001758 <MX_FSMC_Init+0xec>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80016d0:	4b21      	ldr	r3, [pc, #132]	; (8001758 <MX_FSMC_Init+0xec>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80016d6:	4b20      	ldr	r3, [pc, #128]	; (8001758 <MX_FSMC_Init+0xec>)
 80016d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016dc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80016de:	4b1e      	ldr	r3, [pc, #120]	; (8001758 <MX_FSMC_Init+0xec>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80016e4:	4b1c      	ldr	r3, [pc, #112]	; (8001758 <MX_FSMC_Init+0xec>)
 80016e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016ea:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80016ec:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <MX_FSMC_Init+0xec>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80016f2:	4b19      	ldr	r3, [pc, #100]	; (8001758 <MX_FSMC_Init+0xec>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80016f8:	4b17      	ldr	r3, [pc, #92]	; (8001758 <MX_FSMC_Init+0xec>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80016fe:	230f      	movs	r3, #15
 8001700:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001702:	230f      	movs	r3, #15
 8001704:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001706:	233c      	movs	r3, #60	; 0x3c
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800170e:	2310      	movs	r3, #16
 8001710:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001712:	2311      	movs	r3, #17
 8001714:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001716:	2300      	movs	r3, #0
 8001718:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800171a:	2308      	movs	r3, #8
 800171c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800171e:	230f      	movs	r3, #15
 8001720:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001722:	2309      	movs	r3, #9
 8001724:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800172a:	2310      	movs	r3, #16
 800172c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800172e:	2311      	movs	r3, #17
 8001730:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001732:	2300      	movs	r3, #0
 8001734:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001736:	463a      	mov	r2, r7
 8001738:	f107 031c 	add.w	r3, r7, #28
 800173c:	4619      	mov	r1, r3
 800173e:	4806      	ldr	r0, [pc, #24]	; (8001758 <MX_FSMC_Init+0xec>)
 8001740:	f003 fa66 	bl	8004c10 <HAL_SRAM_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800174a:	f001 f84d 	bl	80027e8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800174e:	bf00      	nop
 8001750:	3738      	adds	r7, #56	; 0x38
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000090 	.word	0x20000090
 800175c:	a0000104 	.word	0xa0000104

08001760 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001774:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <HAL_FSMC_MspInit+0x88>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d131      	bne.n	80017e0 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800177c:	4b1a      	ldr	r3, [pc, #104]	; (80017e8 <HAL_FSMC_MspInit+0x88>)
 800177e:	2201      	movs	r2, #1
 8001780:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	603b      	str	r3, [r7, #0]
 8001786:	4b19      	ldr	r3, [pc, #100]	; (80017ec <HAL_FSMC_MspInit+0x8c>)
 8001788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800178a:	4a18      	ldr	r2, [pc, #96]	; (80017ec <HAL_FSMC_MspInit+0x8c>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6393      	str	r3, [r2, #56]	; 0x38
 8001792:	4b16      	ldr	r3, [pc, #88]	; (80017ec <HAL_FSMC_MspInit+0x8c>)
 8001794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	603b      	str	r3, [r7, #0]
 800179c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800179e:	f64f 7388 	movw	r3, #65416	; 0xff88
 80017a2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a4:	2302      	movs	r3, #2
 80017a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ac:	2303      	movs	r3, #3
 80017ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80017b0:	230c      	movs	r3, #12
 80017b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	4619      	mov	r1, r3
 80017b8:	480d      	ldr	r0, [pc, #52]	; (80017f0 <HAL_FSMC_MspInit+0x90>)
 80017ba:	f001 fcf9 	bl	80031b0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80017be:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80017c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c4:	2302      	movs	r3, #2
 80017c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017cc:	2303      	movs	r3, #3
 80017ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80017d0:	230c      	movs	r3, #12
 80017d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	4619      	mov	r1, r3
 80017d8:	4806      	ldr	r0, [pc, #24]	; (80017f4 <HAL_FSMC_MspInit+0x94>)
 80017da:	f001 fce9 	bl	80031b0 <HAL_GPIO_Init>
 80017de:	e000      	b.n	80017e2 <HAL_FSMC_MspInit+0x82>
    return;
 80017e0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000040 	.word	0x20000040
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40020c00 	.word	0x40020c00

080017f8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001800:	f7ff ffae 	bl	8001760 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08c      	sub	sp, #48	; 0x30
 8001810:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001812:	f107 031c 	add.w	r3, r7, #28
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	60da      	str	r2, [r3, #12]
 8001820:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
 8001826:	4b6f      	ldr	r3, [pc, #444]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	4a6e      	ldr	r2, [pc, #440]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 800182c:	f043 0310 	orr.w	r3, r3, #16
 8001830:	6313      	str	r3, [r2, #48]	; 0x30
 8001832:	4b6c      	ldr	r3, [pc, #432]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	f003 0310 	and.w	r3, r3, #16
 800183a:	61bb      	str	r3, [r7, #24]
 800183c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	4b68      	ldr	r3, [pc, #416]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a67      	ldr	r2, [pc, #412]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b65      	ldr	r3, [pc, #404]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0304 	and.w	r3, r3, #4
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	4b61      	ldr	r3, [pc, #388]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a60      	ldr	r2, [pc, #384]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b5e      	ldr	r3, [pc, #376]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a59      	ldr	r2, [pc, #356]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b57      	ldr	r3, [pc, #348]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	4b53      	ldr	r3, [pc, #332]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a52      	ldr	r2, [pc, #328]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 800189c:	f043 0308 	orr.w	r3, r3, #8
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b50      	ldr	r3, [pc, #320]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0308 	and.w	r3, r3, #8
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	4b4c      	ldr	r3, [pc, #304]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4a4b      	ldr	r2, [pc, #300]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b49      	ldr	r3, [pc, #292]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	603b      	str	r3, [r7, #0]
 80018ce:	4b45      	ldr	r3, [pc, #276]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4a44      	ldr	r2, [pc, #272]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4b42      	ldr	r3, [pc, #264]	; (80019e4 <MX_GPIO_Init+0x1d8>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	603b      	str	r3, [r7, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2170      	movs	r1, #112	; 0x70
 80018ea:	483f      	ldr	r0, [pc, #252]	; (80019e8 <MX_GPIO_Init+0x1dc>)
 80018ec:	f001 fdfc 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018f6:	483d      	ldr	r0, [pc, #244]	; (80019ec <MX_GPIO_Init+0x1e0>)
 80018f8:	f001 fdf6 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80018fc:	2200      	movs	r2, #0
 80018fe:	2140      	movs	r1, #64	; 0x40
 8001900:	483b      	ldr	r0, [pc, #236]	; (80019f0 <MX_GPIO_Init+0x1e4>)
 8001902:	f001 fdf1 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001906:	2200      	movs	r2, #0
 8001908:	f44f 7180 	mov.w	r1, #256	; 0x100
 800190c:	4839      	ldr	r0, [pc, #228]	; (80019f4 <MX_GPIO_Init+0x1e8>)
 800190e:	f001 fdeb 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	2108      	movs	r1, #8
 8001916:	4838      	ldr	r0, [pc, #224]	; (80019f8 <MX_GPIO_Init+0x1ec>)
 8001918:	f001 fde6 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800191c:	2370      	movs	r3, #112	; 0x70
 800191e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800192c:	f107 031c 	add.w	r3, r7, #28
 8001930:	4619      	mov	r1, r3
 8001932:	482d      	ldr	r0, [pc, #180]	; (80019e8 <MX_GPIO_Init+0x1dc>)
 8001934:	f001 fc3c 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001938:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800193c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2301      	movs	r3, #1
 8001940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	4619      	mov	r1, r3
 8001950:	4826      	ldr	r0, [pc, #152]	; (80019ec <MX_GPIO_Init+0x1e0>)
 8001952:	f001 fc2d 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001956:	23c0      	movs	r3, #192	; 0xc0
 8001958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001962:	f107 031c 	add.w	r3, r7, #28
 8001966:	4619      	mov	r1, r3
 8001968:	4822      	ldr	r0, [pc, #136]	; (80019f4 <MX_GPIO_Init+0x1e8>)
 800196a:	f001 fc21 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 800196e:	2330      	movs	r3, #48	; 0x30
 8001970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001972:	2300      	movs	r3, #0
 8001974:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	4619      	mov	r1, r3
 8001980:	481a      	ldr	r0, [pc, #104]	; (80019ec <MX_GPIO_Init+0x1e0>)
 8001982:	f001 fc15 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001986:	2340      	movs	r3, #64	; 0x40
 8001988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198a:	2301      	movs	r3, #1
 800198c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001992:	2300      	movs	r3, #0
 8001994:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001996:	f107 031c 	add.w	r3, r7, #28
 800199a:	4619      	mov	r1, r3
 800199c:	4814      	ldr	r0, [pc, #80]	; (80019f0 <MX_GPIO_Init+0x1e4>)
 800199e:	f001 fc07 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80019a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a8:	2301      	movs	r3, #1
 80019aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b0:	2300      	movs	r3, #0
 80019b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80019b4:	f107 031c 	add.w	r3, r7, #28
 80019b8:	4619      	mov	r1, r3
 80019ba:	480e      	ldr	r0, [pc, #56]	; (80019f4 <MX_GPIO_Init+0x1e8>)
 80019bc:	f001 fbf8 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80019c0:	2308      	movs	r3, #8
 80019c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c4:	2301      	movs	r3, #1
 80019c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80019d0:	f107 031c 	add.w	r3, r7, #28
 80019d4:	4619      	mov	r1, r3
 80019d6:	4808      	ldr	r0, [pc, #32]	; (80019f8 <MX_GPIO_Init+0x1ec>)
 80019d8:	f001 fbea 	bl	80031b0 <HAL_GPIO_Init>

}
 80019dc:	bf00      	nop
 80019de:	3730      	adds	r7, #48	; 0x30
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40020800 	.word	0x40020800
 80019f0:	40021800 	.word	0x40021800
 80019f4:	40020000 	.word	0x40020000
 80019f8:	40020c00 	.word	0x40020c00

080019fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a00:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a02:	4a13      	ldr	r2, [pc, #76]	; (8001a50 <MX_I2C1_Init+0x54>)
 8001a04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a06:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a08:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <MX_I2C1_Init+0x58>)
 8001a0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a0c:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a12:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a1e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a26:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a2c:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a38:	4804      	ldr	r0, [pc, #16]	; (8001a4c <MX_I2C1_Init+0x50>)
 8001a3a:	f001 fd89 	bl	8003550 <HAL_I2C_Init>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a44:	f000 fed0 	bl	80027e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	200000e0 	.word	0x200000e0
 8001a50:	40005400 	.word	0x40005400
 8001a54:	000186a0 	.word	0x000186a0

08001a58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	; 0x28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a60:	f107 0314 	add.w	r3, r7, #20
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a19      	ldr	r2, [pc, #100]	; (8001adc <HAL_I2C_MspInit+0x84>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d12b      	bne.n	8001ad2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <HAL_I2C_MspInit+0x88>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a17      	ldr	r2, [pc, #92]	; (8001ae0 <HAL_I2C_MspInit+0x88>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <HAL_I2C_MspInit+0x88>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a96:	23c0      	movs	r3, #192	; 0xc0
 8001a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a9a:	2312      	movs	r3, #18
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001aa6:	2304      	movs	r3, #4
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480c      	ldr	r0, [pc, #48]	; (8001ae4 <HAL_I2C_MspInit+0x8c>)
 8001ab2:	f001 fb7d 	bl	80031b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_I2C_MspInit+0x88>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	4a08      	ldr	r2, [pc, #32]	; (8001ae0 <HAL_I2C_MspInit+0x88>)
 8001ac0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac6:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <HAL_I2C_MspInit+0x88>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001ad2:	bf00      	nop
 8001ad4:	3728      	adds	r7, #40	; 0x28
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40005400 	.word	0x40005400
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40020400 	.word	0x40020400

08001ae8 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001af2:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <LCD_WR_REG+0x1c>)
 8001af4:	88fb      	ldrh	r3, [r7, #6]
 8001af6:	8013      	strh	r3, [r2, #0]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	600ffffe 	.word	0x600ffffe

08001b08 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001b12:	4a04      	ldr	r2, [pc, #16]	; (8001b24 <LCD_WR_DATA+0x1c>)
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	8053      	strh	r3, [r2, #2]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	600ffffe 	.word	0x600ffffe

08001b28 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <LCD_RD_DATA+0x20>)
 8001b30:	885b      	ldrh	r3, [r3, #2]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	b29b      	uxth	r3, r3
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	600ffffe 	.word	0x600ffffe

08001b4c <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4604      	mov	r4, r0
 8001b54:	4608      	mov	r0, r1
 8001b56:	4611      	mov	r1, r2
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4623      	mov	r3, r4
 8001b5c:	80fb      	strh	r3, [r7, #6]
 8001b5e:	4603      	mov	r3, r0
 8001b60:	80bb      	strh	r3, [r7, #4]
 8001b62:	460b      	mov	r3, r1
 8001b64:	807b      	strh	r3, [r7, #2]
 8001b66:	4613      	mov	r3, r2
 8001b68:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001b6a:	202a      	movs	r0, #42	; 0x2a
 8001b6c:	f7ff ffbc 	bl	8001ae8 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	0a1b      	lsrs	r3, r3, #8
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ffc6 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001b7c:	88fb      	ldrh	r3, [r7, #6]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ffc0 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001b88:	887b      	ldrh	r3, [r7, #2]
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff ffba 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001b94:	887b      	ldrh	r3, [r7, #2]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ffb4 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001ba0:	202b      	movs	r0, #43	; 0x2b
 8001ba2:	f7ff ffa1 	bl	8001ae8 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001ba6:	88bb      	ldrh	r3, [r7, #4]
 8001ba8:	0a1b      	lsrs	r3, r3, #8
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ffab 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001bb2:	88bb      	ldrh	r3, [r7, #4]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ffa5 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001bbe:	883b      	ldrh	r3, [r7, #0]
 8001bc0:	0a1b      	lsrs	r3, r3, #8
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff9f 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001bca:	883b      	ldrh	r3, [r7, #0]
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff ff99 	bl	8001b08 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001bd6:	202c      	movs	r0, #44	; 0x2c
 8001bd8:	f7ff ff86 	bl	8001ae8 <LCD_WR_REG>
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd90      	pop	{r4, r7, pc}

08001be4 <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8001bee:	88fb      	ldrh	r3, [r7, #6]
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8001bf8:	88fb      	ldrh	r3, [r7, #6]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <lcd_Clear+0x70>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <lcd_Clear+0x70>)
 8001c08:	885b      	ldrh	r3, [r3, #2]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2000      	movs	r0, #0
 8001c12:	f7ff ff9b 	bl	8001b4c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001c16:	2300      	movs	r3, #0
 8001c18:	81fb      	strh	r3, [r7, #14]
 8001c1a:	e011      	b.n	8001c40 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	81bb      	strh	r3, [r7, #12]
 8001c20:	e006      	b.n	8001c30 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff6f 	bl	8001b08 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001c2a:	89bb      	ldrh	r3, [r7, #12]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	81bb      	strh	r3, [r7, #12]
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <lcd_Clear+0x70>)
 8001c32:	885b      	ldrh	r3, [r3, #2]
 8001c34:	89ba      	ldrh	r2, [r7, #12]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d3f3      	bcc.n	8001c22 <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8001c3a:	89fb      	ldrh	r3, [r7, #14]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	81fb      	strh	r3, [r7, #14]
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <lcd_Clear+0x70>)
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	89fa      	ldrh	r2, [r7, #14]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d3e8      	bcc.n	8001c1c <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8001c4a:	bf00      	nop
 8001c4c:	bf00      	nop
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000134 	.word	0x20000134

08001c58 <lcd_DrawPoint>:
		}
	}
}

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
 8001c62:	460b      	mov	r3, r1
 8001c64:	80bb      	strh	r3, [r7, #4]
 8001c66:	4613      	mov	r3, r2
 8001c68:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8001c6a:	88bb      	ldrh	r3, [r7, #4]
 8001c6c:	88fa      	ldrh	r2, [r7, #6]
 8001c6e:	88b9      	ldrh	r1, [r7, #4]
 8001c70:	88f8      	ldrh	r0, [r7, #6]
 8001c72:	f7ff ff6b 	bl	8001b4c <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001c76:	887b      	ldrh	r3, [r7, #2]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff ff45 	bl	8001b08 <LCD_WR_DATA>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001c88:	b590      	push	{r4, r7, lr}
 8001c8a:	b087      	sub	sp, #28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4604      	mov	r4, r0
 8001c90:	4608      	mov	r0, r1
 8001c92:	4611      	mov	r1, r2
 8001c94:	461a      	mov	r2, r3
 8001c96:	4623      	mov	r3, r4
 8001c98:	80fb      	strh	r3, [r7, #6]
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	80bb      	strh	r3, [r7, #4]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	70fb      	strb	r3, [r7, #3]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001cae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cb2:	085b      	lsrs	r3, r3, #1
 8001cb4:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	08db      	lsrs	r3, r3, #3
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	bf14      	ite	ne
 8001cca:	2301      	movne	r3, #1
 8001ccc:	2300      	moveq	r3, #0
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4413      	add	r3, r2
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	fb12 f303 	smulbb	r3, r2, r3
 8001cde:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	3b20      	subs	r3, #32
 8001ce4:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	88fb      	ldrh	r3, [r7, #6]
 8001cec:	4413      	add	r3, r2
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	b29c      	uxth	r4, r3
 8001cf4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	88bb      	ldrh	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	3b01      	subs	r3, #1
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	88b9      	ldrh	r1, [r7, #4]
 8001d06:	88f8      	ldrh	r0, [r7, #6]
 8001d08:	4622      	mov	r2, r4
 8001d0a:	f7ff ff1f 	bl	8001b4c <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001d0e:	2300      	movs	r3, #0
 8001d10:	827b      	strh	r3, [r7, #18]
 8001d12:	e07a      	b.n	8001e0a <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001d14:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d18:	2b0c      	cmp	r3, #12
 8001d1a:	d028      	beq.n	8001d6e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8001d1c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d20:	2b10      	cmp	r3, #16
 8001d22:	d108      	bne.n	8001d36 <lcd_ShowChar+0xae>
 8001d24:	78fa      	ldrb	r2, [r7, #3]
 8001d26:	8a7b      	ldrh	r3, [r7, #18]
 8001d28:	493c      	ldr	r1, [pc, #240]	; (8001e1c <lcd_ShowChar+0x194>)
 8001d2a:	0112      	lsls	r2, r2, #4
 8001d2c:	440a      	add	r2, r1
 8001d2e:	4413      	add	r3, r2
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	75fb      	strb	r3, [r7, #23]
 8001d34:	e01b      	b.n	8001d6e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8001d36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d3a:	2b18      	cmp	r3, #24
 8001d3c:	d10b      	bne.n	8001d56 <lcd_ShowChar+0xce>
 8001d3e:	78fa      	ldrb	r2, [r7, #3]
 8001d40:	8a79      	ldrh	r1, [r7, #18]
 8001d42:	4837      	ldr	r0, [pc, #220]	; (8001e20 <lcd_ShowChar+0x198>)
 8001d44:	4613      	mov	r3, r2
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	4413      	add	r3, r2
 8001d4a:	011b      	lsls	r3, r3, #4
 8001d4c:	4403      	add	r3, r0
 8001d4e:	440b      	add	r3, r1
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	75fb      	strb	r3, [r7, #23]
 8001d54:	e00b      	b.n	8001d6e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8001d56:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d5a:	2b20      	cmp	r3, #32
 8001d5c:	d15a      	bne.n	8001e14 <lcd_ShowChar+0x18c>
 8001d5e:	78fa      	ldrb	r2, [r7, #3]
 8001d60:	8a7b      	ldrh	r3, [r7, #18]
 8001d62:	4930      	ldr	r1, [pc, #192]	; (8001e24 <lcd_ShowChar+0x19c>)
 8001d64:	0192      	lsls	r2, r2, #6
 8001d66:	440a      	add	r2, r1
 8001d68:	4413      	add	r3, r2
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	75bb      	strb	r3, [r7, #22]
 8001d72:	e044      	b.n	8001dfe <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001d74:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d120      	bne.n	8001dbe <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001d7c:	7dfa      	ldrb	r2, [r7, #23]
 8001d7e:	7dbb      	ldrb	r3, [r7, #22]
 8001d80:	fa42 f303 	asr.w	r3, r2, r3
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d004      	beq.n	8001d96 <lcd_ShowChar+0x10e>
 8001d8c:	883b      	ldrh	r3, [r7, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff feba 	bl	8001b08 <LCD_WR_DATA>
 8001d94:	e003      	b.n	8001d9e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001d96:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff feb5 	bl	8001b08 <LCD_WR_DATA>
				m++;
 8001d9e:	7d7b      	ldrb	r3, [r7, #21]
 8001da0:	3301      	adds	r3, #1
 8001da2:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001da4:	7d7b      	ldrb	r3, [r7, #21]
 8001da6:	7bfa      	ldrb	r2, [r7, #15]
 8001da8:	fbb3 f1f2 	udiv	r1, r3, r2
 8001dac:	fb02 f201 	mul.w	r2, r2, r1
 8001db0:	1a9b      	subs	r3, r3, r2
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d11f      	bne.n	8001df8 <lcd_ShowChar+0x170>
				{
					m=0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	757b      	strb	r3, [r7, #21]
					break;
 8001dbc:	e022      	b.n	8001e04 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001dbe:	7dfa      	ldrb	r2, [r7, #23]
 8001dc0:	7dbb      	ldrb	r3, [r7, #22]
 8001dc2:	fa42 f303 	asr.w	r3, r2, r3
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <lcd_ShowChar+0x152>
 8001dce:	883a      	ldrh	r2, [r7, #0]
 8001dd0:	88b9      	ldrh	r1, [r7, #4]
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff3f 	bl	8001c58 <lcd_DrawPoint>
				x++;
 8001dda:	88fb      	ldrh	r3, [r7, #6]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001de0:	88fa      	ldrh	r2, [r7, #6]
 8001de2:	8a3b      	ldrh	r3, [r7, #16]
 8001de4:	1ad2      	subs	r2, r2, r3
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d105      	bne.n	8001df8 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001dec:	8a3b      	ldrh	r3, [r7, #16]
 8001dee:	80fb      	strh	r3, [r7, #6]
					y++;
 8001df0:	88bb      	ldrh	r3, [r7, #4]
 8001df2:	3301      	adds	r3, #1
 8001df4:	80bb      	strh	r3, [r7, #4]
					break;
 8001df6:	e005      	b.n	8001e04 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001df8:	7dbb      	ldrb	r3, [r7, #22]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	75bb      	strb	r3, [r7, #22]
 8001dfe:	7dbb      	ldrb	r3, [r7, #22]
 8001e00:	2b07      	cmp	r3, #7
 8001e02:	d9b7      	bls.n	8001d74 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001e04:	8a7b      	ldrh	r3, [r7, #18]
 8001e06:	3301      	adds	r3, #1
 8001e08:	827b      	strh	r3, [r7, #18]
 8001e0a:	8a7a      	ldrh	r2, [r7, #18]
 8001e0c:	89bb      	ldrh	r3, [r7, #12]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d380      	bcc.n	8001d14 <lcd_ShowChar+0x8c>
 8001e12:	e000      	b.n	8001e16 <lcd_ShowChar+0x18e>
		else return;
 8001e14:	bf00      	nop
				}
			}
		}
	}
}
 8001e16:	371c      	adds	r7, #28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd90      	pop	{r4, r7, pc}
 8001e1c:	080067c8 	.word	0x080067c8
 8001e20:	08006db8 	.word	0x08006db8
 8001e24:	08007f88 	.word	0x08007f88

08001e28 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	460a      	mov	r2, r1
 8001e32:	71fb      	strb	r3, [r7, #7]
 8001e34:	4613      	mov	r3, r2
 8001e36:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001e3c:	e004      	b.n	8001e48 <mypow+0x20>
 8001e3e:	79fa      	ldrb	r2, [r7, #7]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	fb02 f303 	mul.w	r3, r2, r3
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	79bb      	ldrb	r3, [r7, #6]
 8001e4a:	1e5a      	subs	r2, r3, #1
 8001e4c:	71ba      	strb	r2, [r7, #6]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d1f5      	bne.n	8001e3e <mypow+0x16>
	return result;
 8001e52:	68fb      	ldr	r3, [r7, #12]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001e60:	b590      	push	{r4, r7, lr}
 8001e62:	b089      	sub	sp, #36	; 0x24
 8001e64:	af04      	add	r7, sp, #16
 8001e66:	4604      	mov	r4, r0
 8001e68:	4608      	mov	r0, r1
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4623      	mov	r3, r4
 8001e70:	80fb      	strh	r3, [r7, #6]
 8001e72:	4603      	mov	r3, r0
 8001e74:	80bb      	strh	r3, [r7, #4]
 8001e76:	460b      	mov	r3, r1
 8001e78:	807b      	strh	r3, [r7, #2]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001e82:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e86:	085b      	lsrs	r3, r3, #1
 8001e88:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	73fb      	strb	r3, [r7, #15]
 8001e8e:	e059      	b.n	8001f44 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001e90:	887c      	ldrh	r4, [r7, #2]
 8001e92:	787a      	ldrb	r2, [r7, #1]
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	200a      	movs	r0, #10
 8001ea2:	f7ff ffc1 	bl	8001e28 <mypow>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	fbb4 f1f3 	udiv	r1, r4, r3
 8001eac:	4b2a      	ldr	r3, [pc, #168]	; (8001f58 <lcd_ShowIntNum+0xf8>)
 8001eae:	fba3 2301 	umull	r2, r3, r3, r1
 8001eb2:	08da      	lsrs	r2, r3, #3
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	1aca      	subs	r2, r1, r3
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001ec2:	7bbb      	ldrb	r3, [r7, #14]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d121      	bne.n	8001f0c <lcd_ShowIntNum+0xac>
 8001ec8:	7bfa      	ldrb	r2, [r7, #15]
 8001eca:	787b      	ldrb	r3, [r7, #1]
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	da1c      	bge.n	8001f0c <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001ed2:	7b3b      	ldrb	r3, [r7, #12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d117      	bne.n	8001f08 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	7b7b      	ldrb	r3, [r7, #13]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	fb12 f303 	smulbb	r3, r2, r3
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	88fb      	ldrh	r3, [r7, #6]
 8001ee8:	4413      	add	r3, r2
 8001eea:	b298      	uxth	r0, r3
 8001eec:	8c3a      	ldrh	r2, [r7, #32]
 8001eee:	88b9      	ldrh	r1, [r7, #4]
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	9302      	str	r3, [sp, #8]
 8001ef4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	4613      	mov	r3, r2
 8001f00:	2220      	movs	r2, #32
 8001f02:	f7ff fec1 	bl	8001c88 <lcd_ShowChar>
				continue;
 8001f06:	e01a      	b.n	8001f3e <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	7b7b      	ldrb	r3, [r7, #13]
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	fb12 f303 	smulbb	r3, r2, r3
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	b298      	uxth	r0, r3
 8001f20:	7b3b      	ldrb	r3, [r7, #12]
 8001f22:	3330      	adds	r3, #48	; 0x30
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	8c3c      	ldrh	r4, [r7, #32]
 8001f28:	88b9      	ldrh	r1, [r7, #4]
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	9302      	str	r3, [sp, #8]
 8001f2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	4623      	mov	r3, r4
 8001f3a:	f7ff fea5 	bl	8001c88 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	3301      	adds	r3, #1
 8001f42:	73fb      	strb	r3, [r7, #15]
 8001f44:	7bfa      	ldrb	r2, [r7, #15]
 8001f46:	787b      	ldrb	r3, [r7, #1]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d3a1      	bcc.n	8001e90 <lcd_ShowIntNum+0x30>
	}
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd90      	pop	{r4, r7, pc}
 8001f56:	bf00      	nop
 8001f58:	cccccccd 	.word	0xcccccccd

08001f5c <lcd_ShowPicture>:
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
	}
}

void lcd_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[]) //code of picture
{
 8001f5c:	b590      	push	{r4, r7, lr}
 8001f5e:	b087      	sub	sp, #28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4604      	mov	r4, r0
 8001f64:	4608      	mov	r0, r1
 8001f66:	4611      	mov	r1, r2
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4623      	mov	r3, r4
 8001f6c:	80fb      	strh	r3, [r7, #6]
 8001f6e:	4603      	mov	r3, r0
 8001f70:	80bb      	strh	r3, [r7, #4]
 8001f72:	460b      	mov	r3, r1
 8001f74:	807b      	strh	r3, [r7, #2]
 8001f76:	4613      	mov	r3, r2
 8001f78:	803b      	strh	r3, [r7, #0]
	uint8_t picH,picL;
	uint16_t i,j;
	uint32_t k=0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
	lcd_AddressSet(x,y,x+length-1,y+width-1);
 8001f7e:	88fa      	ldrh	r2, [r7, #6]
 8001f80:	887b      	ldrh	r3, [r7, #2]
 8001f82:	4413      	add	r3, r2
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	3b01      	subs	r3, #1
 8001f88:	b29c      	uxth	r4, r3
 8001f8a:	88ba      	ldrh	r2, [r7, #4]
 8001f8c:	883b      	ldrh	r3, [r7, #0]
 8001f8e:	4413      	add	r3, r2
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	88b9      	ldrh	r1, [r7, #4]
 8001f98:	88f8      	ldrh	r0, [r7, #6]
 8001f9a:	4622      	mov	r2, r4
 8001f9c:	f7ff fdd6 	bl	8001b4c <lcd_AddressSet>
	for(i=0;i<length;i++)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	82fb      	strh	r3, [r7, #22]
 8001fa4:	e027      	b.n	8001ff6 <lcd_ShowPicture+0x9a>
	{
		for(j=0;j<width;j++)
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	82bb      	strh	r3, [r7, #20]
 8001faa:	e01d      	b.n	8001fe8 <lcd_ShowPicture+0x8c>
		{
			picH=pic[k*2];
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fb2:	4413      	add	r3, r2
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	73fb      	strb	r3, [r7, #15]
			picL=pic[k*2+1];
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fc0:	4413      	add	r3, r2
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH<<8|picL);
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	b21a      	sxth	r2, r3
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b21b      	sxth	r3, r3
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fd96 	bl	8001b08 <LCD_WR_DATA>
			k++;
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	613b      	str	r3, [r7, #16]
		for(j=0;j<width;j++)
 8001fe2:	8abb      	ldrh	r3, [r7, #20]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	82bb      	strh	r3, [r7, #20]
 8001fe8:	8aba      	ldrh	r2, [r7, #20]
 8001fea:	883b      	ldrh	r3, [r7, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d3dd      	bcc.n	8001fac <lcd_ShowPicture+0x50>
	for(i=0;i<length;i++)
 8001ff0:	8afb      	ldrh	r3, [r7, #22]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	82fb      	strh	r3, [r7, #22]
 8001ff6:	8afa      	ldrh	r2, [r7, #22]
 8001ff8:	887b      	ldrh	r3, [r7, #2]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d3d3      	bcc.n	8001fa6 <lcd_ShowPicture+0x4a>
		}
	}
}
 8001ffe:	bf00      	nop
 8002000:	bf00      	nop
 8002002:	371c      	adds	r7, #28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd90      	pop	{r4, r7, pc}

08002008 <lcd_SetDir>:


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	b2db      	uxtb	r3, r3
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d007      	beq.n	8002032 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <lcd_SetDir+0x44>)
 8002024:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002028:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800202a:	4b08      	ldr	r3, [pc, #32]	; (800204c <lcd_SetDir+0x44>)
 800202c:	22f0      	movs	r2, #240	; 0xf0
 800202e:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002030:	e006      	b.n	8002040 <lcd_SetDir+0x38>
		lcddev.width=240;
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <lcd_SetDir+0x44>)
 8002034:	22f0      	movs	r2, #240	; 0xf0
 8002036:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8002038:	4b04      	ldr	r3, [pc, #16]	; (800204c <lcd_SetDir+0x44>)
 800203a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800203e:	805a      	strh	r2, [r3, #2]
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	20000134 	.word	0x20000134

08002050 <lcd_init>:


void lcd_init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002054:	2200      	movs	r2, #0
 8002056:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800205a:	48aa      	ldr	r0, [pc, #680]	; (8002304 <lcd_init+0x2b4>)
 800205c:	f001 fa44 	bl	80034e8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002060:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002064:	f000 fedc 	bl	8002e20 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002068:	2201      	movs	r2, #1
 800206a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800206e:	48a5      	ldr	r0, [pc, #660]	; (8002304 <lcd_init+0x2b4>)
 8002070:	f001 fa3a 	bl	80034e8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002074:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002078:	f000 fed2 	bl	8002e20 <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 800207c:	2000      	movs	r0, #0
 800207e:	f7ff ffc3 	bl	8002008 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8002082:	20d3      	movs	r0, #211	; 0xd3
 8002084:	f7ff fd30 	bl	8001ae8 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8002088:	f7ff fd4e 	bl	8001b28 <LCD_RD_DATA>
 800208c:	4603      	mov	r3, r0
 800208e:	461a      	mov	r2, r3
 8002090:	4b9d      	ldr	r3, [pc, #628]	; (8002308 <lcd_init+0x2b8>)
 8002092:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002094:	f7ff fd48 	bl	8001b28 <LCD_RD_DATA>
 8002098:	4603      	mov	r3, r0
 800209a:	461a      	mov	r2, r3
 800209c:	4b9a      	ldr	r3, [pc, #616]	; (8002308 <lcd_init+0x2b8>)
 800209e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80020a0:	f7ff fd42 	bl	8001b28 <LCD_RD_DATA>
 80020a4:	4603      	mov	r3, r0
 80020a6:	461a      	mov	r2, r3
 80020a8:	4b97      	ldr	r3, [pc, #604]	; (8002308 <lcd_init+0x2b8>)
 80020aa:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 80020ac:	4b96      	ldr	r3, [pc, #600]	; (8002308 <lcd_init+0x2b8>)
 80020ae:	889b      	ldrh	r3, [r3, #4]
 80020b0:	021b      	lsls	r3, r3, #8
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	4b94      	ldr	r3, [pc, #592]	; (8002308 <lcd_init+0x2b8>)
 80020b6:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 80020b8:	f7ff fd36 	bl	8001b28 <LCD_RD_DATA>
 80020bc:	4603      	mov	r3, r0
 80020be:	461a      	mov	r2, r3
 80020c0:	4b91      	ldr	r3, [pc, #580]	; (8002308 <lcd_init+0x2b8>)
 80020c2:	889b      	ldrh	r3, [r3, #4]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	4b8f      	ldr	r3, [pc, #572]	; (8002308 <lcd_init+0x2b8>)
 80020ca:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80020cc:	20cf      	movs	r0, #207	; 0xcf
 80020ce:	f7ff fd0b 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f7ff fd18 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80020d8:	20c1      	movs	r0, #193	; 0xc1
 80020da:	f7ff fd15 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80020de:	2030      	movs	r0, #48	; 0x30
 80020e0:	f7ff fd12 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80020e4:	20ed      	movs	r0, #237	; 0xed
 80020e6:	f7ff fcff 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80020ea:	2064      	movs	r0, #100	; 0x64
 80020ec:	f7ff fd0c 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80020f0:	2003      	movs	r0, #3
 80020f2:	f7ff fd09 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80020f6:	2012      	movs	r0, #18
 80020f8:	f7ff fd06 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80020fc:	2081      	movs	r0, #129	; 0x81
 80020fe:	f7ff fd03 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002102:	20e8      	movs	r0, #232	; 0xe8
 8002104:	f7ff fcf0 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002108:	2085      	movs	r0, #133	; 0x85
 800210a:	f7ff fcfd 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800210e:	2010      	movs	r0, #16
 8002110:	f7ff fcfa 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002114:	207a      	movs	r0, #122	; 0x7a
 8002116:	f7ff fcf7 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800211a:	20cb      	movs	r0, #203	; 0xcb
 800211c:	f7ff fce4 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002120:	2039      	movs	r0, #57	; 0x39
 8002122:	f7ff fcf1 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002126:	202c      	movs	r0, #44	; 0x2c
 8002128:	f7ff fcee 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800212c:	2000      	movs	r0, #0
 800212e:	f7ff fceb 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002132:	2034      	movs	r0, #52	; 0x34
 8002134:	f7ff fce8 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002138:	2002      	movs	r0, #2
 800213a:	f7ff fce5 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800213e:	20f7      	movs	r0, #247	; 0xf7
 8002140:	f7ff fcd2 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002144:	2020      	movs	r0, #32
 8002146:	f7ff fcdf 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800214a:	20ea      	movs	r0, #234	; 0xea
 800214c:	f7ff fccc 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002150:	2000      	movs	r0, #0
 8002152:	f7ff fcd9 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002156:	2000      	movs	r0, #0
 8002158:	f7ff fcd6 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 800215c:	20c0      	movs	r0, #192	; 0xc0
 800215e:	f7ff fcc3 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002162:	201b      	movs	r0, #27
 8002164:	f7ff fcd0 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002168:	20c1      	movs	r0, #193	; 0xc1
 800216a:	f7ff fcbd 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800216e:	2001      	movs	r0, #1
 8002170:	f7ff fcca 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002174:	20c5      	movs	r0, #197	; 0xc5
 8002176:	f7ff fcb7 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800217a:	2030      	movs	r0, #48	; 0x30
 800217c:	f7ff fcc4 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002180:	2030      	movs	r0, #48	; 0x30
 8002182:	f7ff fcc1 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002186:	20c7      	movs	r0, #199	; 0xc7
 8002188:	f7ff fcae 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 800218c:	20b7      	movs	r0, #183	; 0xb7
 800218e:	f7ff fcbb 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002192:	2036      	movs	r0, #54	; 0x36
 8002194:	f7ff fca8 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 8002198:	2008      	movs	r0, #8
 800219a:	f7ff fcb5 	bl	8001b08 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 800219e:	203a      	movs	r0, #58	; 0x3a
 80021a0:	f7ff fca2 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80021a4:	2055      	movs	r0, #85	; 0x55
 80021a6:	f7ff fcaf 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80021aa:	20b1      	movs	r0, #177	; 0xb1
 80021ac:	f7ff fc9c 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7ff fca9 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80021b6:	201a      	movs	r0, #26
 80021b8:	f7ff fca6 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80021bc:	20b6      	movs	r0, #182	; 0xb6
 80021be:	f7ff fc93 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80021c2:	200a      	movs	r0, #10
 80021c4:	f7ff fca0 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80021c8:	20a2      	movs	r0, #162	; 0xa2
 80021ca:	f7ff fc9d 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80021ce:	20f2      	movs	r0, #242	; 0xf2
 80021d0:	f7ff fc8a 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021d4:	2000      	movs	r0, #0
 80021d6:	f7ff fc97 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80021da:	2026      	movs	r0, #38	; 0x26
 80021dc:	f7ff fc84 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80021e0:	2001      	movs	r0, #1
 80021e2:	f7ff fc91 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80021e6:	20e0      	movs	r0, #224	; 0xe0
 80021e8:	f7ff fc7e 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80021ec:	200f      	movs	r0, #15
 80021ee:	f7ff fc8b 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80021f2:	202a      	movs	r0, #42	; 0x2a
 80021f4:	f7ff fc88 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80021f8:	2028      	movs	r0, #40	; 0x28
 80021fa:	f7ff fc85 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80021fe:	2008      	movs	r0, #8
 8002200:	f7ff fc82 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002204:	200e      	movs	r0, #14
 8002206:	f7ff fc7f 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800220a:	2008      	movs	r0, #8
 800220c:	f7ff fc7c 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002210:	2054      	movs	r0, #84	; 0x54
 8002212:	f7ff fc79 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8002216:	20a9      	movs	r0, #169	; 0xa9
 8002218:	f7ff fc76 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 800221c:	2043      	movs	r0, #67	; 0x43
 800221e:	f7ff fc73 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002222:	200a      	movs	r0, #10
 8002224:	f7ff fc70 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002228:	200f      	movs	r0, #15
 800222a:	f7ff fc6d 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800222e:	2000      	movs	r0, #0
 8002230:	f7ff fc6a 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002234:	2000      	movs	r0, #0
 8002236:	f7ff fc67 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800223a:	2000      	movs	r0, #0
 800223c:	f7ff fc64 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002240:	2000      	movs	r0, #0
 8002242:	f7ff fc61 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8002246:	20e1      	movs	r0, #225	; 0xe1
 8002248:	f7ff fc4e 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800224c:	2000      	movs	r0, #0
 800224e:	f7ff fc5b 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002252:	2015      	movs	r0, #21
 8002254:	f7ff fc58 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002258:	2017      	movs	r0, #23
 800225a:	f7ff fc55 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800225e:	2007      	movs	r0, #7
 8002260:	f7ff fc52 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002264:	2011      	movs	r0, #17
 8002266:	f7ff fc4f 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800226a:	2006      	movs	r0, #6
 800226c:	f7ff fc4c 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002270:	202b      	movs	r0, #43	; 0x2b
 8002272:	f7ff fc49 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002276:	2056      	movs	r0, #86	; 0x56
 8002278:	f7ff fc46 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 800227c:	203c      	movs	r0, #60	; 0x3c
 800227e:	f7ff fc43 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002282:	2005      	movs	r0, #5
 8002284:	f7ff fc40 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002288:	2010      	movs	r0, #16
 800228a:	f7ff fc3d 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800228e:	200f      	movs	r0, #15
 8002290:	f7ff fc3a 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002294:	203f      	movs	r0, #63	; 0x3f
 8002296:	f7ff fc37 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800229a:	203f      	movs	r0, #63	; 0x3f
 800229c:	f7ff fc34 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80022a0:	200f      	movs	r0, #15
 80022a2:	f7ff fc31 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80022a6:	202b      	movs	r0, #43	; 0x2b
 80022a8:	f7ff fc1e 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022ac:	2000      	movs	r0, #0
 80022ae:	f7ff fc2b 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022b2:	2000      	movs	r0, #0
 80022b4:	f7ff fc28 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80022b8:	2001      	movs	r0, #1
 80022ba:	f7ff fc25 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80022be:	203f      	movs	r0, #63	; 0x3f
 80022c0:	f7ff fc22 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80022c4:	202a      	movs	r0, #42	; 0x2a
 80022c6:	f7ff fc0f 	bl	8001ae8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7ff fc1c 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f7ff fc19 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7ff fc16 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80022dc:	20ef      	movs	r0, #239	; 0xef
 80022de:	f7ff fc13 	bl	8001b08 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80022e2:	2011      	movs	r0, #17
 80022e4:	f7ff fc00 	bl	8001ae8 <LCD_WR_REG>
	HAL_Delay(120);
 80022e8:	2078      	movs	r0, #120	; 0x78
 80022ea:	f000 fd99 	bl	8002e20 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80022ee:	2029      	movs	r0, #41	; 0x29
 80022f0:	f7ff fbfa 	bl	8001ae8 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80022f4:	2201      	movs	r2, #1
 80022f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022fa:	4804      	ldr	r0, [pc, #16]	; (800230c <lcd_init+0x2bc>)
 80022fc:	f001 f8f4 	bl	80034e8 <HAL_GPIO_WritePin>
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40020800 	.word	0x40020800
 8002308:	20000134 	.word	0x20000134
 800230c:	40020000 	.word	0x40020000

08002310 <_draw_circle_8>:

void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
 800231c:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	b29a      	uxth	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	b29b      	uxth	r3, r3
 8002326:	4413      	add	r3, r2
 8002328:	b298      	uxth	r0, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	b29a      	uxth	r2, r3
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	b29b      	uxth	r3, r3
 8002332:	4413      	add	r3, r2
 8002334:	b29b      	uxth	r3, r3
 8002336:	8b3a      	ldrh	r2, [r7, #24]
 8002338:	4619      	mov	r1, r3
 800233a:	f7ff fc8d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	b29a      	uxth	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	b29b      	uxth	r3, r3
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	b298      	uxth	r0, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	b29a      	uxth	r2, r3
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b29b      	uxth	r3, r3
 8002352:	4413      	add	r3, r2
 8002354:	b29b      	uxth	r3, r3
 8002356:	8b3a      	ldrh	r2, [r7, #24]
 8002358:	4619      	mov	r1, r3
 800235a:	f7ff fc7d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	b29a      	uxth	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	b29b      	uxth	r3, r3
 8002366:	4413      	add	r3, r2
 8002368:	b298      	uxth	r0, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	b29a      	uxth	r2, r3
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	b29b      	uxth	r3, r3
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	b29b      	uxth	r3, r3
 8002376:	8b3a      	ldrh	r2, [r7, #24]
 8002378:	4619      	mov	r1, r3
 800237a:	f7ff fc6d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	b29a      	uxth	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	b29b      	uxth	r3, r3
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	b298      	uxth	r0, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	b29a      	uxth	r2, r3
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	b29b      	uxth	r3, r3
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	b29b      	uxth	r3, r3
 8002396:	8b3a      	ldrh	r2, [r7, #24]
 8002398:	4619      	mov	r1, r3
 800239a:	f7ff fc5d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	4413      	add	r3, r2
 80023a8:	b298      	uxth	r0, r3
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	4413      	add	r3, r2
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	8b3a      	ldrh	r2, [r7, #24]
 80023b8:	4619      	mov	r1, r3
 80023ba:	f7ff fc4d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	b298      	uxth	r0, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	4413      	add	r3, r2
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	8b3a      	ldrh	r2, [r7, #24]
 80023d8:	4619      	mov	r1, r3
 80023da:	f7ff fc3d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	4413      	add	r3, r2
 80023e8:	b298      	uxth	r0, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	8b3a      	ldrh	r2, [r7, #24]
 80023f8:	4619      	mov	r1, r3
 80023fa:	f7ff fc2d 	bl	8001c58 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	b29a      	uxth	r2, r3
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	b29b      	uxth	r3, r3
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	b298      	uxth	r0, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	b29a      	uxth	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	b29b      	uxth	r3, r3
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	b29b      	uxth	r3, r3
 8002416:	8b3a      	ldrh	r2, [r7, #24]
 8002418:	4619      	mov	r1, r3
 800241a:	f7ff fc1d 	bl	8001c58 <lcd_DrawPoint>
}
 800241e:	bf00      	nop
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b08a      	sub	sp, #40	; 0x28
 800242a:	af02      	add	r7, sp, #8
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	60b9      	str	r1, [r7, #8]
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	4613      	mov	r3, r2
 8002434:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	f1c3 0303 	rsb	r3, r3, #3
 8002446:	613b      	str	r3, [r7, #16]


	if (fill)
 8002448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244a:	2b00      	cmp	r3, #0
 800244c:	d04f      	beq.n	80024ee <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 800244e:	e029      	b.n	80024a4 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	e00a      	b.n	800246c <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7ff ff55 	bl	8002310 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	3301      	adds	r3, #1
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	429a      	cmp	r2, r3
 8002472:	ddf0      	ble.n	8002456 <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	2b00      	cmp	r3, #0
 8002478:	da06      	bge.n	8002488 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	009a      	lsls	r2, r3, #2
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	4413      	add	r3, r2
 8002482:	3306      	adds	r3, #6
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	e00a      	b.n	800249e <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	009a      	lsls	r2, r3, #2
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4413      	add	r3, r2
 8002494:	330a      	adds	r3, #10
 8002496:	613b      	str	r3, [r7, #16]
				y--;
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	3b01      	subs	r3, #1
 800249c:	61bb      	str	r3, [r7, #24]
			}
			x++;
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	3301      	adds	r3, #1
 80024a2:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80024a4:	69fa      	ldr	r2, [r7, #28]
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	ddd1      	ble.n	8002450 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80024ac:	e023      	b.n	80024f6 <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80024ae:	88fb      	ldrh	r3, [r7, #6]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	69fa      	ldr	r2, [r7, #28]
 80024b6:	68b9      	ldr	r1, [r7, #8]
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f7ff ff29 	bl	8002310 <_draw_circle_8>
			if (d < 0) {
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	da06      	bge.n	80024d2 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	009a      	lsls	r2, r3, #2
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	4413      	add	r3, r2
 80024cc:	3306      	adds	r3, #6
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	e00a      	b.n	80024e8 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 80024d2:	69fa      	ldr	r2, [r7, #28]
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	009a      	lsls	r2, r3, #2
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	4413      	add	r3, r2
 80024de:	330a      	adds	r3, #10
 80024e0:	613b      	str	r3, [r7, #16]
				y--;
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	3b01      	subs	r3, #1
 80024e6:	61bb      	str	r3, [r7, #24]
			x++;
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	3301      	adds	r3, #1
 80024ec:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	dddb      	ble.n	80024ae <lcd_DrawCircle+0x88>
}
 80024f6:	bf00      	nop
 80024f8:	3720      	adds	r7, #32
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002504:	2201      	movs	r2, #1
 8002506:	2140      	movs	r1, #64	; 0x40
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <led7_init+0x14>)
 800250a:	f000 ffed 	bl	80034e8 <HAL_GPIO_WritePin>
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40021800 	.word	0x40021800

08002518 <led7_Scan>:

void led7_Scan(){
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 800251c:	4b3f      	ldr	r3, [pc, #252]	; (800261c <led7_Scan+0x104>)
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	b2db      	uxtb	r3, r3
 8002522:	b29a      	uxth	r2, r3
 8002524:	4b3d      	ldr	r3, [pc, #244]	; (800261c <led7_Scan+0x104>)
 8002526:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002528:	4b3d      	ldr	r3, [pc, #244]	; (8002620 <led7_Scan+0x108>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a3d      	ldr	r2, [pc, #244]	; (8002624 <led7_Scan+0x10c>)
 800252e:	5cd3      	ldrb	r3, [r2, r3]
 8002530:	021b      	lsls	r3, r3, #8
 8002532:	b21a      	sxth	r2, r3
 8002534:	4b39      	ldr	r3, [pc, #228]	; (800261c <led7_Scan+0x104>)
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	b21b      	sxth	r3, r3
 800253a:	4313      	orrs	r3, r2
 800253c:	b21b      	sxth	r3, r3
 800253e:	b29a      	uxth	r2, r3
 8002540:	4b36      	ldr	r3, [pc, #216]	; (800261c <led7_Scan+0x104>)
 8002542:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002544:	4b36      	ldr	r3, [pc, #216]	; (8002620 <led7_Scan+0x108>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b03      	cmp	r3, #3
 800254a:	d847      	bhi.n	80025dc <led7_Scan+0xc4>
 800254c:	a201      	add	r2, pc, #4	; (adr r2, 8002554 <led7_Scan+0x3c>)
 800254e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002552:	bf00      	nop
 8002554:	08002565 	.word	0x08002565
 8002558:	08002583 	.word	0x08002583
 800255c:	080025a1 	.word	0x080025a1
 8002560:	080025bf 	.word	0x080025bf
	case 0:
		spi_buffer |= 0x00b0;
 8002564:	4b2d      	ldr	r3, [pc, #180]	; (800261c <led7_Scan+0x104>)
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800256c:	b29a      	uxth	r2, r3
 800256e:	4b2b      	ldr	r3, [pc, #172]	; (800261c <led7_Scan+0x104>)
 8002570:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002572:	4b2a      	ldr	r3, [pc, #168]	; (800261c <led7_Scan+0x104>)
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800257a:	b29a      	uxth	r2, r3
 800257c:	4b27      	ldr	r3, [pc, #156]	; (800261c <led7_Scan+0x104>)
 800257e:	801a      	strh	r2, [r3, #0]
		break;
 8002580:	e02d      	b.n	80025de <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002582:	4b26      	ldr	r3, [pc, #152]	; (800261c <led7_Scan+0x104>)
 8002584:	881b      	ldrh	r3, [r3, #0]
 8002586:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800258a:	b29a      	uxth	r2, r3
 800258c:	4b23      	ldr	r3, [pc, #140]	; (800261c <led7_Scan+0x104>)
 800258e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002590:	4b22      	ldr	r3, [pc, #136]	; (800261c <led7_Scan+0x104>)
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	f023 0320 	bic.w	r3, r3, #32
 8002598:	b29a      	uxth	r2, r3
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <led7_Scan+0x104>)
 800259c:	801a      	strh	r2, [r3, #0]
		break;
 800259e:	e01e      	b.n	80025de <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80025a0:	4b1e      	ldr	r3, [pc, #120]	; (800261c <led7_Scan+0x104>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	4b1c      	ldr	r3, [pc, #112]	; (800261c <led7_Scan+0x104>)
 80025ac:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 80025ae:	4b1b      	ldr	r3, [pc, #108]	; (800261c <led7_Scan+0x104>)
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	f023 0310 	bic.w	r3, r3, #16
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	4b18      	ldr	r3, [pc, #96]	; (800261c <led7_Scan+0x104>)
 80025ba:	801a      	strh	r2, [r3, #0]
		break;
 80025bc:	e00f      	b.n	80025de <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80025be:	4b17      	ldr	r3, [pc, #92]	; (800261c <led7_Scan+0x104>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	4b14      	ldr	r3, [pc, #80]	; (800261c <led7_Scan+0x104>)
 80025ca:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80025cc:	4b13      	ldr	r3, [pc, #76]	; (800261c <led7_Scan+0x104>)
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	4b11      	ldr	r3, [pc, #68]	; (800261c <led7_Scan+0x104>)
 80025d8:	801a      	strh	r2, [r3, #0]
		break;
 80025da:	e000      	b.n	80025de <led7_Scan+0xc6>
	default:
		break;
 80025dc:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80025de:	4b10      	ldr	r3, [pc, #64]	; (8002620 <led7_Scan+0x108>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	3301      	adds	r3, #1
 80025e4:	425a      	negs	r2, r3
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	f002 0203 	and.w	r2, r2, #3
 80025ee:	bf58      	it	pl
 80025f0:	4253      	negpl	r3, r2
 80025f2:	4a0b      	ldr	r2, [pc, #44]	; (8002620 <led7_Scan+0x108>)
 80025f4:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80025f6:	2200      	movs	r2, #0
 80025f8:	2140      	movs	r1, #64	; 0x40
 80025fa:	480b      	ldr	r0, [pc, #44]	; (8002628 <led7_Scan+0x110>)
 80025fc:	f000 ff74 	bl	80034e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002600:	2301      	movs	r3, #1
 8002602:	2202      	movs	r2, #2
 8002604:	4905      	ldr	r1, [pc, #20]	; (800261c <led7_Scan+0x104>)
 8002606:	4809      	ldr	r0, [pc, #36]	; (800262c <led7_Scan+0x114>)
 8002608:	f001 fde3 	bl	80041d2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800260c:	2201      	movs	r2, #1
 800260e:	2140      	movs	r1, #64	; 0x40
 8002610:	4805      	ldr	r0, [pc, #20]	; (8002628 <led7_Scan+0x110>)
 8002612:	f000 ff69 	bl	80034e8 <HAL_GPIO_WritePin>
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20000010 	.word	0x20000010
 8002620:	2000005c 	.word	0x2000005c
 8002624:	2000000c 	.word	0x2000000c
 8002628:	40021800 	.word	0x40021800
 800262c:	20000170 	.word	0x20000170

08002630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002634:	f000 fb82 	bl	8002d3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002638:	f000 f826 	bl	8002688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800263c:	f7ff f8e6 	bl	800180c <MX_GPIO_Init>
  MX_TIM2_Init();
 8002640:	f000 fa3a 	bl	8002ab8 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002644:	f000 f942 	bl	80028cc <MX_SPI1_Init>
  MX_FSMC_Init();
 8002648:	f7ff f810 	bl	800166c <MX_FSMC_Init>
  MX_I2C1_Init();
 800264c:	f7ff f9d6 	bl	80019fc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002650:	f000 fad0 	bl	8002bf4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002654:	f000 f882 	bl	800275c <system_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  while(!flag_timer2);
 8002658:	bf00      	nop
 800265a:	4b09      	ldr	r3, [pc, #36]	; (8002680 <main+0x50>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0fb      	beq.n	800265a <main+0x2a>
	  flag_timer2 = 0;
 8002662:	4b07      	ldr	r3, [pc, #28]	; (8002680 <main+0x50>)
 8002664:	2200      	movs	r2, #0
 8002666:	801a      	strh	r2, [r3, #0]
	  counter++;
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <main+0x54>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	3301      	adds	r3, #1
 800266e:	4a05      	ldr	r2, [pc, #20]	; (8002684 <main+0x54>)
 8002670:	6013      	str	r3, [r2, #0]
	  button_Scan();
 8002672:	f7fe fa3f 	bl	8000af4 <button_Scan>
	  test_LedDebug();
 8002676:	f000 f893 	bl	80027a0 <test_LedDebug>
//	  ds3231_ReadTime();
//	  test_Uart();
	  fsm_mode();
 800267a:	f7fe fe25 	bl	80012c8 <fsm_mode>
	  while(!flag_timer2);
 800267e:	e7eb      	b.n	8002658 <main+0x28>
 8002680:	20000068 	.word	0x20000068
 8002684:	20000054 	.word	0x20000054

08002688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b094      	sub	sp, #80	; 0x50
 800268c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800268e:	f107 0320 	add.w	r3, r7, #32
 8002692:	2230      	movs	r2, #48	; 0x30
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f004 f83c 	bl	8006714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ac:	2300      	movs	r3, #0
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	4b28      	ldr	r3, [pc, #160]	; (8002754 <SystemClock_Config+0xcc>)
 80026b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b4:	4a27      	ldr	r2, [pc, #156]	; (8002754 <SystemClock_Config+0xcc>)
 80026b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ba:	6413      	str	r3, [r2, #64]	; 0x40
 80026bc:	4b25      	ldr	r3, [pc, #148]	; (8002754 <SystemClock_Config+0xcc>)
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026c8:	2300      	movs	r3, #0
 80026ca:	607b      	str	r3, [r7, #4]
 80026cc:	4b22      	ldr	r3, [pc, #136]	; (8002758 <SystemClock_Config+0xd0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a21      	ldr	r2, [pc, #132]	; (8002758 <SystemClock_Config+0xd0>)
 80026d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	4b1f      	ldr	r3, [pc, #124]	; (8002758 <SystemClock_Config+0xd0>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026e0:	607b      	str	r3, [r7, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026e4:	2302      	movs	r3, #2
 80026e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026e8:	2301      	movs	r3, #1
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026ec:	2310      	movs	r3, #16
 80026ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026f0:	2302      	movs	r3, #2
 80026f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026f4:	2300      	movs	r3, #0
 80026f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80026f8:	2308      	movs	r3, #8
 80026fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80026fc:	23a8      	movs	r3, #168	; 0xa8
 80026fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002700:	2302      	movs	r3, #2
 8002702:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002704:	2304      	movs	r3, #4
 8002706:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002708:	f107 0320 	add.w	r3, r7, #32
 800270c:	4618      	mov	r0, r3
 800270e:	f001 f863 	bl	80037d8 <HAL_RCC_OscConfig>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002718:	f000 f866 	bl	80027e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800271c:	230f      	movs	r3, #15
 800271e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002720:	2302      	movs	r3, #2
 8002722:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002728:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800272c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800272e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002732:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002734:	f107 030c 	add.w	r3, r7, #12
 8002738:	2105      	movs	r1, #5
 800273a:	4618      	mov	r0, r3
 800273c:	f001 fac4 	bl	8003cc8 <HAL_RCC_ClockConfig>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002746:	f000 f84f 	bl	80027e8 <Error_Handler>
  }
}
 800274a:	bf00      	nop
 800274c:	3750      	adds	r7, #80	; 0x50
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800
 8002758:	40007000 	.word	0x40007000

0800275c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8002760:	2200      	movs	r2, #0
 8002762:	2120      	movs	r1, #32
 8002764:	480d      	ldr	r0, [pc, #52]	; (800279c <system_init+0x40>)
 8002766:	f000 febf 	bl	80034e8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 800276a:	2200      	movs	r2, #0
 800276c:	2140      	movs	r1, #64	; 0x40
 800276e:	480b      	ldr	r0, [pc, #44]	; (800279c <system_init+0x40>)
 8002770:	f000 feba 	bl	80034e8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	2110      	movs	r1, #16
 8002778:	4808      	ldr	r0, [pc, #32]	; (800279c <system_init+0x40>)
 800277a:	f000 feb5 	bl	80034e8 <HAL_GPIO_WritePin>
	  timer_init();
 800277e:	f000 f839 	bl	80027f4 <timer_init>
	  led7_init();
 8002782:	f7ff febd 	bl	8002500 <led7_init>
	  button_init();
 8002786:	f7fe f9a9 	bl	8000adc <button_init>
	  lcd_init();
 800278a:	f7ff fc61 	bl	8002050 <lcd_init>
	  uart_init_rs232();
 800278e:	f000 fa05 	bl	8002b9c <uart_init_rs232>
	  setTimer2(50);
 8002792:	2032      	movs	r0, #50	; 0x32
 8002794:	f000 f838 	bl	8002808 <setTimer2>
}
 8002798:	bf00      	nop
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40021000 	.word	0x40021000

080027a0 <test_LedDebug>:

uint16_t count_led_debug = 0;

void test_LedDebug(){
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 80027a4:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <test_LedDebug+0x3c>)
 80027a6:	881b      	ldrh	r3, [r3, #0]
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	4b0d      	ldr	r3, [pc, #52]	; (80027e0 <test_LedDebug+0x40>)
 80027ac:	fb83 1302 	smull	r1, r3, r3, r2
 80027b0:	10d9      	asrs	r1, r3, #3
 80027b2:	17d3      	asrs	r3, r2, #31
 80027b4:	1ac9      	subs	r1, r1, r3
 80027b6:	460b      	mov	r3, r1
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	440b      	add	r3, r1
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	1ad1      	subs	r1, r2, r3
 80027c0:	b28a      	uxth	r2, r1
 80027c2:	4b06      	ldr	r3, [pc, #24]	; (80027dc <test_LedDebug+0x3c>)
 80027c4:	801a      	strh	r2, [r3, #0]
	if(count_led_debug == 0){
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <test_LedDebug+0x3c>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d103      	bne.n	80027d6 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80027ce:	2110      	movs	r1, #16
 80027d0:	4804      	ldr	r0, [pc, #16]	; (80027e4 <test_LedDebug+0x44>)
 80027d2:	f000 fea2 	bl	800351a <HAL_GPIO_TogglePin>
	}
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000060 	.word	0x20000060
 80027e0:	66666667 	.word	0x66666667
 80027e4:	40021000 	.word	0x40021000

080027e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027ec:	b672      	cpsid	i
}
 80027ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027f0:	e7fe      	b.n	80027f0 <Error_Handler+0x8>
	...

080027f4 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80027f8:	4802      	ldr	r0, [pc, #8]	; (8002804 <timer_init+0x10>)
 80027fa:	f002 fa9d 	bl	8004d38 <HAL_TIM_Base_Start_IT>
}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	200001c8 	.word	0x200001c8

08002808 <setTimer2>:
	timer1_counter = timer1_MUL;
	flag_timer1 = 0;
}

void setTimer2(uint16_t duration)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE;
 8002812:	4a08      	ldr	r2, [pc, #32]	; (8002834 <setTimer2+0x2c>)
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002818:	4b06      	ldr	r3, [pc, #24]	; (8002834 <setTimer2+0x2c>)
 800281a:	881a      	ldrh	r2, [r3, #0]
 800281c:	4b06      	ldr	r3, [pc, #24]	; (8002838 <setTimer2+0x30>)
 800281e:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <setTimer2+0x34>)
 8002822:	2200      	movs	r2, #0
 8002824:	801a      	strh	r2, [r3, #0]
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	2000006c 	.word	0x2000006c
 8002838:	2000006a 	.word	0x2000006a
 800283c:	20000068 	.word	0x20000068

08002840 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002850:	d12b      	bne.n	80028aa <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
		if(timer1_counter > 0)
 8002852:	4b18      	ldr	r3, [pc, #96]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002854:	881b      	ldrh	r3, [r3, #0]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d010      	beq.n	800287c <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timer1_counter--;
 800285a:	4b16      	ldr	r3, [pc, #88]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002864:	801a      	strh	r2, [r3, #0]
			if(timer1_counter == 0)
 8002866:	4b13      	ldr	r3, [pc, #76]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d106      	bne.n	800287c <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				flag_timer1 = 1;
 800286e:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002870:	2201      	movs	r2, #1
 8002872:	801a      	strh	r2, [r3, #0]
				timer1_counter = timer1_MUL;
 8002874:	4b11      	ldr	r3, [pc, #68]	; (80028bc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002876:	881a      	ldrh	r2, [r3, #0]
 8002878:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800287a:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer2_counter > 0)
 800287c:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d010      	beq.n	80028a6 <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			timer2_counter--;
 8002884:	4b0e      	ldr	r3, [pc, #56]	; (80028c0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	3b01      	subs	r3, #1
 800288a:	b29a      	uxth	r2, r3
 800288c:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800288e:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0)
 8002890:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d106      	bne.n	80028a6 <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				flag_timer2 = 1;
 8002898:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800289a:	2201      	movs	r2, #1
 800289c:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800289e:	4b0a      	ldr	r3, [pc, #40]	; (80028c8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80028a0:	881a      	ldrh	r2, [r3, #0]
 80028a2:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80028a4:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 80028a6:	f7ff fe37 	bl	8002518 <led7_Scan>
	}
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000064 	.word	0x20000064
 80028b8:	20000062 	.word	0x20000062
 80028bc:	20000066 	.word	0x20000066
 80028c0:	2000006a 	.word	0x2000006a
 80028c4:	20000068 	.word	0x20000068
 80028c8:	2000006c 	.word	0x2000006c

080028cc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80028d0:	4b17      	ldr	r3, [pc, #92]	; (8002930 <MX_SPI1_Init+0x64>)
 80028d2:	4a18      	ldr	r2, [pc, #96]	; (8002934 <MX_SPI1_Init+0x68>)
 80028d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028d6:	4b16      	ldr	r3, [pc, #88]	; (8002930 <MX_SPI1_Init+0x64>)
 80028d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80028dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028de:	4b14      	ldr	r3, [pc, #80]	; (8002930 <MX_SPI1_Init+0x64>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028e4:	4b12      	ldr	r3, [pc, #72]	; (8002930 <MX_SPI1_Init+0x64>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028ea:	4b11      	ldr	r3, [pc, #68]	; (8002930 <MX_SPI1_Init+0x64>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028f0:	4b0f      	ldr	r3, [pc, #60]	; (8002930 <MX_SPI1_Init+0x64>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028f6:	4b0e      	ldr	r3, [pc, #56]	; (8002930 <MX_SPI1_Init+0x64>)
 80028f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028fe:	4b0c      	ldr	r3, [pc, #48]	; (8002930 <MX_SPI1_Init+0x64>)
 8002900:	2200      	movs	r2, #0
 8002902:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002904:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <MX_SPI1_Init+0x64>)
 8002906:	2200      	movs	r2, #0
 8002908:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800290a:	4b09      	ldr	r3, [pc, #36]	; (8002930 <MX_SPI1_Init+0x64>)
 800290c:	2200      	movs	r2, #0
 800290e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002910:	4b07      	ldr	r3, [pc, #28]	; (8002930 <MX_SPI1_Init+0x64>)
 8002912:	2200      	movs	r2, #0
 8002914:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002916:	4b06      	ldr	r3, [pc, #24]	; (8002930 <MX_SPI1_Init+0x64>)
 8002918:	220a      	movs	r2, #10
 800291a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800291c:	4804      	ldr	r0, [pc, #16]	; (8002930 <MX_SPI1_Init+0x64>)
 800291e:	f001 fbcf 	bl	80040c0 <HAL_SPI_Init>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002928:	f7ff ff5e 	bl	80027e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800292c:	bf00      	nop
 800292e:	bd80      	pop	{r7, pc}
 8002930:	20000170 	.word	0x20000170
 8002934:	40013000 	.word	0x40013000

08002938 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b08a      	sub	sp, #40	; 0x28
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002940:	f107 0314 	add.w	r3, r7, #20
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a19      	ldr	r2, [pc, #100]	; (80029bc <HAL_SPI_MspInit+0x84>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d12b      	bne.n	80029b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <HAL_SPI_MspInit+0x88>)
 8002960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002962:	4a17      	ldr	r2, [pc, #92]	; (80029c0 <HAL_SPI_MspInit+0x88>)
 8002964:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002968:	6453      	str	r3, [r2, #68]	; 0x44
 800296a:	4b15      	ldr	r3, [pc, #84]	; (80029c0 <HAL_SPI_MspInit+0x88>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	4b11      	ldr	r3, [pc, #68]	; (80029c0 <HAL_SPI_MspInit+0x88>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	4a10      	ldr	r2, [pc, #64]	; (80029c0 <HAL_SPI_MspInit+0x88>)
 8002980:	f043 0302 	orr.w	r3, r3, #2
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
 8002986:	4b0e      	ldr	r3, [pc, #56]	; (80029c0 <HAL_SPI_MspInit+0x88>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002992:	2338      	movs	r3, #56	; 0x38
 8002994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002996:	2302      	movs	r3, #2
 8002998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299e:	2303      	movs	r3, #3
 80029a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029a2:	2305      	movs	r3, #5
 80029a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	4619      	mov	r1, r3
 80029ac:	4805      	ldr	r0, [pc, #20]	; (80029c4 <HAL_SPI_MspInit+0x8c>)
 80029ae:	f000 fbff 	bl	80031b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80029b2:	bf00      	nop
 80029b4:	3728      	adds	r7, #40	; 0x28
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40013000 	.word	0x40013000
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40020400 	.word	0x40020400

080029c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	607b      	str	r3, [r7, #4]
 80029d2:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <HAL_MspInit+0x4c>)
 80029d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d6:	4a0f      	ldr	r2, [pc, #60]	; (8002a14 <HAL_MspInit+0x4c>)
 80029d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029dc:	6453      	str	r3, [r2, #68]	; 0x44
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <HAL_MspInit+0x4c>)
 80029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029e6:	607b      	str	r3, [r7, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	603b      	str	r3, [r7, #0]
 80029ee:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <HAL_MspInit+0x4c>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	4a08      	ldr	r2, [pc, #32]	; (8002a14 <HAL_MspInit+0x4c>)
 80029f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f8:	6413      	str	r3, [r2, #64]	; 0x40
 80029fa:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <HAL_MspInit+0x4c>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800

08002a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a1c:	e7fe      	b.n	8002a1c <NMI_Handler+0x4>

08002a1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a22:	e7fe      	b.n	8002a22 <HardFault_Handler+0x4>

08002a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a28:	e7fe      	b.n	8002a28 <MemManage_Handler+0x4>

08002a2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a2e:	e7fe      	b.n	8002a2e <BusFault_Handler+0x4>

08002a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a34:	e7fe      	b.n	8002a34 <UsageFault_Handler+0x4>

08002a36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a36:	b480      	push	{r7}
 8002a38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a52:	b480      	push	{r7}
 8002a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a64:	f000 f9bc 	bl	8002de0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a70:	4802      	ldr	r0, [pc, #8]	; (8002a7c <TIM2_IRQHandler+0x10>)
 8002a72:	f002 f9d1 	bl	8004e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200001c8 	.word	0x200001c8

08002a80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a84:	4802      	ldr	r0, [pc, #8]	; (8002a90 <USART1_IRQHandler+0x10>)
 8002a86:	f002 fe99 	bl	80057bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000210 	.word	0x20000210

08002a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a98:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <SystemInit+0x20>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9e:	4a05      	ldr	r2, [pc, #20]	; (8002ab4 <SystemInit+0x20>)
 8002aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002abe:	f107 0308 	add.w	r3, r7, #8
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	605a      	str	r2, [r3, #4]
 8002ac8:	609a      	str	r2, [r3, #8]
 8002aca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002acc:	463b      	mov	r3, r7
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ad4:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002ad6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ada:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002ade:	f240 3247 	movw	r2, #839	; 0x347
 8002ae2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002aea:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002aec:	2263      	movs	r2, #99	; 0x63
 8002aee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af0:	4b16      	ldr	r3, [pc, #88]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002afc:	4813      	ldr	r0, [pc, #76]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002afe:	f002 f8cb 	bl	8004c98 <HAL_TIM_Base_Init>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002b08:	f7ff fe6e 	bl	80027e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b12:	f107 0308 	add.w	r3, r7, #8
 8002b16:	4619      	mov	r1, r3
 8002b18:	480c      	ldr	r0, [pc, #48]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002b1a:	f002 fa85 	bl	8005028 <HAL_TIM_ConfigClockSource>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002b24:	f7ff fe60 	bl	80027e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b30:	463b      	mov	r3, r7
 8002b32:	4619      	mov	r1, r3
 8002b34:	4805      	ldr	r0, [pc, #20]	; (8002b4c <MX_TIM2_Init+0x94>)
 8002b36:	f002 fca1 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002b40:	f7ff fe52 	bl	80027e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b44:	bf00      	nop
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	200001c8 	.word	0x200001c8

08002b50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b60:	d115      	bne.n	8002b8e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <HAL_TIM_Base_MspInit+0x48>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	4a0b      	ldr	r2, [pc, #44]	; (8002b98 <HAL_TIM_Base_MspInit+0x48>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6413      	str	r3, [r2, #64]	; 0x40
 8002b72:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <HAL_TIM_Base_MspInit+0x48>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2100      	movs	r1, #0
 8002b82:	201c      	movs	r0, #28
 8002b84:	f000 fa4b 	bl	800301e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b88:	201c      	movs	r0, #28
 8002b8a:	f000 fa64 	bl	8003056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002b8e:	bf00      	nop
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40023800 	.word	0x40023800

08002b9c <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	4903      	ldr	r1, [pc, #12]	; (8002bb0 <uart_init_rs232+0x14>)
 8002ba4:	4803      	ldr	r0, [pc, #12]	; (8002bb4 <uart_init_rs232+0x18>)
 8002ba6:	f002 fdd8 	bl	800575a <HAL_UART_Receive_IT>
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	2000006e 	.word	0x2000006e
 8002bb4:	20000210 	.word	0x20000210

08002bb8 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a08      	ldr	r2, [pc, #32]	; (8002be8 <HAL_UART_RxCpltCallback+0x30>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d10a      	bne.n	8002be0 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002bca:	230a      	movs	r3, #10
 8002bcc:	2201      	movs	r2, #1
 8002bce:	4907      	ldr	r1, [pc, #28]	; (8002bec <HAL_UART_RxCpltCallback+0x34>)
 8002bd0:	4807      	ldr	r0, [pc, #28]	; (8002bf0 <HAL_UART_RxCpltCallback+0x38>)
 8002bd2:	f002 fd30 	bl	8005636 <HAL_UART_Transmit>


		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	4904      	ldr	r1, [pc, #16]	; (8002bec <HAL_UART_RxCpltCallback+0x34>)
 8002bda:	4805      	ldr	r0, [pc, #20]	; (8002bf0 <HAL_UART_RxCpltCallback+0x38>)
 8002bdc:	f002 fdbd 	bl	800575a <HAL_UART_Receive_IT>
	}
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40011000 	.word	0x40011000
 8002bec:	2000006e 	.word	0x2000006e
 8002bf0:	20000210 	.word	0x20000210

08002bf4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bf8:	4b11      	ldr	r3, [pc, #68]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002bfa:	4a12      	ldr	r2, [pc, #72]	; (8002c44 <MX_USART1_UART_Init+0x50>)
 8002bfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bfe:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c06:	4b0e      	ldr	r3, [pc, #56]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c0c:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c12:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c18:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c1a:	220c      	movs	r2, #12
 8002c1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c1e:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c24:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c2a:	4805      	ldr	r0, [pc, #20]	; (8002c40 <MX_USART1_UART_Init+0x4c>)
 8002c2c:	f002 fcb6 	bl	800559c <HAL_UART_Init>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c36:	f7ff fdd7 	bl	80027e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000210 	.word	0x20000210
 8002c44:	40011000 	.word	0x40011000

08002c48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08a      	sub	sp, #40	; 0x28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	605a      	str	r2, [r3, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
 8002c5c:	60da      	str	r2, [r3, #12]
 8002c5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a1d      	ldr	r2, [pc, #116]	; (8002cdc <HAL_UART_MspInit+0x94>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d134      	bne.n	8002cd4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ce0 <HAL_UART_MspInit+0x98>)
 8002c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c72:	4a1b      	ldr	r2, [pc, #108]	; (8002ce0 <HAL_UART_MspInit+0x98>)
 8002c74:	f043 0310 	orr.w	r3, r3, #16
 8002c78:	6453      	str	r3, [r2, #68]	; 0x44
 8002c7a:	4b19      	ldr	r3, [pc, #100]	; (8002ce0 <HAL_UART_MspInit+0x98>)
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	4b15      	ldr	r3, [pc, #84]	; (8002ce0 <HAL_UART_MspInit+0x98>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8e:	4a14      	ldr	r2, [pc, #80]	; (8002ce0 <HAL_UART_MspInit+0x98>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6313      	str	r3, [r2, #48]	; 0x30
 8002c96:	4b12      	ldr	r3, [pc, #72]	; (8002ce0 <HAL_UART_MspInit+0x98>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ca2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cb4:	2307      	movs	r3, #7
 8002cb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb8:	f107 0314 	add.w	r3, r7, #20
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4809      	ldr	r0, [pc, #36]	; (8002ce4 <HAL_UART_MspInit+0x9c>)
 8002cc0:	f000 fa76 	bl	80031b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	2025      	movs	r0, #37	; 0x25
 8002cca:	f000 f9a8 	bl	800301e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002cce:	2025      	movs	r0, #37	; 0x25
 8002cd0:	f000 f9c1 	bl	8003056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002cd4:	bf00      	nop
 8002cd6:	3728      	adds	r7, #40	; 0x28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40011000 	.word	0x40011000
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	40020000 	.word	0x40020000

08002ce8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ce8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cec:	480d      	ldr	r0, [pc, #52]	; (8002d24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002cee:	490e      	ldr	r1, [pc, #56]	; (8002d28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cf0:	4a0e      	ldr	r2, [pc, #56]	; (8002d2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cf4:	e002      	b.n	8002cfc <LoopCopyDataInit>

08002cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cfa:	3304      	adds	r3, #4

08002cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d00:	d3f9      	bcc.n	8002cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d02:	4a0b      	ldr	r2, [pc, #44]	; (8002d30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d04:	4c0b      	ldr	r4, [pc, #44]	; (8002d34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d08:	e001      	b.n	8002d0e <LoopFillZerobss>

08002d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d0c:	3204      	adds	r2, #4

08002d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d10:	d3fb      	bcc.n	8002d0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d12:	f7ff febf 	bl	8002a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d16:	f003 fcd9 	bl	80066cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d1a:	f7ff fc89 	bl	8002630 <main>
  bx  lr    
 8002d1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d28:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8002d2c:	0800c038 	.word	0x0800c038
  ldr r2, =_sbss
 8002d30:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002d34:	20000258 	.word	0x20000258

08002d38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d38:	e7fe      	b.n	8002d38 <ADC_IRQHandler>
	...

08002d3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d40:	4b0e      	ldr	r3, [pc, #56]	; (8002d7c <HAL_Init+0x40>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a0d      	ldr	r2, [pc, #52]	; (8002d7c <HAL_Init+0x40>)
 8002d46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	; (8002d7c <HAL_Init+0x40>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a0a      	ldr	r2, [pc, #40]	; (8002d7c <HAL_Init+0x40>)
 8002d52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d58:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <HAL_Init+0x40>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a07      	ldr	r2, [pc, #28]	; (8002d7c <HAL_Init+0x40>)
 8002d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d64:	2003      	movs	r0, #3
 8002d66:	f000 f94f 	bl	8003008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d6a:	200f      	movs	r0, #15
 8002d6c:	f000 f808 	bl	8002d80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d70:	f7ff fe2a 	bl	80029c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40023c00 	.word	0x40023c00

08002d80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d88:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <HAL_InitTick+0x54>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4b12      	ldr	r3, [pc, #72]	; (8002dd8 <HAL_InitTick+0x58>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	4619      	mov	r1, r3
 8002d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f000 f967 	bl	8003072 <HAL_SYSTICK_Config>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e00e      	b.n	8002dcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b0f      	cmp	r3, #15
 8002db2:	d80a      	bhi.n	8002dca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002db4:	2200      	movs	r2, #0
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dbc:	f000 f92f 	bl	800301e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dc0:	4a06      	ldr	r2, [pc, #24]	; (8002ddc <HAL_InitTick+0x5c>)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e000      	b.n	8002dcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20000014 	.word	0x20000014
 8002dd8:	2000001c 	.word	0x2000001c
 8002ddc:	20000018 	.word	0x20000018

08002de0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002de4:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <HAL_IncTick+0x20>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <HAL_IncTick+0x24>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4413      	add	r3, r2
 8002df0:	4a04      	ldr	r2, [pc, #16]	; (8002e04 <HAL_IncTick+0x24>)
 8002df2:	6013      	str	r3, [r2, #0]
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	2000001c 	.word	0x2000001c
 8002e04:	20000254 	.word	0x20000254

08002e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	; (8002e1c <HAL_GetTick+0x14>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000254 	.word	0x20000254

08002e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e28:	f7ff ffee 	bl	8002e08 <HAL_GetTick>
 8002e2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e38:	d005      	beq.n	8002e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e3a:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <HAL_Delay+0x44>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4413      	add	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e46:	bf00      	nop
 8002e48:	f7ff ffde 	bl	8002e08 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d8f7      	bhi.n	8002e48 <HAL_Delay+0x28>
  {
  }
}
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	2000001c 	.word	0x2000001c

08002e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f003 0307 	and.w	r3, r3, #7
 8002e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e78:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <__NVIC_SetPriorityGrouping+0x44>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e84:	4013      	ands	r3, r2
 8002e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e9a:	4a04      	ldr	r2, [pc, #16]	; (8002eac <__NVIC_SetPriorityGrouping+0x44>)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	60d3      	str	r3, [r2, #12]
}
 8002ea0:	bf00      	nop
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	e000ed00 	.word	0xe000ed00

08002eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb4:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	0a1b      	lsrs	r3, r3, #8
 8002eba:	f003 0307 	and.w	r3, r3, #7
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	db0b      	blt.n	8002ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	4907      	ldr	r1, [pc, #28]	; (8002f04 <__NVIC_EnableIRQ+0x38>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	2001      	movs	r0, #1
 8002eee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	e000e100 	.word	0xe000e100

08002f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	6039      	str	r1, [r7, #0]
 8002f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	db0a      	blt.n	8002f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	490c      	ldr	r1, [pc, #48]	; (8002f54 <__NVIC_SetPriority+0x4c>)
 8002f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f26:	0112      	lsls	r2, r2, #4
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f30:	e00a      	b.n	8002f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	4908      	ldr	r1, [pc, #32]	; (8002f58 <__NVIC_SetPriority+0x50>)
 8002f38:	79fb      	ldrb	r3, [r7, #7]
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	3b04      	subs	r3, #4
 8002f40:	0112      	lsls	r2, r2, #4
 8002f42:	b2d2      	uxtb	r2, r2
 8002f44:	440b      	add	r3, r1
 8002f46:	761a      	strb	r2, [r3, #24]
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000e100 	.word	0xe000e100
 8002f58:	e000ed00 	.word	0xe000ed00

08002f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b089      	sub	sp, #36	; 0x24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f1c3 0307 	rsb	r3, r3, #7
 8002f76:	2b04      	cmp	r3, #4
 8002f78:	bf28      	it	cs
 8002f7a:	2304      	movcs	r3, #4
 8002f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3304      	adds	r3, #4
 8002f82:	2b06      	cmp	r3, #6
 8002f84:	d902      	bls.n	8002f8c <NVIC_EncodePriority+0x30>
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3b03      	subs	r3, #3
 8002f8a:	e000      	b.n	8002f8e <NVIC_EncodePriority+0x32>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f90:	f04f 32ff 	mov.w	r2, #4294967295
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43da      	mvns	r2, r3
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	43d9      	mvns	r1, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb4:	4313      	orrs	r3, r2
         );
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3724      	adds	r7, #36	; 0x24
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
	...

08002fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd4:	d301      	bcc.n	8002fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e00f      	b.n	8002ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fda:	4a0a      	ldr	r2, [pc, #40]	; (8003004 <SysTick_Config+0x40>)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fe2:	210f      	movs	r1, #15
 8002fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe8:	f7ff ff8e 	bl	8002f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fec:	4b05      	ldr	r3, [pc, #20]	; (8003004 <SysTick_Config+0x40>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ff2:	4b04      	ldr	r3, [pc, #16]	; (8003004 <SysTick_Config+0x40>)
 8002ff4:	2207      	movs	r2, #7
 8002ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	e000e010 	.word	0xe000e010

08003008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7ff ff29 	bl	8002e68 <__NVIC_SetPriorityGrouping>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800301e:	b580      	push	{r7, lr}
 8003020:	b086      	sub	sp, #24
 8003022:	af00      	add	r7, sp, #0
 8003024:	4603      	mov	r3, r0
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	607a      	str	r2, [r7, #4]
 800302a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003030:	f7ff ff3e 	bl	8002eb0 <__NVIC_GetPriorityGrouping>
 8003034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	6978      	ldr	r0, [r7, #20]
 800303c:	f7ff ff8e 	bl	8002f5c <NVIC_EncodePriority>
 8003040:	4602      	mov	r2, r0
 8003042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003046:	4611      	mov	r1, r2
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff ff5d 	bl	8002f08 <__NVIC_SetPriority>
}
 800304e:	bf00      	nop
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b082      	sub	sp, #8
 800305a:	af00      	add	r7, sp, #0
 800305c:	4603      	mov	r3, r0
 800305e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff ff31 	bl	8002ecc <__NVIC_EnableIRQ>
}
 800306a:	bf00      	nop
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff ffa2 	bl	8002fc4 <SysTick_Config>
 8003080:	4603      	mov	r3, r0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b084      	sub	sp, #16
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003096:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003098:	f7ff feb6 	bl	8002e08 <HAL_GetTick>
 800309c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d008      	beq.n	80030bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2280      	movs	r2, #128	; 0x80
 80030ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e052      	b.n	8003162 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0216 	bic.w	r2, r2, #22
 80030ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695a      	ldr	r2, [r3, #20]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d103      	bne.n	80030ec <HAL_DMA_Abort+0x62>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d007      	beq.n	80030fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0208 	bic.w	r2, r2, #8
 80030fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800310c:	e013      	b.n	8003136 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800310e:	f7ff fe7b 	bl	8002e08 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b05      	cmp	r3, #5
 800311a:	d90c      	bls.n	8003136 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2220      	movs	r2, #32
 8003120:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2203      	movs	r2, #3
 8003126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e015      	b.n	8003162 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e4      	bne.n	800310e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003148:	223f      	movs	r2, #63	; 0x3f
 800314a:	409a      	lsls	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d004      	beq.n	8003188 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2280      	movs	r2, #128	; 0x80
 8003182:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e00c      	b.n	80031a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2205      	movs	r2, #5
 800318c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0201 	bic.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
	...

080031b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	e16b      	b.n	80034a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031cc:	2201      	movs	r2, #1
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 815a 	bne.w	800349e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d005      	beq.n	8003202 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d130      	bne.n	8003264 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	2203      	movs	r2, #3
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4013      	ands	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003238:	2201      	movs	r2, #1
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	091b      	lsrs	r3, r3, #4
 800324e:	f003 0201 	and.w	r2, r3, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4313      	orrs	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 0303 	and.w	r3, r3, #3
 800326c:	2b03      	cmp	r3, #3
 800326e:	d017      	beq.n	80032a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	2203      	movs	r2, #3
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 0303 	and.w	r3, r3, #3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d123      	bne.n	80032f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	08da      	lsrs	r2, r3, #3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3208      	adds	r2, #8
 80032b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	220f      	movs	r2, #15
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	08da      	lsrs	r2, r3, #3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3208      	adds	r2, #8
 80032ee:	69b9      	ldr	r1, [r7, #24]
 80032f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0203 	and.w	r2, r3, #3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80b4 	beq.w	800349e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b60      	ldr	r3, [pc, #384]	; (80034bc <HAL_GPIO_Init+0x30c>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	4a5f      	ldr	r2, [pc, #380]	; (80034bc <HAL_GPIO_Init+0x30c>)
 8003340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003344:	6453      	str	r3, [r2, #68]	; 0x44
 8003346:	4b5d      	ldr	r3, [pc, #372]	; (80034bc <HAL_GPIO_Init+0x30c>)
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003352:	4a5b      	ldr	r2, [pc, #364]	; (80034c0 <HAL_GPIO_Init+0x310>)
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	089b      	lsrs	r3, r3, #2
 8003358:	3302      	adds	r3, #2
 800335a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	220f      	movs	r2, #15
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4013      	ands	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a52      	ldr	r2, [pc, #328]	; (80034c4 <HAL_GPIO_Init+0x314>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d02b      	beq.n	80033d6 <HAL_GPIO_Init+0x226>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a51      	ldr	r2, [pc, #324]	; (80034c8 <HAL_GPIO_Init+0x318>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d025      	beq.n	80033d2 <HAL_GPIO_Init+0x222>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a50      	ldr	r2, [pc, #320]	; (80034cc <HAL_GPIO_Init+0x31c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d01f      	beq.n	80033ce <HAL_GPIO_Init+0x21e>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a4f      	ldr	r2, [pc, #316]	; (80034d0 <HAL_GPIO_Init+0x320>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d019      	beq.n	80033ca <HAL_GPIO_Init+0x21a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a4e      	ldr	r2, [pc, #312]	; (80034d4 <HAL_GPIO_Init+0x324>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d013      	beq.n	80033c6 <HAL_GPIO_Init+0x216>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a4d      	ldr	r2, [pc, #308]	; (80034d8 <HAL_GPIO_Init+0x328>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d00d      	beq.n	80033c2 <HAL_GPIO_Init+0x212>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a4c      	ldr	r2, [pc, #304]	; (80034dc <HAL_GPIO_Init+0x32c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d007      	beq.n	80033be <HAL_GPIO_Init+0x20e>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a4b      	ldr	r2, [pc, #300]	; (80034e0 <HAL_GPIO_Init+0x330>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d101      	bne.n	80033ba <HAL_GPIO_Init+0x20a>
 80033b6:	2307      	movs	r3, #7
 80033b8:	e00e      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033ba:	2308      	movs	r3, #8
 80033bc:	e00c      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033be:	2306      	movs	r3, #6
 80033c0:	e00a      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033c2:	2305      	movs	r3, #5
 80033c4:	e008      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033c6:	2304      	movs	r3, #4
 80033c8:	e006      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033ca:	2303      	movs	r3, #3
 80033cc:	e004      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e002      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <HAL_GPIO_Init+0x228>
 80033d6:	2300      	movs	r3, #0
 80033d8:	69fa      	ldr	r2, [r7, #28]
 80033da:	f002 0203 	and.w	r2, r2, #3
 80033de:	0092      	lsls	r2, r2, #2
 80033e0:	4093      	lsls	r3, r2
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033e8:	4935      	ldr	r1, [pc, #212]	; (80034c0 <HAL_GPIO_Init+0x310>)
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	089b      	lsrs	r3, r3, #2
 80033ee:	3302      	adds	r3, #2
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033f6:	4b3b      	ldr	r3, [pc, #236]	; (80034e4 <HAL_GPIO_Init+0x334>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	43db      	mvns	r3, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4013      	ands	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800341a:	4a32      	ldr	r2, [pc, #200]	; (80034e4 <HAL_GPIO_Init+0x334>)
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003420:	4b30      	ldr	r3, [pc, #192]	; (80034e4 <HAL_GPIO_Init+0x334>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	43db      	mvns	r3, r3
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	4013      	ands	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d003      	beq.n	8003444 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	4313      	orrs	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003444:	4a27      	ldr	r2, [pc, #156]	; (80034e4 <HAL_GPIO_Init+0x334>)
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800344a:	4b26      	ldr	r3, [pc, #152]	; (80034e4 <HAL_GPIO_Init+0x334>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	43db      	mvns	r3, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4013      	ands	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800346e:	4a1d      	ldr	r2, [pc, #116]	; (80034e4 <HAL_GPIO_Init+0x334>)
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003474:	4b1b      	ldr	r3, [pc, #108]	; (80034e4 <HAL_GPIO_Init+0x334>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	43db      	mvns	r3, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4013      	ands	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003498:	4a12      	ldr	r2, [pc, #72]	; (80034e4 <HAL_GPIO_Init+0x334>)
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	3301      	adds	r3, #1
 80034a2:	61fb      	str	r3, [r7, #28]
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b0f      	cmp	r3, #15
 80034a8:	f67f ae90 	bls.w	80031cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	3724      	adds	r7, #36	; 0x24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40023800 	.word	0x40023800
 80034c0:	40013800 	.word	0x40013800
 80034c4:	40020000 	.word	0x40020000
 80034c8:	40020400 	.word	0x40020400
 80034cc:	40020800 	.word	0x40020800
 80034d0:	40020c00 	.word	0x40020c00
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40021400 	.word	0x40021400
 80034dc:	40021800 	.word	0x40021800
 80034e0:	40021c00 	.word	0x40021c00
 80034e4:	40013c00 	.word	0x40013c00

080034e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	460b      	mov	r3, r1
 80034f2:	807b      	strh	r3, [r7, #2]
 80034f4:	4613      	mov	r3, r2
 80034f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034f8:	787b      	ldrb	r3, [r7, #1]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034fe:	887a      	ldrh	r2, [r7, #2]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003504:	e003      	b.n	800350e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003506:	887b      	ldrh	r3, [r7, #2]
 8003508:	041a      	lsls	r2, r3, #16
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	619a      	str	r2, [r3, #24]
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800351a:	b480      	push	{r7}
 800351c:	b085      	sub	sp, #20
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
 8003522:	460b      	mov	r3, r1
 8003524:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800352c:	887a      	ldrh	r2, [r7, #2]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	4013      	ands	r3, r2
 8003532:	041a      	lsls	r2, r3, #16
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	43d9      	mvns	r1, r3
 8003538:	887b      	ldrh	r3, [r7, #2]
 800353a:	400b      	ands	r3, r1
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	619a      	str	r2, [r3, #24]
}
 8003542:	bf00      	nop
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
	...

08003550 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e12b      	b.n	80037ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d106      	bne.n	800357c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7fe fa6e 	bl	8001a58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2224      	movs	r2, #36	; 0x24
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0201 	bic.w	r2, r2, #1
 8003592:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035b4:	f000 fd5c 	bl	8004070 <HAL_RCC_GetPCLK1Freq>
 80035b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	4a81      	ldr	r2, [pc, #516]	; (80037c4 <HAL_I2C_Init+0x274>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d807      	bhi.n	80035d4 <HAL_I2C_Init+0x84>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a80      	ldr	r2, [pc, #512]	; (80037c8 <HAL_I2C_Init+0x278>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	bf94      	ite	ls
 80035cc:	2301      	movls	r3, #1
 80035ce:	2300      	movhi	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	e006      	b.n	80035e2 <HAL_I2C_Init+0x92>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4a7d      	ldr	r2, [pc, #500]	; (80037cc <HAL_I2C_Init+0x27c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	bf94      	ite	ls
 80035dc:	2301      	movls	r3, #1
 80035de:	2300      	movhi	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e0e7      	b.n	80037ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	4a78      	ldr	r2, [pc, #480]	; (80037d0 <HAL_I2C_Init+0x280>)
 80035ee:	fba2 2303 	umull	r2, r3, r2, r3
 80035f2:	0c9b      	lsrs	r3, r3, #18
 80035f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	430a      	orrs	r2, r1
 8003608:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	4a6a      	ldr	r2, [pc, #424]	; (80037c4 <HAL_I2C_Init+0x274>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d802      	bhi.n	8003624 <HAL_I2C_Init+0xd4>
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	3301      	adds	r3, #1
 8003622:	e009      	b.n	8003638 <HAL_I2C_Init+0xe8>
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800362a:	fb02 f303 	mul.w	r3, r2, r3
 800362e:	4a69      	ldr	r2, [pc, #420]	; (80037d4 <HAL_I2C_Init+0x284>)
 8003630:	fba2 2303 	umull	r2, r3, r2, r3
 8003634:	099b      	lsrs	r3, r3, #6
 8003636:	3301      	adds	r3, #1
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6812      	ldr	r2, [r2, #0]
 800363c:	430b      	orrs	r3, r1
 800363e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800364a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	495c      	ldr	r1, [pc, #368]	; (80037c4 <HAL_I2C_Init+0x274>)
 8003654:	428b      	cmp	r3, r1
 8003656:	d819      	bhi.n	800368c <HAL_I2C_Init+0x13c>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1e59      	subs	r1, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	fbb1 f3f3 	udiv	r3, r1, r3
 8003666:	1c59      	adds	r1, r3, #1
 8003668:	f640 73fc 	movw	r3, #4092	; 0xffc
 800366c:	400b      	ands	r3, r1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00a      	beq.n	8003688 <HAL_I2C_Init+0x138>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	1e59      	subs	r1, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003680:	3301      	adds	r3, #1
 8003682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003686:	e051      	b.n	800372c <HAL_I2C_Init+0x1dc>
 8003688:	2304      	movs	r3, #4
 800368a:	e04f      	b.n	800372c <HAL_I2C_Init+0x1dc>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d111      	bne.n	80036b8 <HAL_I2C_Init+0x168>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e58      	subs	r0, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	440b      	add	r3, r1
 80036a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a6:	3301      	adds	r3, #1
 80036a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	e012      	b.n	80036de <HAL_I2C_Init+0x18e>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1e58      	subs	r0, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	0099      	lsls	r1, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ce:	3301      	adds	r3, #1
 80036d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	bf0c      	ite	eq
 80036d8:	2301      	moveq	r3, #1
 80036da:	2300      	movne	r3, #0
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_I2C_Init+0x196>
 80036e2:	2301      	movs	r3, #1
 80036e4:	e022      	b.n	800372c <HAL_I2C_Init+0x1dc>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10e      	bne.n	800370c <HAL_I2C_Init+0x1bc>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	1e58      	subs	r0, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6859      	ldr	r1, [r3, #4]
 80036f6:	460b      	mov	r3, r1
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	440b      	add	r3, r1
 80036fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003700:	3301      	adds	r3, #1
 8003702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003706:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800370a:	e00f      	b.n	800372c <HAL_I2C_Init+0x1dc>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	1e58      	subs	r0, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	0099      	lsls	r1, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003722:	3301      	adds	r3, #1
 8003724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003728:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	6809      	ldr	r1, [r1, #0]
 8003730:	4313      	orrs	r3, r2
 8003732:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69da      	ldr	r2, [r3, #28]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	430a      	orrs	r2, r1
 800374e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800375a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6911      	ldr	r1, [r2, #16]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68d2      	ldr	r2, [r2, #12]
 8003766:	4311      	orrs	r1, r2
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	430b      	orrs	r3, r1
 800376e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695a      	ldr	r2, [r3, #20]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	000186a0 	.word	0x000186a0
 80037c8:	001e847f 	.word	0x001e847f
 80037cc:	003d08ff 	.word	0x003d08ff
 80037d0:	431bde83 	.word	0x431bde83
 80037d4:	10624dd3 	.word	0x10624dd3

080037d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e264      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d075      	beq.n	80038e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037f6:	4ba3      	ldr	r3, [pc, #652]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 030c 	and.w	r3, r3, #12
 80037fe:	2b04      	cmp	r3, #4
 8003800:	d00c      	beq.n	800381c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003802:	4ba0      	ldr	r3, [pc, #640]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800380a:	2b08      	cmp	r3, #8
 800380c:	d112      	bne.n	8003834 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800380e:	4b9d      	ldr	r3, [pc, #628]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003816:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800381a:	d10b      	bne.n	8003834 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800381c:	4b99      	ldr	r3, [pc, #612]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d05b      	beq.n	80038e0 <HAL_RCC_OscConfig+0x108>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d157      	bne.n	80038e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e23f      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800383c:	d106      	bne.n	800384c <HAL_RCC_OscConfig+0x74>
 800383e:	4b91      	ldr	r3, [pc, #580]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a90      	ldr	r2, [pc, #576]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003844:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	e01d      	b.n	8003888 <HAL_RCC_OscConfig+0xb0>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003854:	d10c      	bne.n	8003870 <HAL_RCC_OscConfig+0x98>
 8003856:	4b8b      	ldr	r3, [pc, #556]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a8a      	ldr	r2, [pc, #552]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 800385c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003860:	6013      	str	r3, [r2, #0]
 8003862:	4b88      	ldr	r3, [pc, #544]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a87      	ldr	r2, [pc, #540]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	e00b      	b.n	8003888 <HAL_RCC_OscConfig+0xb0>
 8003870:	4b84      	ldr	r3, [pc, #528]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a83      	ldr	r2, [pc, #524]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003876:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800387a:	6013      	str	r3, [r2, #0]
 800387c:	4b81      	ldr	r3, [pc, #516]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a80      	ldr	r2, [pc, #512]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003882:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003886:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d013      	beq.n	80038b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7ff faba 	bl	8002e08 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003898:	f7ff fab6 	bl	8002e08 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b64      	cmp	r3, #100	; 0x64
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e204      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038aa:	4b76      	ldr	r3, [pc, #472]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0f0      	beq.n	8003898 <HAL_RCC_OscConfig+0xc0>
 80038b6:	e014      	b.n	80038e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b8:	f7ff faa6 	bl	8002e08 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038c0:	f7ff faa2 	bl	8002e08 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b64      	cmp	r3, #100	; 0x64
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e1f0      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d2:	4b6c      	ldr	r3, [pc, #432]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0xe8>
 80038de:	e000      	b.n	80038e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d063      	beq.n	80039b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ee:	4b65      	ldr	r3, [pc, #404]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 030c 	and.w	r3, r3, #12
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00b      	beq.n	8003912 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038fa:	4b62      	ldr	r3, [pc, #392]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003902:	2b08      	cmp	r3, #8
 8003904:	d11c      	bne.n	8003940 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003906:	4b5f      	ldr	r3, [pc, #380]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d116      	bne.n	8003940 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003912:	4b5c      	ldr	r3, [pc, #368]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d005      	beq.n	800392a <HAL_RCC_OscConfig+0x152>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d001      	beq.n	800392a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e1c4      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392a:	4b56      	ldr	r3, [pc, #344]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	4952      	ldr	r1, [pc, #328]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 800393a:	4313      	orrs	r3, r2
 800393c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800393e:	e03a      	b.n	80039b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d020      	beq.n	800398a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003948:	4b4f      	ldr	r3, [pc, #316]	; (8003a88 <HAL_RCC_OscConfig+0x2b0>)
 800394a:	2201      	movs	r2, #1
 800394c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394e:	f7ff fa5b 	bl	8002e08 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003954:	e008      	b.n	8003968 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003956:	f7ff fa57 	bl	8002e08 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	d901      	bls.n	8003968 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e1a5      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003968:	4b46      	ldr	r3, [pc, #280]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0f0      	beq.n	8003956 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003974:	4b43      	ldr	r3, [pc, #268]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	4940      	ldr	r1, [pc, #256]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003984:	4313      	orrs	r3, r2
 8003986:	600b      	str	r3, [r1, #0]
 8003988:	e015      	b.n	80039b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800398a:	4b3f      	ldr	r3, [pc, #252]	; (8003a88 <HAL_RCC_OscConfig+0x2b0>)
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7ff fa3a 	bl	8002e08 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003998:	f7ff fa36 	bl	8002e08 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e184      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039aa:	4b36      	ldr	r3, [pc, #216]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f0      	bne.n	8003998 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d030      	beq.n	8003a24 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d016      	beq.n	80039f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ca:	4b30      	ldr	r3, [pc, #192]	; (8003a8c <HAL_RCC_OscConfig+0x2b4>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039d0:	f7ff fa1a 	bl	8002e08 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039d8:	f7ff fa16 	bl	8002e08 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e164      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ea:	4b26      	ldr	r3, [pc, #152]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 80039ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f0      	beq.n	80039d8 <HAL_RCC_OscConfig+0x200>
 80039f6:	e015      	b.n	8003a24 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039f8:	4b24      	ldr	r3, [pc, #144]	; (8003a8c <HAL_RCC_OscConfig+0x2b4>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039fe:	f7ff fa03 	bl	8002e08 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a06:	f7ff f9ff 	bl	8002e08 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e14d      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a18:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003a1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1f0      	bne.n	8003a06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 80a0 	beq.w	8003b72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a32:	2300      	movs	r3, #0
 8003a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a36:	4b13      	ldr	r3, [pc, #76]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10f      	bne.n	8003a62 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	4b0f      	ldr	r3, [pc, #60]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	4a0e      	ldr	r2, [pc, #56]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a50:	6413      	str	r3, [r2, #64]	; 0x40
 8003a52:	4b0c      	ldr	r3, [pc, #48]	; (8003a84 <HAL_RCC_OscConfig+0x2ac>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a5a:	60bb      	str	r3, [r7, #8]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a62:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <HAL_RCC_OscConfig+0x2b8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d121      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a6e:	4b08      	ldr	r3, [pc, #32]	; (8003a90 <HAL_RCC_OscConfig+0x2b8>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a07      	ldr	r2, [pc, #28]	; (8003a90 <HAL_RCC_OscConfig+0x2b8>)
 8003a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a7a:	f7ff f9c5 	bl	8002e08 <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a80:	e011      	b.n	8003aa6 <HAL_RCC_OscConfig+0x2ce>
 8003a82:	bf00      	nop
 8003a84:	40023800 	.word	0x40023800
 8003a88:	42470000 	.word	0x42470000
 8003a8c:	42470e80 	.word	0x42470e80
 8003a90:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a94:	f7ff f9b8 	bl	8002e08 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e106      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa6:	4b85      	ldr	r3, [pc, #532]	; (8003cbc <HAL_RCC_OscConfig+0x4e4>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d0f0      	beq.n	8003a94 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d106      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x2f0>
 8003aba:	4b81      	ldr	r3, [pc, #516]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abe:	4a80      	ldr	r2, [pc, #512]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ac0:	f043 0301 	orr.w	r3, r3, #1
 8003ac4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ac6:	e01c      	b.n	8003b02 <HAL_RCC_OscConfig+0x32a>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	2b05      	cmp	r3, #5
 8003ace:	d10c      	bne.n	8003aea <HAL_RCC_OscConfig+0x312>
 8003ad0:	4b7b      	ldr	r3, [pc, #492]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad4:	4a7a      	ldr	r2, [pc, #488]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ad6:	f043 0304 	orr.w	r3, r3, #4
 8003ada:	6713      	str	r3, [r2, #112]	; 0x70
 8003adc:	4b78      	ldr	r3, [pc, #480]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae0:	4a77      	ldr	r2, [pc, #476]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ae8:	e00b      	b.n	8003b02 <HAL_RCC_OscConfig+0x32a>
 8003aea:	4b75      	ldr	r3, [pc, #468]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aee:	4a74      	ldr	r2, [pc, #464]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003af0:	f023 0301 	bic.w	r3, r3, #1
 8003af4:	6713      	str	r3, [r2, #112]	; 0x70
 8003af6:	4b72      	ldr	r3, [pc, #456]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afa:	4a71      	ldr	r2, [pc, #452]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003afc:	f023 0304 	bic.w	r3, r3, #4
 8003b00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d015      	beq.n	8003b36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0a:	f7ff f97d 	bl	8002e08 <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b10:	e00a      	b.n	8003b28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b12:	f7ff f979 	bl	8002e08 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e0c5      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b28:	4b65      	ldr	r3, [pc, #404]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0ee      	beq.n	8003b12 <HAL_RCC_OscConfig+0x33a>
 8003b34:	e014      	b.n	8003b60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b36:	f7ff f967 	bl	8002e08 <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b3c:	e00a      	b.n	8003b54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b3e:	f7ff f963 	bl	8002e08 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e0af      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b54:	4b5a      	ldr	r3, [pc, #360]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1ee      	bne.n	8003b3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b60:	7dfb      	ldrb	r3, [r7, #23]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d105      	bne.n	8003b72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b66:	4b56      	ldr	r3, [pc, #344]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6a:	4a55      	ldr	r2, [pc, #340]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 809b 	beq.w	8003cb2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b7c:	4b50      	ldr	r3, [pc, #320]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 030c 	and.w	r3, r3, #12
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d05c      	beq.n	8003c42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d141      	bne.n	8003c14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b90:	4b4c      	ldr	r3, [pc, #304]	; (8003cc4 <HAL_RCC_OscConfig+0x4ec>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b96:	f7ff f937 	bl	8002e08 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b9e:	f7ff f933 	bl	8002e08 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e081      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb0:	4b43      	ldr	r3, [pc, #268]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f0      	bne.n	8003b9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	69da      	ldr	r2, [r3, #28]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bca:	019b      	lsls	r3, r3, #6
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd2:	085b      	lsrs	r3, r3, #1
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	041b      	lsls	r3, r3, #16
 8003bd8:	431a      	orrs	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bde:	061b      	lsls	r3, r3, #24
 8003be0:	4937      	ldr	r1, [pc, #220]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003be6:	4b37      	ldr	r3, [pc, #220]	; (8003cc4 <HAL_RCC_OscConfig+0x4ec>)
 8003be8:	2201      	movs	r2, #1
 8003bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bec:	f7ff f90c 	bl	8002e08 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf4:	f7ff f908 	bl	8002e08 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e056      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c06:	4b2e      	ldr	r3, [pc, #184]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x41c>
 8003c12:	e04e      	b.n	8003cb2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c14:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <HAL_RCC_OscConfig+0x4ec>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1a:	f7ff f8f5 	bl	8002e08 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c22:	f7ff f8f1 	bl	8002e08 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e03f      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c34:	4b22      	ldr	r3, [pc, #136]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f0      	bne.n	8003c22 <HAL_RCC_OscConfig+0x44a>
 8003c40:	e037      	b.n	8003cb2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d101      	bne.n	8003c4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e032      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c4e:	4b1c      	ldr	r3, [pc, #112]	; (8003cc0 <HAL_RCC_OscConfig+0x4e8>)
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d028      	beq.n	8003cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d121      	bne.n	8003cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d11a      	bne.n	8003cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c7e:	4013      	ands	r3, r2
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c84:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d111      	bne.n	8003cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	3b01      	subs	r3, #1
 8003c98:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d107      	bne.n	8003cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d001      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3718      	adds	r7, #24
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40007000 	.word	0x40007000
 8003cc0:	40023800 	.word	0x40023800
 8003cc4:	42470060 	.word	0x42470060

08003cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0cc      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cdc:	4b68      	ldr	r3, [pc, #416]	; (8003e80 <HAL_RCC_ClockConfig+0x1b8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0307 	and.w	r3, r3, #7
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d90c      	bls.n	8003d04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cea:	4b65      	ldr	r3, [pc, #404]	; (8003e80 <HAL_RCC_ClockConfig+0x1b8>)
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	b2d2      	uxtb	r2, r2
 8003cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf2:	4b63      	ldr	r3, [pc, #396]	; (8003e80 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	683a      	ldr	r2, [r7, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d001      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e0b8      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d020      	beq.n	8003d52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d005      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d1c:	4b59      	ldr	r3, [pc, #356]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	4a58      	ldr	r2, [pc, #352]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0308 	and.w	r3, r3, #8
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d005      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d34:	4b53      	ldr	r3, [pc, #332]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	4a52      	ldr	r2, [pc, #328]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d40:	4b50      	ldr	r3, [pc, #320]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	494d      	ldr	r1, [pc, #308]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d044      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d107      	bne.n	8003d76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d66:	4b47      	ldr	r3, [pc, #284]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d119      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e07f      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d003      	beq.n	8003d86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d82:	2b03      	cmp	r3, #3
 8003d84:	d107      	bne.n	8003d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d86:	4b3f      	ldr	r3, [pc, #252]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e06f      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d96:	4b3b      	ldr	r3, [pc, #236]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e067      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003da6:	4b37      	ldr	r3, [pc, #220]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f023 0203 	bic.w	r2, r3, #3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	4934      	ldr	r1, [pc, #208]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003db8:	f7ff f826 	bl	8002e08 <HAL_GetTick>
 8003dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dbe:	e00a      	b.n	8003dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dc0:	f7ff f822 	bl	8002e08 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e04f      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dd6:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 020c 	and.w	r2, r3, #12
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d1eb      	bne.n	8003dc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003de8:	4b25      	ldr	r3, [pc, #148]	; (8003e80 <HAL_RCC_ClockConfig+0x1b8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d20c      	bcs.n	8003e10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003df6:	4b22      	ldr	r3, [pc, #136]	; (8003e80 <HAL_RCC_ClockConfig+0x1b8>)
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dfe:	4b20      	ldr	r3, [pc, #128]	; (8003e80 <HAL_RCC_ClockConfig+0x1b8>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d001      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e032      	b.n	8003e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d008      	beq.n	8003e2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e1c:	4b19      	ldr	r3, [pc, #100]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4916      	ldr	r1, [pc, #88]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0308 	and.w	r3, r3, #8
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d009      	beq.n	8003e4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e3a:	4b12      	ldr	r3, [pc, #72]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	490e      	ldr	r1, [pc, #56]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e4e:	f000 f821 	bl	8003e94 <HAL_RCC_GetSysClockFreq>
 8003e52:	4602      	mov	r2, r0
 8003e54:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <HAL_RCC_ClockConfig+0x1bc>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	091b      	lsrs	r3, r3, #4
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	490a      	ldr	r1, [pc, #40]	; (8003e88 <HAL_RCC_ClockConfig+0x1c0>)
 8003e60:	5ccb      	ldrb	r3, [r1, r3]
 8003e62:	fa22 f303 	lsr.w	r3, r2, r3
 8003e66:	4a09      	ldr	r2, [pc, #36]	; (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e6a:	4b09      	ldr	r3, [pc, #36]	; (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fe ff86 	bl	8002d80 <HAL_InitTick>

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40023c00 	.word	0x40023c00
 8003e84:	40023800 	.word	0x40023800
 8003e88:	0800c010 	.word	0x0800c010
 8003e8c:	20000014 	.word	0x20000014
 8003e90:	20000018 	.word	0x20000018

08003e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003e98:	b084      	sub	sp, #16
 8003e9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	607b      	str	r3, [r7, #4]
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60fb      	str	r3, [r7, #12]
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003eac:	4b67      	ldr	r3, [pc, #412]	; (800404c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 030c 	and.w	r3, r3, #12
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d00d      	beq.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x40>
 8003eb8:	2b08      	cmp	r3, #8
 8003eba:	f200 80bd 	bhi.w	8004038 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d002      	beq.n	8003ec8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d003      	beq.n	8003ece <HAL_RCC_GetSysClockFreq+0x3a>
 8003ec6:	e0b7      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ec8:	4b61      	ldr	r3, [pc, #388]	; (8004050 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003eca:	60bb      	str	r3, [r7, #8]
       break;
 8003ecc:	e0b7      	b.n	800403e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ece:	4b61      	ldr	r3, [pc, #388]	; (8004054 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003ed0:	60bb      	str	r3, [r7, #8]
      break;
 8003ed2:	e0b4      	b.n	800403e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ed4:	4b5d      	ldr	r3, [pc, #372]	; (800404c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003edc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ede:	4b5b      	ldr	r3, [pc, #364]	; (800404c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d04d      	beq.n	8003f86 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eea:	4b58      	ldr	r3, [pc, #352]	; (800404c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	099b      	lsrs	r3, r3, #6
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	f04f 0300 	mov.w	r3, #0
 8003ef6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003efa:	f04f 0100 	mov.w	r1, #0
 8003efe:	ea02 0800 	and.w	r8, r2, r0
 8003f02:	ea03 0901 	and.w	r9, r3, r1
 8003f06:	4640      	mov	r0, r8
 8003f08:	4649      	mov	r1, r9
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	f04f 0300 	mov.w	r3, #0
 8003f12:	014b      	lsls	r3, r1, #5
 8003f14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f18:	0142      	lsls	r2, r0, #5
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	ebb0 0008 	subs.w	r0, r0, r8
 8003f22:	eb61 0109 	sbc.w	r1, r1, r9
 8003f26:	f04f 0200 	mov.w	r2, #0
 8003f2a:	f04f 0300 	mov.w	r3, #0
 8003f2e:	018b      	lsls	r3, r1, #6
 8003f30:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f34:	0182      	lsls	r2, r0, #6
 8003f36:	1a12      	subs	r2, r2, r0
 8003f38:	eb63 0301 	sbc.w	r3, r3, r1
 8003f3c:	f04f 0000 	mov.w	r0, #0
 8003f40:	f04f 0100 	mov.w	r1, #0
 8003f44:	00d9      	lsls	r1, r3, #3
 8003f46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f4a:	00d0      	lsls	r0, r2, #3
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	eb12 0208 	adds.w	r2, r2, r8
 8003f54:	eb43 0309 	adc.w	r3, r3, r9
 8003f58:	f04f 0000 	mov.w	r0, #0
 8003f5c:	f04f 0100 	mov.w	r1, #0
 8003f60:	0259      	lsls	r1, r3, #9
 8003f62:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003f66:	0250      	lsls	r0, r2, #9
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4610      	mov	r0, r2
 8003f6e:	4619      	mov	r1, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	461a      	mov	r2, r3
 8003f74:	f04f 0300 	mov.w	r3, #0
 8003f78:	f7fc fc34 	bl	80007e4 <__aeabi_uldivmod>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	460b      	mov	r3, r1
 8003f80:	4613      	mov	r3, r2
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	e04a      	b.n	800401c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f86:	4b31      	ldr	r3, [pc, #196]	; (800404c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	099b      	lsrs	r3, r3, #6
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	f04f 0300 	mov.w	r3, #0
 8003f92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003f96:	f04f 0100 	mov.w	r1, #0
 8003f9a:	ea02 0400 	and.w	r4, r2, r0
 8003f9e:	ea03 0501 	and.w	r5, r3, r1
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	f04f 0200 	mov.w	r2, #0
 8003faa:	f04f 0300 	mov.w	r3, #0
 8003fae:	014b      	lsls	r3, r1, #5
 8003fb0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003fb4:	0142      	lsls	r2, r0, #5
 8003fb6:	4610      	mov	r0, r2
 8003fb8:	4619      	mov	r1, r3
 8003fba:	1b00      	subs	r0, r0, r4
 8003fbc:	eb61 0105 	sbc.w	r1, r1, r5
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	018b      	lsls	r3, r1, #6
 8003fca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003fce:	0182      	lsls	r2, r0, #6
 8003fd0:	1a12      	subs	r2, r2, r0
 8003fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8003fd6:	f04f 0000 	mov.w	r0, #0
 8003fda:	f04f 0100 	mov.w	r1, #0
 8003fde:	00d9      	lsls	r1, r3, #3
 8003fe0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003fe4:	00d0      	lsls	r0, r2, #3
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	1912      	adds	r2, r2, r4
 8003fec:	eb45 0303 	adc.w	r3, r5, r3
 8003ff0:	f04f 0000 	mov.w	r0, #0
 8003ff4:	f04f 0100 	mov.w	r1, #0
 8003ff8:	0299      	lsls	r1, r3, #10
 8003ffa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003ffe:	0290      	lsls	r0, r2, #10
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	4610      	mov	r0, r2
 8004006:	4619      	mov	r1, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	461a      	mov	r2, r3
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	f7fc fbe8 	bl	80007e4 <__aeabi_uldivmod>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4613      	mov	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800401c:	4b0b      	ldr	r3, [pc, #44]	; (800404c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	0c1b      	lsrs	r3, r3, #16
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	3301      	adds	r3, #1
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800402c:	68fa      	ldr	r2, [r7, #12]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	fbb2 f3f3 	udiv	r3, r2, r3
 8004034:	60bb      	str	r3, [r7, #8]
      break;
 8004036:	e002      	b.n	800403e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004038:	4b05      	ldr	r3, [pc, #20]	; (8004050 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800403a:	60bb      	str	r3, [r7, #8]
      break;
 800403c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800403e:	68bb      	ldr	r3, [r7, #8]
}
 8004040:	4618      	mov	r0, r3
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800404a:	bf00      	nop
 800404c:	40023800 	.word	0x40023800
 8004050:	00f42400 	.word	0x00f42400
 8004054:	007a1200 	.word	0x007a1200

08004058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800405c:	4b03      	ldr	r3, [pc, #12]	; (800406c <HAL_RCC_GetHCLKFreq+0x14>)
 800405e:	681b      	ldr	r3, [r3, #0]
}
 8004060:	4618      	mov	r0, r3
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	20000014 	.word	0x20000014

08004070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004074:	f7ff fff0 	bl	8004058 <HAL_RCC_GetHCLKFreq>
 8004078:	4602      	mov	r2, r0
 800407a:	4b05      	ldr	r3, [pc, #20]	; (8004090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	0a9b      	lsrs	r3, r3, #10
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	4903      	ldr	r1, [pc, #12]	; (8004094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004086:	5ccb      	ldrb	r3, [r1, r3]
 8004088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800408c:	4618      	mov	r0, r3
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40023800 	.word	0x40023800
 8004094:	0800c020 	.word	0x0800c020

08004098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800409c:	f7ff ffdc 	bl	8004058 <HAL_RCC_GetHCLKFreq>
 80040a0:	4602      	mov	r2, r0
 80040a2:	4b05      	ldr	r3, [pc, #20]	; (80040b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	0b5b      	lsrs	r3, r3, #13
 80040a8:	f003 0307 	and.w	r3, r3, #7
 80040ac:	4903      	ldr	r1, [pc, #12]	; (80040bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80040ae:	5ccb      	ldrb	r3, [r1, r3]
 80040b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40023800 	.word	0x40023800
 80040bc:	0800c020 	.word	0x0800c020

080040c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e07b      	b.n	80041ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d108      	bne.n	80040ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040e2:	d009      	beq.n	80040f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	61da      	str	r2, [r3, #28]
 80040ea:	e005      	b.n	80040f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fe fc10 	bl	8002938 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800412e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004140:	431a      	orrs	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	431a      	orrs	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	431a      	orrs	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a1b      	ldr	r3, [r3, #32]
 8004178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417c:	ea42 0103 	orr.w	r1, r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004184:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	0c1b      	lsrs	r3, r3, #16
 8004196:	f003 0104 	and.w	r1, r3, #4
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	f003 0210 	and.w	r2, r3, #16
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	69da      	ldr	r2, [r3, #28]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b088      	sub	sp, #32
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	60f8      	str	r0, [r7, #12]
 80041da:	60b9      	str	r1, [r7, #8]
 80041dc:	603b      	str	r3, [r7, #0]
 80041de:	4613      	mov	r3, r2
 80041e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041e2:	2300      	movs	r3, #0
 80041e4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d101      	bne.n	80041f4 <HAL_SPI_Transmit+0x22>
 80041f0:	2302      	movs	r3, #2
 80041f2:	e126      	b.n	8004442 <HAL_SPI_Transmit+0x270>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041fc:	f7fe fe04 	bl	8002e08 <HAL_GetTick>
 8004200:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004202:	88fb      	ldrh	r3, [r7, #6]
 8004204:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b01      	cmp	r3, #1
 8004210:	d002      	beq.n	8004218 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004212:	2302      	movs	r3, #2
 8004214:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004216:	e10b      	b.n	8004430 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d002      	beq.n	8004224 <HAL_SPI_Transmit+0x52>
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d102      	bne.n	800422a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004228:	e102      	b.n	8004430 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2203      	movs	r2, #3
 800422e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	88fa      	ldrh	r2, [r7, #6]
 8004242:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	88fa      	ldrh	r2, [r7, #6]
 8004248:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004270:	d10f      	bne.n	8004292 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004280:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004290:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429c:	2b40      	cmp	r3, #64	; 0x40
 800429e:	d007      	beq.n	80042b0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042b8:	d14b      	bne.n	8004352 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d002      	beq.n	80042c8 <HAL_SPI_Transmit+0xf6>
 80042c2:	8afb      	ldrh	r3, [r7, #22]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d13e      	bne.n	8004346 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042cc:	881a      	ldrh	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d8:	1c9a      	adds	r2, r3, #2
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042ec:	e02b      	b.n	8004346 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d112      	bne.n	8004322 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004300:	881a      	ldrh	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	1c9a      	adds	r2, r3, #2
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004316:	b29b      	uxth	r3, r3
 8004318:	3b01      	subs	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004320:	e011      	b.n	8004346 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004322:	f7fe fd71 	bl	8002e08 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	429a      	cmp	r2, r3
 8004330:	d803      	bhi.n	800433a <HAL_SPI_Transmit+0x168>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004338:	d102      	bne.n	8004340 <HAL_SPI_Transmit+0x16e>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004344:	e074      	b.n	8004430 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1ce      	bne.n	80042ee <HAL_SPI_Transmit+0x11c>
 8004350:	e04c      	b.n	80043ec <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <HAL_SPI_Transmit+0x18e>
 800435a:	8afb      	ldrh	r3, [r7, #22]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d140      	bne.n	80043e2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	330c      	adds	r3, #12
 800436a:	7812      	ldrb	r2, [r2, #0]
 800436c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800437c:	b29b      	uxth	r3, r3
 800437e:	3b01      	subs	r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004386:	e02c      	b.n	80043e2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b02      	cmp	r3, #2
 8004394:	d113      	bne.n	80043be <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	330c      	adds	r3, #12
 80043a0:	7812      	ldrb	r2, [r2, #0]
 80043a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80043bc:	e011      	b.n	80043e2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043be:	f7fe fd23 	bl	8002e08 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d803      	bhi.n	80043d6 <HAL_SPI_Transmit+0x204>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d4:	d102      	bne.n	80043dc <HAL_SPI_Transmit+0x20a>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d102      	bne.n	80043e2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043e0:	e026      	b.n	8004430 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1cd      	bne.n	8004388 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	6839      	ldr	r1, [r7, #0]
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 fbcb 	bl	8004b8c <SPI_EndRxTxTransaction>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10a      	bne.n	8004420 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800440a:	2300      	movs	r3, #0
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	613b      	str	r3, [r7, #16]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	77fb      	strb	r3, [r7, #31]
 800442c:	e000      	b.n	8004430 <HAL_SPI_Transmit+0x25e>
  }

error:
 800442e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004440:	7ffb      	ldrb	r3, [r7, #31]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3720      	adds	r7, #32
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b088      	sub	sp, #32
 800444e:	af02      	add	r7, sp, #8
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	603b      	str	r3, [r7, #0]
 8004456:	4613      	mov	r3, r2
 8004458:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004466:	d112      	bne.n	800448e <HAL_SPI_Receive+0x44>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10e      	bne.n	800448e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2204      	movs	r2, #4
 8004474:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004478:	88fa      	ldrh	r2, [r7, #6]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	4613      	mov	r3, r2
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	68b9      	ldr	r1, [r7, #8]
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f8f1 	bl	800466c <HAL_SPI_TransmitReceive>
 800448a:	4603      	mov	r3, r0
 800448c:	e0ea      	b.n	8004664 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004494:	2b01      	cmp	r3, #1
 8004496:	d101      	bne.n	800449c <HAL_SPI_Receive+0x52>
 8004498:	2302      	movs	r3, #2
 800449a:	e0e3      	b.n	8004664 <HAL_SPI_Receive+0x21a>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044a4:	f7fe fcb0 	bl	8002e08 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d002      	beq.n	80044bc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80044b6:	2302      	movs	r3, #2
 80044b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044ba:	e0ca      	b.n	8004652 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <HAL_SPI_Receive+0x7e>
 80044c2:	88fb      	ldrh	r3, [r7, #6]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d102      	bne.n	80044ce <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044cc:	e0c1      	b.n	8004652 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2204      	movs	r2, #4
 80044d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	88fa      	ldrh	r2, [r7, #6]
 80044e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	88fa      	ldrh	r2, [r7, #6]
 80044ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004514:	d10f      	bne.n	8004536 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004524:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004534:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004540:	2b40      	cmp	r3, #64	; 0x40
 8004542:	d007      	beq.n	8004554 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004552:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d162      	bne.n	8004622 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800455c:	e02e      	b.n	80045bc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b01      	cmp	r3, #1
 800456a:	d115      	bne.n	8004598 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f103 020c 	add.w	r2, r3, #12
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004578:	7812      	ldrb	r2, [r2, #0]
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800458c:	b29b      	uxth	r3, r3
 800458e:	3b01      	subs	r3, #1
 8004590:	b29a      	uxth	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004596:	e011      	b.n	80045bc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004598:	f7fe fc36 	bl	8002e08 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	683a      	ldr	r2, [r7, #0]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d803      	bhi.n	80045b0 <HAL_SPI_Receive+0x166>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ae:	d102      	bne.n	80045b6 <HAL_SPI_Receive+0x16c>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d102      	bne.n	80045bc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80045ba:	e04a      	b.n	8004652 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1cb      	bne.n	800455e <HAL_SPI_Receive+0x114>
 80045c6:	e031      	b.n	800462c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d113      	bne.n	80045fe <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e0:	b292      	uxth	r2, r2
 80045e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e8:	1c9a      	adds	r2, r3, #2
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	3b01      	subs	r3, #1
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045fc:	e011      	b.n	8004622 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045fe:	f7fe fc03 	bl	8002e08 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d803      	bhi.n	8004616 <HAL_SPI_Receive+0x1cc>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d102      	bne.n	800461c <HAL_SPI_Receive+0x1d2>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d102      	bne.n	8004622 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004620:	e017      	b.n	8004652 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004626:	b29b      	uxth	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1cd      	bne.n	80045c8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	6839      	ldr	r1, [r7, #0]
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fa45 	bl	8004ac0 <SPI_EndRxTransaction>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004646:	2b00      	cmp	r3, #0
 8004648:	d002      	beq.n	8004650 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	75fb      	strb	r3, [r7, #23]
 800464e:	e000      	b.n	8004652 <HAL_SPI_Receive+0x208>
  }

error :
 8004650:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004662:	7dfb      	ldrb	r3, [r7, #23]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3718      	adds	r7, #24
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b08c      	sub	sp, #48	; 0x30
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800467a:	2301      	movs	r3, #1
 800467c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800468a:	2b01      	cmp	r3, #1
 800468c:	d101      	bne.n	8004692 <HAL_SPI_TransmitReceive+0x26>
 800468e:	2302      	movs	r3, #2
 8004690:	e18a      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x33c>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800469a:	f7fe fbb5 	bl	8002e08 <HAL_GetTick>
 800469e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80046b0:	887b      	ldrh	r3, [r7, #2]
 80046b2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d00f      	beq.n	80046dc <HAL_SPI_TransmitReceive+0x70>
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046c2:	d107      	bne.n	80046d4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d103      	bne.n	80046d4 <HAL_SPI_TransmitReceive+0x68>
 80046cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d003      	beq.n	80046dc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80046d4:	2302      	movs	r3, #2
 80046d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80046da:	e15b      	b.n	8004994 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d005      	beq.n	80046ee <HAL_SPI_TransmitReceive+0x82>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_SPI_TransmitReceive+0x82>
 80046e8:	887b      	ldrh	r3, [r7, #2]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d103      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80046f4:	e14e      	b.n	8004994 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d003      	beq.n	800470a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2205      	movs	r2, #5
 8004706:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	887a      	ldrh	r2, [r7, #2]
 800471a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	887a      	ldrh	r2, [r7, #2]
 8004720:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	887a      	ldrh	r2, [r7, #2]
 800472c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	887a      	ldrh	r2, [r7, #2]
 8004732:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474a:	2b40      	cmp	r3, #64	; 0x40
 800474c:	d007      	beq.n	800475e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800475c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004766:	d178      	bne.n	800485a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d002      	beq.n	8004776 <HAL_SPI_TransmitReceive+0x10a>
 8004770:	8b7b      	ldrh	r3, [r7, #26]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d166      	bne.n	8004844 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477a:	881a      	ldrh	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	1c9a      	adds	r2, r3, #2
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004790:	b29b      	uxth	r3, r3
 8004792:	3b01      	subs	r3, #1
 8004794:	b29a      	uxth	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800479a:	e053      	b.n	8004844 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d11b      	bne.n	80047e2 <HAL_SPI_TransmitReceive+0x176>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d016      	beq.n	80047e2 <HAL_SPI_TransmitReceive+0x176>
 80047b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d113      	bne.n	80047e2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047be:	881a      	ldrh	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ca:	1c9a      	adds	r2, r3, #2
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047de:	2300      	movs	r3, #0
 80047e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d119      	bne.n	8004824 <HAL_SPI_TransmitReceive+0x1b8>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d014      	beq.n	8004824 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68da      	ldr	r2, [r3, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004804:	b292      	uxth	r2, r2
 8004806:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480c:	1c9a      	adds	r2, r3, #2
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004816:	b29b      	uxth	r3, r3
 8004818:	3b01      	subs	r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004820:	2301      	movs	r3, #1
 8004822:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004824:	f7fe faf0 	bl	8002e08 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004830:	429a      	cmp	r2, r3
 8004832:	d807      	bhi.n	8004844 <HAL_SPI_TransmitReceive+0x1d8>
 8004834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483a:	d003      	beq.n	8004844 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004842:	e0a7      	b.n	8004994 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1a6      	bne.n	800479c <HAL_SPI_TransmitReceive+0x130>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004852:	b29b      	uxth	r3, r3
 8004854:	2b00      	cmp	r3, #0
 8004856:	d1a1      	bne.n	800479c <HAL_SPI_TransmitReceive+0x130>
 8004858:	e07c      	b.n	8004954 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <HAL_SPI_TransmitReceive+0x1fc>
 8004862:	8b7b      	ldrh	r3, [r7, #26]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d16b      	bne.n	8004940 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	330c      	adds	r3, #12
 8004872:	7812      	ldrb	r2, [r2, #0]
 8004874:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487a:	1c5a      	adds	r2, r3, #1
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004884:	b29b      	uxth	r3, r3
 8004886:	3b01      	subs	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800488e:	e057      	b.n	8004940 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b02      	cmp	r3, #2
 800489c:	d11c      	bne.n	80048d8 <HAL_SPI_TransmitReceive+0x26c>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d017      	beq.n	80048d8 <HAL_SPI_TransmitReceive+0x26c>
 80048a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d114      	bne.n	80048d8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	330c      	adds	r3, #12
 80048b8:	7812      	ldrb	r2, [r2, #0]
 80048ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c0:	1c5a      	adds	r2, r3, #1
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d119      	bne.n	800491a <HAL_SPI_TransmitReceive+0x2ae>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d014      	beq.n	800491a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	1c5a      	adds	r2, r3, #1
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800490c:	b29b      	uxth	r3, r3
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004916:	2301      	movs	r3, #1
 8004918:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800491a:	f7fe fa75 	bl	8002e08 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004926:	429a      	cmp	r2, r3
 8004928:	d803      	bhi.n	8004932 <HAL_SPI_TransmitReceive+0x2c6>
 800492a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004930:	d102      	bne.n	8004938 <HAL_SPI_TransmitReceive+0x2cc>
 8004932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004934:	2b00      	cmp	r3, #0
 8004936:	d103      	bne.n	8004940 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800493e:	e029      	b.n	8004994 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1a2      	bne.n	8004890 <HAL_SPI_TransmitReceive+0x224>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800494e:	b29b      	uxth	r3, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	d19d      	bne.n	8004890 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004956:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 f917 	bl	8004b8c <SPI_EndRxTxTransaction>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d006      	beq.n	8004972 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004970:	e010      	b.n	8004994 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10b      	bne.n	8004992 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800497a:	2300      	movs	r3, #0
 800497c:	617b      	str	r3, [r7, #20]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	617b      	str	r3, [r7, #20]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	e000      	b.n	8004994 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004992:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3730      	adds	r7, #48	; 0x30
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	603b      	str	r3, [r7, #0]
 80049bc:	4613      	mov	r3, r2
 80049be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049c0:	f7fe fa22 	bl	8002e08 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	4413      	add	r3, r2
 80049ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049d0:	f7fe fa1a 	bl	8002e08 <HAL_GetTick>
 80049d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049d6:	4b39      	ldr	r3, [pc, #228]	; (8004abc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	015b      	lsls	r3, r3, #5
 80049dc:	0d1b      	lsrs	r3, r3, #20
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	fb02 f303 	mul.w	r3, r2, r3
 80049e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049e6:	e054      	b.n	8004a92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ee:	d050      	beq.n	8004a92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049f0:	f7fe fa0a 	bl	8002e08 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d902      	bls.n	8004a06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d13d      	bne.n	8004a82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a1e:	d111      	bne.n	8004a44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a28:	d004      	beq.n	8004a34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a32:	d107      	bne.n	8004a44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a4c:	d10f      	bne.n	8004a6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a5c:	601a      	str	r2, [r3, #0]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e017      	b.n	8004ab2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d101      	bne.n	8004a8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689a      	ldr	r2, [r3, #8]
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	bf0c      	ite	eq
 8004aa2:	2301      	moveq	r3, #1
 8004aa4:	2300      	movne	r3, #0
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	79fb      	ldrb	r3, [r7, #7]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d19b      	bne.n	80049e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3720      	adds	r7, #32
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	20000014 	.word	0x20000014

08004ac0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af02      	add	r7, sp, #8
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ad4:	d111      	bne.n	8004afa <SPI_EndRxTransaction+0x3a>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ade:	d004      	beq.n	8004aea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ae8:	d107      	bne.n	8004afa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004af8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b02:	d12a      	bne.n	8004b5a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b0c:	d012      	beq.n	8004b34 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2200      	movs	r2, #0
 8004b16:	2180      	movs	r1, #128	; 0x80
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	f7ff ff49 	bl	80049b0 <SPI_WaitFlagStateUntilTimeout>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d02d      	beq.n	8004b80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b28:	f043 0220 	orr.w	r2, r3, #32
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e026      	b.n	8004b82 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f7ff ff36 	bl	80049b0 <SPI_WaitFlagStateUntilTimeout>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d01a      	beq.n	8004b80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b4e:	f043 0220 	orr.w	r2, r3, #32
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e013      	b.n	8004b82 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2200      	movs	r2, #0
 8004b62:	2101      	movs	r1, #1
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f7ff ff23 	bl	80049b0 <SPI_WaitFlagStateUntilTimeout>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d007      	beq.n	8004b80 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b74:	f043 0220 	orr.w	r2, r3, #32
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e000      	b.n	8004b82 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
	...

08004b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af02      	add	r7, sp, #8
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004b98:	4b1b      	ldr	r3, [pc, #108]	; (8004c08 <SPI_EndRxTxTransaction+0x7c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1b      	ldr	r2, [pc, #108]	; (8004c0c <SPI_EndRxTxTransaction+0x80>)
 8004b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba2:	0d5b      	lsrs	r3, r3, #21
 8004ba4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004ba8:	fb02 f303 	mul.w	r3, r2, r3
 8004bac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bb6:	d112      	bne.n	8004bde <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2180      	movs	r1, #128	; 0x80
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f7ff fef4 	bl	80049b0 <SPI_WaitFlagStateUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d016      	beq.n	8004bfc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd2:	f043 0220 	orr.w	r2, r3, #32
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e00f      	b.n	8004bfe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf4:	2b80      	cmp	r3, #128	; 0x80
 8004bf6:	d0f2      	beq.n	8004bde <SPI_EndRxTxTransaction+0x52>
 8004bf8:	e000      	b.n	8004bfc <SPI_EndRxTxTransaction+0x70>
        break;
 8004bfa:	bf00      	nop
  }

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000014 	.word	0x20000014
 8004c0c:	165e9f81 	.word	0x165e9f81

08004c10 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e034      	b.n	8004c90 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d106      	bne.n	8004c40 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004c3a:	68f8      	ldr	r0, [r7, #12]
 8004c3c:	f7fc fddc 	bl	80017f8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	3308      	adds	r3, #8
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4610      	mov	r0, r2
 8004c4c:	f001 fc6e 	bl	800652c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6818      	ldr	r0, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	f001 fcb8 	bl	80065d0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6858      	ldr	r0, [r3, #4]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	f001 fced 	bl	800664c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	6892      	ldr	r2, [r2, #8]
 8004c7a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	6892      	ldr	r2, [r2, #8]
 8004c86:	f041 0101 	orr.w	r1, r1, #1
 8004c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e041      	b.n	8004d2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7fd ff46 	bl	8002b50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	3304      	adds	r3, #4
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4610      	mov	r0, r2
 8004cd8:	f000 fa96 	bl	8005208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d001      	beq.n	8004d50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e04e      	b.n	8004dee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 0201 	orr.w	r2, r2, #1
 8004d66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a23      	ldr	r2, [pc, #140]	; (8004dfc <HAL_TIM_Base_Start_IT+0xc4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d022      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7a:	d01d      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a1f      	ldr	r2, [pc, #124]	; (8004e00 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d018      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a1e      	ldr	r2, [pc, #120]	; (8004e04 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d013      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1c      	ldr	r2, [pc, #112]	; (8004e08 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00e      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1b      	ldr	r2, [pc, #108]	; (8004e0c <HAL_TIM_Base_Start_IT+0xd4>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d009      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a19      	ldr	r2, [pc, #100]	; (8004e10 <HAL_TIM_Base_Start_IT+0xd8>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d004      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x80>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a18      	ldr	r2, [pc, #96]	; (8004e14 <HAL_TIM_Base_Start_IT+0xdc>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d111      	bne.n	8004ddc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2b06      	cmp	r3, #6
 8004dc8:	d010      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f042 0201 	orr.w	r2, r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dda:	e007      	b.n	8004dec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0201 	orr.w	r2, r2, #1
 8004dea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	40010000 	.word	0x40010000
 8004e00:	40000400 	.word	0x40000400
 8004e04:	40000800 	.word	0x40000800
 8004e08:	40000c00 	.word	0x40000c00
 8004e0c:	40010400 	.word	0x40010400
 8004e10:	40014000 	.word	0x40014000
 8004e14:	40001800 	.word	0x40001800

08004e18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d122      	bne.n	8004e74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d11b      	bne.n	8004e74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f06f 0202 	mvn.w	r2, #2
 8004e44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 f9b5 	bl	80051ca <HAL_TIM_IC_CaptureCallback>
 8004e60:	e005      	b.n	8004e6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f9a7 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f9b8 	bl	80051de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	f003 0304 	and.w	r3, r3, #4
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d122      	bne.n	8004ec8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	f003 0304 	and.w	r3, r3, #4
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d11b      	bne.n	8004ec8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f06f 0204 	mvn.w	r2, #4
 8004e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f98b 	bl	80051ca <HAL_TIM_IC_CaptureCallback>
 8004eb4:	e005      	b.n	8004ec2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f97d 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f98e 	bl	80051de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d122      	bne.n	8004f1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f003 0308 	and.w	r3, r3, #8
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d11b      	bne.n	8004f1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f06f 0208 	mvn.w	r2, #8
 8004eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2204      	movs	r2, #4
 8004ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	69db      	ldr	r3, [r3, #28]
 8004efa:	f003 0303 	and.w	r3, r3, #3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 f961 	bl	80051ca <HAL_TIM_IC_CaptureCallback>
 8004f08:	e005      	b.n	8004f16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 f953 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 f964 	bl	80051de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	f003 0310 	and.w	r3, r3, #16
 8004f26:	2b10      	cmp	r3, #16
 8004f28:	d122      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	f003 0310 	and.w	r3, r3, #16
 8004f34:	2b10      	cmp	r3, #16
 8004f36:	d11b      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f06f 0210 	mvn.w	r2, #16
 8004f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2208      	movs	r2, #8
 8004f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f937 	bl	80051ca <HAL_TIM_IC_CaptureCallback>
 8004f5c:	e005      	b.n	8004f6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 f929 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f93a 	bl	80051de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d10e      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d107      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f06f 0201 	mvn.w	r2, #1
 8004f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7fd fc52 	bl	8002840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa6:	2b80      	cmp	r3, #128	; 0x80
 8004fa8:	d10e      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb4:	2b80      	cmp	r3, #128	; 0x80
 8004fb6:	d107      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 fae0 	bl	8005588 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd2:	2b40      	cmp	r3, #64	; 0x40
 8004fd4:	d10e      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b40      	cmp	r3, #64	; 0x40
 8004fe2:	d107      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f8ff 	bl	80051f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	f003 0320 	and.w	r3, r3, #32
 8004ffe:	2b20      	cmp	r3, #32
 8005000:	d10e      	bne.n	8005020 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	2b20      	cmp	r3, #32
 800500e:	d107      	bne.n	8005020 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f06f 0220 	mvn.w	r2, #32
 8005018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 faaa 	bl	8005574 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005020:	bf00      	nop
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005032:	2300      	movs	r3, #0
 8005034:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_TIM_ConfigClockSource+0x1c>
 8005040:	2302      	movs	r3, #2
 8005042:	e0b4      	b.n	80051ae <HAL_TIM_ConfigClockSource+0x186>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800506a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800507c:	d03e      	beq.n	80050fc <HAL_TIM_ConfigClockSource+0xd4>
 800507e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005082:	f200 8087 	bhi.w	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 8005086:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800508a:	f000 8086 	beq.w	800519a <HAL_TIM_ConfigClockSource+0x172>
 800508e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005092:	d87f      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 8005094:	2b70      	cmp	r3, #112	; 0x70
 8005096:	d01a      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0xa6>
 8005098:	2b70      	cmp	r3, #112	; 0x70
 800509a:	d87b      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 800509c:	2b60      	cmp	r3, #96	; 0x60
 800509e:	d050      	beq.n	8005142 <HAL_TIM_ConfigClockSource+0x11a>
 80050a0:	2b60      	cmp	r3, #96	; 0x60
 80050a2:	d877      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050a4:	2b50      	cmp	r3, #80	; 0x50
 80050a6:	d03c      	beq.n	8005122 <HAL_TIM_ConfigClockSource+0xfa>
 80050a8:	2b50      	cmp	r3, #80	; 0x50
 80050aa:	d873      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050ac:	2b40      	cmp	r3, #64	; 0x40
 80050ae:	d058      	beq.n	8005162 <HAL_TIM_ConfigClockSource+0x13a>
 80050b0:	2b40      	cmp	r3, #64	; 0x40
 80050b2:	d86f      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050b4:	2b30      	cmp	r3, #48	; 0x30
 80050b6:	d064      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050b8:	2b30      	cmp	r3, #48	; 0x30
 80050ba:	d86b      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050bc:	2b20      	cmp	r3, #32
 80050be:	d060      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	d867      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d05c      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050c8:	2b10      	cmp	r3, #16
 80050ca:	d05a      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050cc:	e062      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6899      	ldr	r1, [r3, #8]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f000 f9ad 	bl	800543c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	609a      	str	r2, [r3, #8]
      break;
 80050fa:	e04f      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6818      	ldr	r0, [r3, #0]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	6899      	ldr	r1, [r3, #8]
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f000 f996 	bl	800543c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689a      	ldr	r2, [r3, #8]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800511e:	609a      	str	r2, [r3, #8]
      break;
 8005120:	e03c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6818      	ldr	r0, [r3, #0]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	6859      	ldr	r1, [r3, #4]
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	461a      	mov	r2, r3
 8005130:	f000 f90a 	bl	8005348 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2150      	movs	r1, #80	; 0x50
 800513a:	4618      	mov	r0, r3
 800513c:	f000 f963 	bl	8005406 <TIM_ITRx_SetConfig>
      break;
 8005140:	e02c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6818      	ldr	r0, [r3, #0]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	6859      	ldr	r1, [r3, #4]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	461a      	mov	r2, r3
 8005150:	f000 f929 	bl	80053a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2160      	movs	r1, #96	; 0x60
 800515a:	4618      	mov	r0, r3
 800515c:	f000 f953 	bl	8005406 <TIM_ITRx_SetConfig>
      break;
 8005160:	e01c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6818      	ldr	r0, [r3, #0]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	6859      	ldr	r1, [r3, #4]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	461a      	mov	r2, r3
 8005170:	f000 f8ea 	bl	8005348 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2140      	movs	r1, #64	; 0x40
 800517a:	4618      	mov	r0, r3
 800517c:	f000 f943 	bl	8005406 <TIM_ITRx_SetConfig>
      break;
 8005180:	e00c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f000 f93a 	bl	8005406 <TIM_ITRx_SetConfig>
      break;
 8005192:	e003      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	73fb      	strb	r3, [r7, #15]
      break;
 8005198:	e000      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800519a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr

080051ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051ca:	b480      	push	{r7}
 80051cc:	b083      	sub	sp, #12
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a40      	ldr	r2, [pc, #256]	; (800531c <TIM_Base_SetConfig+0x114>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d013      	beq.n	8005248 <TIM_Base_SetConfig+0x40>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005226:	d00f      	beq.n	8005248 <TIM_Base_SetConfig+0x40>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a3d      	ldr	r2, [pc, #244]	; (8005320 <TIM_Base_SetConfig+0x118>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00b      	beq.n	8005248 <TIM_Base_SetConfig+0x40>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a3c      	ldr	r2, [pc, #240]	; (8005324 <TIM_Base_SetConfig+0x11c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d007      	beq.n	8005248 <TIM_Base_SetConfig+0x40>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a3b      	ldr	r2, [pc, #236]	; (8005328 <TIM_Base_SetConfig+0x120>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d003      	beq.n	8005248 <TIM_Base_SetConfig+0x40>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a3a      	ldr	r2, [pc, #232]	; (800532c <TIM_Base_SetConfig+0x124>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d108      	bne.n	800525a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800524e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	4313      	orrs	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a2f      	ldr	r2, [pc, #188]	; (800531c <TIM_Base_SetConfig+0x114>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d02b      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005268:	d027      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a2c      	ldr	r2, [pc, #176]	; (8005320 <TIM_Base_SetConfig+0x118>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d023      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a2b      	ldr	r2, [pc, #172]	; (8005324 <TIM_Base_SetConfig+0x11c>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d01f      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a2a      	ldr	r2, [pc, #168]	; (8005328 <TIM_Base_SetConfig+0x120>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d01b      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a29      	ldr	r2, [pc, #164]	; (800532c <TIM_Base_SetConfig+0x124>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d017      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a28      	ldr	r2, [pc, #160]	; (8005330 <TIM_Base_SetConfig+0x128>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d013      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a27      	ldr	r2, [pc, #156]	; (8005334 <TIM_Base_SetConfig+0x12c>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00f      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a26      	ldr	r2, [pc, #152]	; (8005338 <TIM_Base_SetConfig+0x130>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d00b      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a25      	ldr	r2, [pc, #148]	; (800533c <TIM_Base_SetConfig+0x134>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d007      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a24      	ldr	r2, [pc, #144]	; (8005340 <TIM_Base_SetConfig+0x138>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d003      	beq.n	80052ba <TIM_Base_SetConfig+0xb2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a23      	ldr	r2, [pc, #140]	; (8005344 <TIM_Base_SetConfig+0x13c>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d108      	bne.n	80052cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a0a      	ldr	r2, [pc, #40]	; (800531c <TIM_Base_SetConfig+0x114>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d003      	beq.n	8005300 <TIM_Base_SetConfig+0xf8>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a0c      	ldr	r2, [pc, #48]	; (800532c <TIM_Base_SetConfig+0x124>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d103      	bne.n	8005308 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	691a      	ldr	r2, [r3, #16]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	615a      	str	r2, [r3, #20]
}
 800530e:	bf00      	nop
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	40010000 	.word	0x40010000
 8005320:	40000400 	.word	0x40000400
 8005324:	40000800 	.word	0x40000800
 8005328:	40000c00 	.word	0x40000c00
 800532c:	40010400 	.word	0x40010400
 8005330:	40014000 	.word	0x40014000
 8005334:	40014400 	.word	0x40014400
 8005338:	40014800 	.word	0x40014800
 800533c:	40001800 	.word	0x40001800
 8005340:	40001c00 	.word	0x40001c00
 8005344:	40002000 	.word	0x40002000

08005348 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	f023 0201 	bic.w	r2, r3, #1
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005372:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f023 030a 	bic.w	r3, r3, #10
 8005384:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	621a      	str	r2, [r3, #32]
}
 800539a:	bf00      	nop
 800539c:	371c      	adds	r7, #28
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b087      	sub	sp, #28
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	f023 0210 	bic.w	r2, r3, #16
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	031b      	lsls	r3, r3, #12
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	4313      	orrs	r3, r2
 80053da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	011b      	lsls	r3, r3, #4
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	621a      	str	r2, [r3, #32]
}
 80053fa:	bf00      	nop
 80053fc:	371c      	adds	r7, #28
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005406:	b480      	push	{r7}
 8005408:	b085      	sub	sp, #20
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
 800540e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800541c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	f043 0307 	orr.w	r3, r3, #7
 8005428:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	609a      	str	r2, [r3, #8]
}
 8005430:	bf00      	nop
 8005432:	3714      	adds	r7, #20
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800543c:	b480      	push	{r7}
 800543e:	b087      	sub	sp, #28
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
 8005448:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005456:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	021a      	lsls	r2, r3, #8
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	431a      	orrs	r2, r3
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	4313      	orrs	r3, r2
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	4313      	orrs	r3, r2
 8005468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	609a      	str	r2, [r3, #8]
}
 8005470:	bf00      	nop
 8005472:	371c      	adds	r7, #28
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800548c:	2b01      	cmp	r3, #1
 800548e:	d101      	bne.n	8005494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005490:	2302      	movs	r3, #2
 8005492:	e05a      	b.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a21      	ldr	r2, [pc, #132]	; (8005558 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d022      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e0:	d01d      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a1d      	ldr	r2, [pc, #116]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d018      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a1b      	ldr	r2, [pc, #108]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a1a      	ldr	r2, [pc, #104]	; (8005564 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00e      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a18      	ldr	r2, [pc, #96]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d009      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a17      	ldr	r2, [pc, #92]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d004      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a15      	ldr	r2, [pc, #84]	; (8005570 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d10c      	bne.n	8005538 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005524:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	4313      	orrs	r3, r2
 800552e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40010000 	.word	0x40010000
 800555c:	40000400 	.word	0x40000400
 8005560:	40000800 	.word	0x40000800
 8005564:	40000c00 	.word	0x40000c00
 8005568:	40010400 	.word	0x40010400
 800556c:	40014000 	.word	0x40014000
 8005570:	40001800 	.word	0x40001800

08005574 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e03f      	b.n	800562e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7fd fb40 	bl	8002c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2224      	movs	r2, #36	; 0x24
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68da      	ldr	r2, [r3, #12]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 fddb 	bl	800619c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	691a      	ldr	r2, [r3, #16]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695a      	ldr	r2, [r3, #20]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005604:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005614:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b08a      	sub	sp, #40	; 0x28
 800563a:	af02      	add	r7, sp, #8
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	603b      	str	r3, [r7, #0]
 8005642:	4613      	mov	r3, r2
 8005644:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b20      	cmp	r3, #32
 8005654:	d17c      	bne.n	8005750 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d002      	beq.n	8005662 <HAL_UART_Transmit+0x2c>
 800565c:	88fb      	ldrh	r3, [r7, #6]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e075      	b.n	8005752 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_UART_Transmit+0x3e>
 8005670:	2302      	movs	r3, #2
 8005672:	e06e      	b.n	8005752 <HAL_UART_Transmit+0x11c>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2221      	movs	r2, #33	; 0x21
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800568a:	f7fd fbbd 	bl	8002e08 <HAL_GetTick>
 800568e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	88fa      	ldrh	r2, [r7, #6]
 8005694:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	88fa      	ldrh	r2, [r7, #6]
 800569a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a4:	d108      	bne.n	80056b8 <HAL_UART_Transmit+0x82>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d104      	bne.n	80056b8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	e003      	b.n	80056c0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80056c8:	e02a      	b.n	8005720 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2200      	movs	r2, #0
 80056d2:	2180      	movs	r1, #128	; 0x80
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 fb1f 	bl	8005d18 <UART_WaitOnFlagUntilTimeout>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e036      	b.n	8005752 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10b      	bne.n	8005702 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	3302      	adds	r3, #2
 80056fe:	61bb      	str	r3, [r7, #24]
 8005700:	e007      	b.n	8005712 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	781a      	ldrb	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	3301      	adds	r3, #1
 8005710:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1cf      	bne.n	80056ca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2200      	movs	r2, #0
 8005732:	2140      	movs	r1, #64	; 0x40
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 faef 	bl	8005d18 <UART_WaitOnFlagUntilTimeout>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e006      	b.n	8005752 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	e000      	b.n	8005752 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005750:	2302      	movs	r3, #2
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	3720      	adds	r7, #32
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b084      	sub	sp, #16
 800575e:	af00      	add	r7, sp, #0
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	4613      	mov	r3, r2
 8005766:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b20      	cmp	r3, #32
 8005772:	d11d      	bne.n	80057b0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <HAL_UART_Receive_IT+0x26>
 800577a:	88fb      	ldrh	r3, [r7, #6]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e016      	b.n	80057b2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_UART_Receive_IT+0x38>
 800578e:	2302      	movs	r3, #2
 8005790:	e00f      	b.n	80057b2 <HAL_UART_Receive_IT+0x58>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80057a0:	88fb      	ldrh	r3, [r7, #6]
 80057a2:	461a      	mov	r2, r3
 80057a4:	68b9      	ldr	r1, [r7, #8]
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f000 fb24 	bl	8005df4 <UART_Start_Receive_IT>
 80057ac:	4603      	mov	r3, r0
 80057ae:	e000      	b.n	80057b2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80057b0:	2302      	movs	r3, #2
  }
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
	...

080057bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b0ba      	sub	sp, #232	; 0xe8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80057e2:	2300      	movs	r3, #0
 80057e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80057e8:	2300      	movs	r3, #0
 80057ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057f2:	f003 030f 	and.w	r3, r3, #15
 80057f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10f      	bne.n	8005822 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b00      	cmp	r3, #0
 800580c:	d009      	beq.n	8005822 <HAL_UART_IRQHandler+0x66>
 800580e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005812:	f003 0320 	and.w	r3, r3, #32
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 fc03 	bl	8006026 <UART_Receive_IT>
      return;
 8005820:	e256      	b.n	8005cd0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 80de 	beq.w	80059e8 <HAL_UART_IRQHandler+0x22c>
 800582c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d106      	bne.n	8005846 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800583c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 80d1 	beq.w	80059e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00b      	beq.n	800586a <HAL_UART_IRQHandler+0xae>
 8005852:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585a:	2b00      	cmp	r3, #0
 800585c:	d005      	beq.n	800586a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005862:	f043 0201 	orr.w	r2, r3, #1
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800586a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800586e:	f003 0304 	and.w	r3, r3, #4
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00b      	beq.n	800588e <HAL_UART_IRQHandler+0xd2>
 8005876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d005      	beq.n	800588e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	f043 0202 	orr.w	r2, r3, #2
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800588e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00b      	beq.n	80058b2 <HAL_UART_IRQHandler+0xf6>
 800589a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d005      	beq.n	80058b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058aa:	f043 0204 	orr.w	r2, r3, #4
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058b6:	f003 0308 	and.w	r3, r3, #8
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d011      	beq.n	80058e2 <HAL_UART_IRQHandler+0x126>
 80058be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058c2:	f003 0320 	and.w	r3, r3, #32
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d105      	bne.n	80058d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80058ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d005      	beq.n	80058e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058da:	f043 0208 	orr.w	r2, r3, #8
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f000 81ed 	beq.w	8005cc6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058f0:	f003 0320 	and.w	r3, r3, #32
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d008      	beq.n	800590a <HAL_UART_IRQHandler+0x14e>
 80058f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058fc:	f003 0320 	and.w	r3, r3, #32
 8005900:	2b00      	cmp	r3, #0
 8005902:	d002      	beq.n	800590a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 fb8e 	bl	8006026 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005914:	2b40      	cmp	r3, #64	; 0x40
 8005916:	bf0c      	ite	eq
 8005918:	2301      	moveq	r3, #1
 800591a:	2300      	movne	r3, #0
 800591c:	b2db      	uxtb	r3, r3
 800591e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005926:	f003 0308 	and.w	r3, r3, #8
 800592a:	2b00      	cmp	r3, #0
 800592c:	d103      	bne.n	8005936 <HAL_UART_IRQHandler+0x17a>
 800592e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005932:	2b00      	cmp	r3, #0
 8005934:	d04f      	beq.n	80059d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 fa96 	bl	8005e68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005946:	2b40      	cmp	r3, #64	; 0x40
 8005948:	d141      	bne.n	80059ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3314      	adds	r3, #20
 8005950:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005954:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005958:	e853 3f00 	ldrex	r3, [r3]
 800595c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005960:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005964:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005968:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3314      	adds	r3, #20
 8005972:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005976:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800597a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005982:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005986:	e841 2300 	strex	r3, r2, [r1]
 800598a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800598e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1d9      	bne.n	800594a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599a:	2b00      	cmp	r3, #0
 800599c:	d013      	beq.n	80059c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a2:	4a7d      	ldr	r2, [pc, #500]	; (8005b98 <HAL_UART_IRQHandler+0x3dc>)
 80059a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fd fbdd 	bl	800316a <HAL_DMA_Abort_IT>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d016      	beq.n	80059e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059c0:	4610      	mov	r0, r2
 80059c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c4:	e00e      	b.n	80059e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f990 	bl	8005cec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059cc:	e00a      	b.n	80059e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f98c 	bl	8005cec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d4:	e006      	b.n	80059e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 f988 	bl	8005cec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059e2:	e170      	b.n	8005cc6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e4:	bf00      	nop
    return;
 80059e6:	e16e      	b.n	8005cc6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	f040 814a 	bne.w	8005c86 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059f6:	f003 0310 	and.w	r3, r3, #16
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 8143 	beq.w	8005c86 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a04:	f003 0310 	and.w	r3, r3, #16
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f000 813c 	beq.w	8005c86 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60bb      	str	r3, [r7, #8]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	60bb      	str	r3, [r7, #8]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	60bb      	str	r3, [r7, #8]
 8005a22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2e:	2b40      	cmp	r3, #64	; 0x40
 8005a30:	f040 80b4 	bne.w	8005b9c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 8140 	beq.w	8005cca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a52:	429a      	cmp	r2, r3
 8005a54:	f080 8139 	bcs.w	8005cca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a5e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a6a:	f000 8088 	beq.w	8005b7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	330c      	adds	r3, #12
 8005a96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005aa6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005aaa:	e841 2300 	strex	r3, r2, [r1]
 8005aae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1d9      	bne.n	8005a6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	3314      	adds	r3, #20
 8005ac0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ac4:	e853 3f00 	ldrex	r3, [r3]
 8005ac8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005aca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005acc:	f023 0301 	bic.w	r3, r3, #1
 8005ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3314      	adds	r3, #20
 8005ada:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005ade:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005ae2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005ae6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005aea:	e841 2300 	strex	r3, r2, [r1]
 8005aee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005af0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1e1      	bne.n	8005aba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3314      	adds	r3, #20
 8005afc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b00:	e853 3f00 	ldrex	r3, [r3]
 8005b04:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005b06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3314      	adds	r3, #20
 8005b16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005b1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b1c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e3      	bne.n	8005af6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2220      	movs	r2, #32
 8005b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	330c      	adds	r3, #12
 8005b42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b4e:	f023 0310 	bic.w	r3, r3, #16
 8005b52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	330c      	adds	r3, #12
 8005b5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b60:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b62:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e3      	bne.n	8005b3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7fd fa86 	bl	800308a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f8b6 	bl	8005d00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b94:	e099      	b.n	8005cca <HAL_UART_IRQHandler+0x50e>
 8005b96:	bf00      	nop
 8005b98:	08005f2f 	.word	0x08005f2f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 808b 	beq.w	8005cce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005bb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f000 8086 	beq.w	8005cce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	330c      	adds	r3, #12
 8005bc8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bcc:	e853 3f00 	ldrex	r3, [r3]
 8005bd0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	330c      	adds	r3, #12
 8005be2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005be6:	647a      	str	r2, [r7, #68]	; 0x44
 8005be8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bee:	e841 2300 	strex	r3, r2, [r1]
 8005bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1e3      	bne.n	8005bc2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	3314      	adds	r3, #20
 8005c00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c04:	e853 3f00 	ldrex	r3, [r3]
 8005c08:	623b      	str	r3, [r7, #32]
   return(result);
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	f023 0301 	bic.w	r3, r3, #1
 8005c10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	3314      	adds	r3, #20
 8005c1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005c1e:	633a      	str	r2, [r7, #48]	; 0x30
 8005c20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c26:	e841 2300 	strex	r3, r2, [r1]
 8005c2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1e3      	bne.n	8005bfa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	330c      	adds	r3, #12
 8005c46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	e853 3f00 	ldrex	r3, [r3]
 8005c4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0310 	bic.w	r3, r3, #16
 8005c56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	330c      	adds	r3, #12
 8005c60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c64:	61fa      	str	r2, [r7, #28]
 8005c66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c68:	69b9      	ldr	r1, [r7, #24]
 8005c6a:	69fa      	ldr	r2, [r7, #28]
 8005c6c:	e841 2300 	strex	r3, r2, [r1]
 8005c70:	617b      	str	r3, [r7, #20]
   return(result);
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1e3      	bne.n	8005c40 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f83e 	bl	8005d00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c84:	e023      	b.n	8005cce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d009      	beq.n	8005ca6 <HAL_UART_IRQHandler+0x4ea>
 8005c92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f959 	bl	8005f56 <UART_Transmit_IT>
    return;
 8005ca4:	e014      	b.n	8005cd0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00e      	beq.n	8005cd0 <HAL_UART_IRQHandler+0x514>
 8005cb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d008      	beq.n	8005cd0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f999 	bl	8005ff6 <UART_EndTransmit_IT>
    return;
 8005cc4:	e004      	b.n	8005cd0 <HAL_UART_IRQHandler+0x514>
    return;
 8005cc6:	bf00      	nop
 8005cc8:	e002      	b.n	8005cd0 <HAL_UART_IRQHandler+0x514>
      return;
 8005cca:	bf00      	nop
 8005ccc:	e000      	b.n	8005cd0 <HAL_UART_IRQHandler+0x514>
      return;
 8005cce:	bf00      	nop
  }
}
 8005cd0:	37e8      	adds	r7, #232	; 0xe8
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop

08005cd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b090      	sub	sp, #64	; 0x40
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	603b      	str	r3, [r7, #0]
 8005d24:	4613      	mov	r3, r2
 8005d26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d28:	e050      	b.n	8005dcc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d30:	d04c      	beq.n	8005dcc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d007      	beq.n	8005d48 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d38:	f7fd f866 	bl	8002e08 <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d241      	bcs.n	8005dcc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	330c      	adds	r3, #12
 8005d4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d52:	e853 3f00 	ldrex	r3, [r3]
 8005d56:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d68:	637a      	str	r2, [r7, #52]	; 0x34
 8005d6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d70:	e841 2300 	strex	r3, r2, [r1]
 8005d74:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1e5      	bne.n	8005d48 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3314      	adds	r3, #20
 8005d82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3314      	adds	r3, #20
 8005d9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d9c:	623a      	str	r2, [r7, #32]
 8005d9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	69f9      	ldr	r1, [r7, #28]
 8005da2:	6a3a      	ldr	r2, [r7, #32]
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e5      	bne.n	8005d7c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2220      	movs	r2, #32
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e00f      	b.n	8005dec <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	68ba      	ldr	r2, [r7, #8]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	bf0c      	ite	eq
 8005ddc:	2301      	moveq	r3, #1
 8005dde:	2300      	movne	r3, #0
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	461a      	mov	r2, r3
 8005de4:	79fb      	ldrb	r3, [r7, #7]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d09f      	beq.n	8005d2a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3740      	adds	r7, #64	; 0x40
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	88fa      	ldrh	r2, [r7, #6]
 8005e0c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	88fa      	ldrh	r2, [r7, #6]
 8005e12:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2222      	movs	r2, #34	; 0x22
 8005e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68da      	ldr	r2, [r3, #12]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e38:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695a      	ldr	r2, [r3, #20]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f042 0201 	orr.w	r2, r2, #1
 8005e48:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f042 0220 	orr.w	r2, r2, #32
 8005e58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b095      	sub	sp, #84	; 0x54
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	330c      	adds	r3, #12
 8005e76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e7a:	e853 3f00 	ldrex	r3, [r3]
 8005e7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	330c      	adds	r3, #12
 8005e8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e90:	643a      	str	r2, [r7, #64]	; 0x40
 8005e92:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e98:	e841 2300 	strex	r3, r2, [r1]
 8005e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1e5      	bne.n	8005e70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	3314      	adds	r3, #20
 8005eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	e853 3f00 	ldrex	r3, [r3]
 8005eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	f023 0301 	bic.w	r3, r3, #1
 8005eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3314      	adds	r3, #20
 8005ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ec4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005eca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ecc:	e841 2300 	strex	r3, r2, [r1]
 8005ed0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1e5      	bne.n	8005ea4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d119      	bne.n	8005f14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	330c      	adds	r3, #12
 8005ee6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	e853 3f00 	ldrex	r3, [r3]
 8005eee:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f023 0310 	bic.w	r3, r3, #16
 8005ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	330c      	adds	r3, #12
 8005efe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f00:	61ba      	str	r2, [r7, #24]
 8005f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f04:	6979      	ldr	r1, [r7, #20]
 8005f06:	69ba      	ldr	r2, [r7, #24]
 8005f08:	e841 2300 	strex	r3, r2, [r1]
 8005f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e5      	bne.n	8005ee0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2220      	movs	r2, #32
 8005f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005f22:	bf00      	nop
 8005f24:	3754      	adds	r7, #84	; 0x54
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b084      	sub	sp, #16
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f48:	68f8      	ldr	r0, [r7, #12]
 8005f4a:	f7ff fecf 	bl	8005cec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f4e:	bf00      	nop
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b085      	sub	sp, #20
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b21      	cmp	r3, #33	; 0x21
 8005f68:	d13e      	bne.n	8005fe8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f72:	d114      	bne.n	8005f9e <UART_Transmit_IT+0x48>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d110      	bne.n	8005f9e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a1b      	ldr	r3, [r3, #32]
 8005f80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	881b      	ldrh	r3, [r3, #0]
 8005f86:	461a      	mov	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	1c9a      	adds	r2, r3, #2
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	621a      	str	r2, [r3, #32]
 8005f9c:	e008      	b.n	8005fb0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	1c59      	adds	r1, r3, #1
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6211      	str	r1, [r2, #32]
 8005fa8:	781a      	ldrb	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10f      	bne.n	8005fe4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fd2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fe2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e000      	b.n	8005fea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005fe8:	2302      	movs	r3, #2
  }
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr

08005ff6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b082      	sub	sp, #8
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800600c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2220      	movs	r2, #32
 8006012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff fe5e 	bl	8005cd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3708      	adds	r7, #8
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b08c      	sub	sp, #48	; 0x30
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b22      	cmp	r3, #34	; 0x22
 8006038:	f040 80ab 	bne.w	8006192 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006044:	d117      	bne.n	8006076 <UART_Receive_IT+0x50>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d113      	bne.n	8006076 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800604e:	2300      	movs	r3, #0
 8006050:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006056:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	b29b      	uxth	r3, r3
 8006060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006064:	b29a      	uxth	r2, r3
 8006066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006068:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606e:	1c9a      	adds	r2, r3, #2
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	629a      	str	r2, [r3, #40]	; 0x28
 8006074:	e026      	b.n	80060c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800607c:	2300      	movs	r3, #0
 800607e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006088:	d007      	beq.n	800609a <UART_Receive_IT+0x74>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d10a      	bne.n	80060a8 <UART_Receive_IT+0x82>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d106      	bne.n	80060a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a4:	701a      	strb	r2, [r3, #0]
 80060a6:	e008      	b.n	80060ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b01      	subs	r3, #1
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	4619      	mov	r1, r3
 80060d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d15a      	bne.n	800618e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 0220 	bic.w	r2, r2, #32
 80060e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695a      	ldr	r2, [r3, #20]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0201 	bic.w	r2, r2, #1
 8006106:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2220      	movs	r2, #32
 800610c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006114:	2b01      	cmp	r3, #1
 8006116:	d135      	bne.n	8006184 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	330c      	adds	r3, #12
 8006124:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	613b      	str	r3, [r7, #16]
   return(result);
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	f023 0310 	bic.w	r3, r3, #16
 8006134:	627b      	str	r3, [r7, #36]	; 0x24
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	330c      	adds	r3, #12
 800613c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800613e:	623a      	str	r2, [r7, #32]
 8006140:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006142:	69f9      	ldr	r1, [r7, #28]
 8006144:	6a3a      	ldr	r2, [r7, #32]
 8006146:	e841 2300 	strex	r3, r2, [r1]
 800614a:	61bb      	str	r3, [r7, #24]
   return(result);
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1e5      	bne.n	800611e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	2b10      	cmp	r3, #16
 800615e:	d10a      	bne.n	8006176 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	60fb      	str	r3, [r7, #12]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	60fb      	str	r3, [r7, #12]
 8006174:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800617a:	4619      	mov	r1, r3
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f7ff fdbf 	bl	8005d00 <HAL_UARTEx_RxEventCallback>
 8006182:	e002      	b.n	800618a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f7fc fd17 	bl	8002bb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800618a:	2300      	movs	r3, #0
 800618c:	e002      	b.n	8006194 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800618e:	2300      	movs	r3, #0
 8006190:	e000      	b.n	8006194 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006192:	2302      	movs	r3, #2
  }
}
 8006194:	4618      	mov	r0, r3
 8006196:	3730      	adds	r7, #48	; 0x30
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800619c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a0:	b09f      	sub	sp, #124	; 0x7c
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80061b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061b2:	68d9      	ldr	r1, [r3, #12]
 80061b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	ea40 0301 	orr.w	r3, r0, r1
 80061bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061c0:	689a      	ldr	r2, [r3, #8]
 80061c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	431a      	orrs	r2, r3
 80061c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	431a      	orrs	r2, r3
 80061ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061d0:	69db      	ldr	r3, [r3, #28]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80061d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80061e0:	f021 010c 	bic.w	r1, r1, #12
 80061e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061ea:	430b      	orrs	r3, r1
 80061ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80061f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061fa:	6999      	ldr	r1, [r3, #24]
 80061fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	ea40 0301 	orr.w	r3, r0, r1
 8006204:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4bc5      	ldr	r3, [pc, #788]	; (8006520 <UART_SetConfig+0x384>)
 800620c:	429a      	cmp	r2, r3
 800620e:	d004      	beq.n	800621a <UART_SetConfig+0x7e>
 8006210:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	4bc3      	ldr	r3, [pc, #780]	; (8006524 <UART_SetConfig+0x388>)
 8006216:	429a      	cmp	r2, r3
 8006218:	d103      	bne.n	8006222 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800621a:	f7fd ff3d 	bl	8004098 <HAL_RCC_GetPCLK2Freq>
 800621e:	6778      	str	r0, [r7, #116]	; 0x74
 8006220:	e002      	b.n	8006228 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006222:	f7fd ff25 	bl	8004070 <HAL_RCC_GetPCLK1Freq>
 8006226:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800622a:	69db      	ldr	r3, [r3, #28]
 800622c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006230:	f040 80b6 	bne.w	80063a0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006234:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006236:	461c      	mov	r4, r3
 8006238:	f04f 0500 	mov.w	r5, #0
 800623c:	4622      	mov	r2, r4
 800623e:	462b      	mov	r3, r5
 8006240:	1891      	adds	r1, r2, r2
 8006242:	6439      	str	r1, [r7, #64]	; 0x40
 8006244:	415b      	adcs	r3, r3
 8006246:	647b      	str	r3, [r7, #68]	; 0x44
 8006248:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800624c:	1912      	adds	r2, r2, r4
 800624e:	eb45 0303 	adc.w	r3, r5, r3
 8006252:	f04f 0000 	mov.w	r0, #0
 8006256:	f04f 0100 	mov.w	r1, #0
 800625a:	00d9      	lsls	r1, r3, #3
 800625c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006260:	00d0      	lsls	r0, r2, #3
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	1911      	adds	r1, r2, r4
 8006268:	6639      	str	r1, [r7, #96]	; 0x60
 800626a:	416b      	adcs	r3, r5
 800626c:	667b      	str	r3, [r7, #100]	; 0x64
 800626e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	461a      	mov	r2, r3
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	1891      	adds	r1, r2, r2
 800627a:	63b9      	str	r1, [r7, #56]	; 0x38
 800627c:	415b      	adcs	r3, r3
 800627e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006280:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006284:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006288:	f7fa faac 	bl	80007e4 <__aeabi_uldivmod>
 800628c:	4602      	mov	r2, r0
 800628e:	460b      	mov	r3, r1
 8006290:	4ba5      	ldr	r3, [pc, #660]	; (8006528 <UART_SetConfig+0x38c>)
 8006292:	fba3 2302 	umull	r2, r3, r3, r2
 8006296:	095b      	lsrs	r3, r3, #5
 8006298:	011e      	lsls	r6, r3, #4
 800629a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800629c:	461c      	mov	r4, r3
 800629e:	f04f 0500 	mov.w	r5, #0
 80062a2:	4622      	mov	r2, r4
 80062a4:	462b      	mov	r3, r5
 80062a6:	1891      	adds	r1, r2, r2
 80062a8:	6339      	str	r1, [r7, #48]	; 0x30
 80062aa:	415b      	adcs	r3, r3
 80062ac:	637b      	str	r3, [r7, #52]	; 0x34
 80062ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80062b2:	1912      	adds	r2, r2, r4
 80062b4:	eb45 0303 	adc.w	r3, r5, r3
 80062b8:	f04f 0000 	mov.w	r0, #0
 80062bc:	f04f 0100 	mov.w	r1, #0
 80062c0:	00d9      	lsls	r1, r3, #3
 80062c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80062c6:	00d0      	lsls	r0, r2, #3
 80062c8:	4602      	mov	r2, r0
 80062ca:	460b      	mov	r3, r1
 80062cc:	1911      	adds	r1, r2, r4
 80062ce:	65b9      	str	r1, [r7, #88]	; 0x58
 80062d0:	416b      	adcs	r3, r5
 80062d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80062d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	461a      	mov	r2, r3
 80062da:	f04f 0300 	mov.w	r3, #0
 80062de:	1891      	adds	r1, r2, r2
 80062e0:	62b9      	str	r1, [r7, #40]	; 0x28
 80062e2:	415b      	adcs	r3, r3
 80062e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062ea:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80062ee:	f7fa fa79 	bl	80007e4 <__aeabi_uldivmod>
 80062f2:	4602      	mov	r2, r0
 80062f4:	460b      	mov	r3, r1
 80062f6:	4b8c      	ldr	r3, [pc, #560]	; (8006528 <UART_SetConfig+0x38c>)
 80062f8:	fba3 1302 	umull	r1, r3, r3, r2
 80062fc:	095b      	lsrs	r3, r3, #5
 80062fe:	2164      	movs	r1, #100	; 0x64
 8006300:	fb01 f303 	mul.w	r3, r1, r3
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	3332      	adds	r3, #50	; 0x32
 800630a:	4a87      	ldr	r2, [pc, #540]	; (8006528 <UART_SetConfig+0x38c>)
 800630c:	fba2 2303 	umull	r2, r3, r2, r3
 8006310:	095b      	lsrs	r3, r3, #5
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006318:	441e      	add	r6, r3
 800631a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800631c:	4618      	mov	r0, r3
 800631e:	f04f 0100 	mov.w	r1, #0
 8006322:	4602      	mov	r2, r0
 8006324:	460b      	mov	r3, r1
 8006326:	1894      	adds	r4, r2, r2
 8006328:	623c      	str	r4, [r7, #32]
 800632a:	415b      	adcs	r3, r3
 800632c:	627b      	str	r3, [r7, #36]	; 0x24
 800632e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006332:	1812      	adds	r2, r2, r0
 8006334:	eb41 0303 	adc.w	r3, r1, r3
 8006338:	f04f 0400 	mov.w	r4, #0
 800633c:	f04f 0500 	mov.w	r5, #0
 8006340:	00dd      	lsls	r5, r3, #3
 8006342:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006346:	00d4      	lsls	r4, r2, #3
 8006348:	4622      	mov	r2, r4
 800634a:	462b      	mov	r3, r5
 800634c:	1814      	adds	r4, r2, r0
 800634e:	653c      	str	r4, [r7, #80]	; 0x50
 8006350:	414b      	adcs	r3, r1
 8006352:	657b      	str	r3, [r7, #84]	; 0x54
 8006354:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	461a      	mov	r2, r3
 800635a:	f04f 0300 	mov.w	r3, #0
 800635e:	1891      	adds	r1, r2, r2
 8006360:	61b9      	str	r1, [r7, #24]
 8006362:	415b      	adcs	r3, r3
 8006364:	61fb      	str	r3, [r7, #28]
 8006366:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800636a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800636e:	f7fa fa39 	bl	80007e4 <__aeabi_uldivmod>
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	4b6c      	ldr	r3, [pc, #432]	; (8006528 <UART_SetConfig+0x38c>)
 8006378:	fba3 1302 	umull	r1, r3, r3, r2
 800637c:	095b      	lsrs	r3, r3, #5
 800637e:	2164      	movs	r1, #100	; 0x64
 8006380:	fb01 f303 	mul.w	r3, r1, r3
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	3332      	adds	r3, #50	; 0x32
 800638a:	4a67      	ldr	r2, [pc, #412]	; (8006528 <UART_SetConfig+0x38c>)
 800638c:	fba2 2303 	umull	r2, r3, r2, r3
 8006390:	095b      	lsrs	r3, r3, #5
 8006392:	f003 0207 	and.w	r2, r3, #7
 8006396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4432      	add	r2, r6
 800639c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800639e:	e0b9      	b.n	8006514 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063a2:	461c      	mov	r4, r3
 80063a4:	f04f 0500 	mov.w	r5, #0
 80063a8:	4622      	mov	r2, r4
 80063aa:	462b      	mov	r3, r5
 80063ac:	1891      	adds	r1, r2, r2
 80063ae:	6139      	str	r1, [r7, #16]
 80063b0:	415b      	adcs	r3, r3
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80063b8:	1912      	adds	r2, r2, r4
 80063ba:	eb45 0303 	adc.w	r3, r5, r3
 80063be:	f04f 0000 	mov.w	r0, #0
 80063c2:	f04f 0100 	mov.w	r1, #0
 80063c6:	00d9      	lsls	r1, r3, #3
 80063c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063cc:	00d0      	lsls	r0, r2, #3
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	eb12 0804 	adds.w	r8, r2, r4
 80063d6:	eb43 0905 	adc.w	r9, r3, r5
 80063da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	4618      	mov	r0, r3
 80063e0:	f04f 0100 	mov.w	r1, #0
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	008b      	lsls	r3, r1, #2
 80063ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80063f2:	0082      	lsls	r2, r0, #2
 80063f4:	4640      	mov	r0, r8
 80063f6:	4649      	mov	r1, r9
 80063f8:	f7fa f9f4 	bl	80007e4 <__aeabi_uldivmod>
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	4b49      	ldr	r3, [pc, #292]	; (8006528 <UART_SetConfig+0x38c>)
 8006402:	fba3 2302 	umull	r2, r3, r3, r2
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	011e      	lsls	r6, r3, #4
 800640a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800640c:	4618      	mov	r0, r3
 800640e:	f04f 0100 	mov.w	r1, #0
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	1894      	adds	r4, r2, r2
 8006418:	60bc      	str	r4, [r7, #8]
 800641a:	415b      	adcs	r3, r3
 800641c:	60fb      	str	r3, [r7, #12]
 800641e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006422:	1812      	adds	r2, r2, r0
 8006424:	eb41 0303 	adc.w	r3, r1, r3
 8006428:	f04f 0400 	mov.w	r4, #0
 800642c:	f04f 0500 	mov.w	r5, #0
 8006430:	00dd      	lsls	r5, r3, #3
 8006432:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006436:	00d4      	lsls	r4, r2, #3
 8006438:	4622      	mov	r2, r4
 800643a:	462b      	mov	r3, r5
 800643c:	1814      	adds	r4, r2, r0
 800643e:	64bc      	str	r4, [r7, #72]	; 0x48
 8006440:	414b      	adcs	r3, r1
 8006442:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	4618      	mov	r0, r3
 800644a:	f04f 0100 	mov.w	r1, #0
 800644e:	f04f 0200 	mov.w	r2, #0
 8006452:	f04f 0300 	mov.w	r3, #0
 8006456:	008b      	lsls	r3, r1, #2
 8006458:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800645c:	0082      	lsls	r2, r0, #2
 800645e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006462:	f7fa f9bf 	bl	80007e4 <__aeabi_uldivmod>
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	4b2f      	ldr	r3, [pc, #188]	; (8006528 <UART_SetConfig+0x38c>)
 800646c:	fba3 1302 	umull	r1, r3, r3, r2
 8006470:	095b      	lsrs	r3, r3, #5
 8006472:	2164      	movs	r1, #100	; 0x64
 8006474:	fb01 f303 	mul.w	r3, r1, r3
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	011b      	lsls	r3, r3, #4
 800647c:	3332      	adds	r3, #50	; 0x32
 800647e:	4a2a      	ldr	r2, [pc, #168]	; (8006528 <UART_SetConfig+0x38c>)
 8006480:	fba2 2303 	umull	r2, r3, r2, r3
 8006484:	095b      	lsrs	r3, r3, #5
 8006486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800648a:	441e      	add	r6, r3
 800648c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800648e:	4618      	mov	r0, r3
 8006490:	f04f 0100 	mov.w	r1, #0
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	1894      	adds	r4, r2, r2
 800649a:	603c      	str	r4, [r7, #0]
 800649c:	415b      	adcs	r3, r3
 800649e:	607b      	str	r3, [r7, #4]
 80064a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064a4:	1812      	adds	r2, r2, r0
 80064a6:	eb41 0303 	adc.w	r3, r1, r3
 80064aa:	f04f 0400 	mov.w	r4, #0
 80064ae:	f04f 0500 	mov.w	r5, #0
 80064b2:	00dd      	lsls	r5, r3, #3
 80064b4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80064b8:	00d4      	lsls	r4, r2, #3
 80064ba:	4622      	mov	r2, r4
 80064bc:	462b      	mov	r3, r5
 80064be:	eb12 0a00 	adds.w	sl, r2, r0
 80064c2:	eb43 0b01 	adc.w	fp, r3, r1
 80064c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	4618      	mov	r0, r3
 80064cc:	f04f 0100 	mov.w	r1, #0
 80064d0:	f04f 0200 	mov.w	r2, #0
 80064d4:	f04f 0300 	mov.w	r3, #0
 80064d8:	008b      	lsls	r3, r1, #2
 80064da:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80064de:	0082      	lsls	r2, r0, #2
 80064e0:	4650      	mov	r0, sl
 80064e2:	4659      	mov	r1, fp
 80064e4:	f7fa f97e 	bl	80007e4 <__aeabi_uldivmod>
 80064e8:	4602      	mov	r2, r0
 80064ea:	460b      	mov	r3, r1
 80064ec:	4b0e      	ldr	r3, [pc, #56]	; (8006528 <UART_SetConfig+0x38c>)
 80064ee:	fba3 1302 	umull	r1, r3, r3, r2
 80064f2:	095b      	lsrs	r3, r3, #5
 80064f4:	2164      	movs	r1, #100	; 0x64
 80064f6:	fb01 f303 	mul.w	r3, r1, r3
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	011b      	lsls	r3, r3, #4
 80064fe:	3332      	adds	r3, #50	; 0x32
 8006500:	4a09      	ldr	r2, [pc, #36]	; (8006528 <UART_SetConfig+0x38c>)
 8006502:	fba2 2303 	umull	r2, r3, r2, r3
 8006506:	095b      	lsrs	r3, r3, #5
 8006508:	f003 020f 	and.w	r2, r3, #15
 800650c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4432      	add	r2, r6
 8006512:	609a      	str	r2, [r3, #8]
}
 8006514:	bf00      	nop
 8006516:	377c      	adds	r7, #124	; 0x7c
 8006518:	46bd      	mov	sp, r7
 800651a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800651e:	bf00      	nop
 8006520:	40011000 	.word	0x40011000
 8006524:	40011400 	.word	0x40011400
 8006528:	51eb851f 	.word	0x51eb851f

0800652c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8006536:	2300      	movs	r3, #0
 8006538:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006544:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4b20      	ldr	r3, [pc, #128]	; (80065cc <FSMC_NORSRAM_Init+0xa0>)
 800654a:	4013      	ands	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006556:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800655c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8006562:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8006568:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800656e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8006574:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800657a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8006580:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8006586:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800658c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8006592:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8006598:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	4313      	orrs	r3, r2
 800659e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	2b08      	cmp	r3, #8
 80065a6:	d103      	bne.n	80065b0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065ae:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	68f9      	ldr	r1, [r7, #12]
 80065b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3714      	adds	r7, #20
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	fff00080 	.word	0xfff00080

080065d0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b087      	sub	sp, #28
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80065dc:	2300      	movs	r3, #0
 80065de:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ea:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80065f2:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80065fe:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006606:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800660e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	3b01      	subs	r3, #1
 8006616:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006618:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	3b02      	subs	r3, #2
 8006620:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8006622:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006628:	4313      	orrs	r3, r2
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	4313      	orrs	r3, r2
 800662e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6979      	ldr	r1, [r7, #20]
 8006638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	371c      	adds	r7, #28
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
	...

0800664c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	607a      	str	r2, [r7, #4]
 8006658:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800665a:	2300      	movs	r3, #0
 800665c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006664:	d122      	bne.n	80066ac <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800666e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	4b15      	ldr	r3, [pc, #84]	; (80066c8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8006674:	4013      	ands	r3, r2
 8006676:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006682:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800668a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8006692:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006698:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800669a:	697a      	ldr	r2, [r7, #20]
 800669c:	4313      	orrs	r3, r2
 800669e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	6979      	ldr	r1, [r7, #20]
 80066a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80066aa:	e005      	b.n	80066b8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80066b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	371c      	adds	r7, #28
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	cff00000 	.word	0xcff00000

080066cc <__libc_init_array>:
 80066cc:	b570      	push	{r4, r5, r6, lr}
 80066ce:	4d0d      	ldr	r5, [pc, #52]	; (8006704 <__libc_init_array+0x38>)
 80066d0:	4c0d      	ldr	r4, [pc, #52]	; (8006708 <__libc_init_array+0x3c>)
 80066d2:	1b64      	subs	r4, r4, r5
 80066d4:	10a4      	asrs	r4, r4, #2
 80066d6:	2600      	movs	r6, #0
 80066d8:	42a6      	cmp	r6, r4
 80066da:	d109      	bne.n	80066f0 <__libc_init_array+0x24>
 80066dc:	4d0b      	ldr	r5, [pc, #44]	; (800670c <__libc_init_array+0x40>)
 80066de:	4c0c      	ldr	r4, [pc, #48]	; (8006710 <__libc_init_array+0x44>)
 80066e0:	f000 f866 	bl	80067b0 <_init>
 80066e4:	1b64      	subs	r4, r4, r5
 80066e6:	10a4      	asrs	r4, r4, #2
 80066e8:	2600      	movs	r6, #0
 80066ea:	42a6      	cmp	r6, r4
 80066ec:	d105      	bne.n	80066fa <__libc_init_array+0x2e>
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066f4:	4798      	blx	r3
 80066f6:	3601      	adds	r6, #1
 80066f8:	e7ee      	b.n	80066d8 <__libc_init_array+0xc>
 80066fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80066fe:	4798      	blx	r3
 8006700:	3601      	adds	r6, #1
 8006702:	e7f2      	b.n	80066ea <__libc_init_array+0x1e>
 8006704:	0800c030 	.word	0x0800c030
 8006708:	0800c030 	.word	0x0800c030
 800670c:	0800c030 	.word	0x0800c030
 8006710:	0800c034 	.word	0x0800c034

08006714 <memset>:
 8006714:	4402      	add	r2, r0
 8006716:	4603      	mov	r3, r0
 8006718:	4293      	cmp	r3, r2
 800671a:	d100      	bne.n	800671e <memset+0xa>
 800671c:	4770      	bx	lr
 800671e:	f803 1b01 	strb.w	r1, [r3], #1
 8006722:	e7f9      	b.n	8006718 <memset+0x4>

08006724 <round>:
 8006724:	ec51 0b10 	vmov	r0, r1, d0
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800672e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8006732:	2c13      	cmp	r4, #19
 8006734:	ee10 2a10 	vmov	r2, s0
 8006738:	460b      	mov	r3, r1
 800673a:	dc19      	bgt.n	8006770 <round+0x4c>
 800673c:	2c00      	cmp	r4, #0
 800673e:	da09      	bge.n	8006754 <round+0x30>
 8006740:	3401      	adds	r4, #1
 8006742:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8006746:	d103      	bne.n	8006750 <round+0x2c>
 8006748:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800674c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006750:	2100      	movs	r1, #0
 8006752:	e028      	b.n	80067a6 <round+0x82>
 8006754:	4d15      	ldr	r5, [pc, #84]	; (80067ac <round+0x88>)
 8006756:	4125      	asrs	r5, r4
 8006758:	ea01 0605 	and.w	r6, r1, r5
 800675c:	4332      	orrs	r2, r6
 800675e:	d00e      	beq.n	800677e <round+0x5a>
 8006760:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006764:	fa42 f404 	asr.w	r4, r2, r4
 8006768:	4423      	add	r3, r4
 800676a:	ea23 0305 	bic.w	r3, r3, r5
 800676e:	e7ef      	b.n	8006750 <round+0x2c>
 8006770:	2c33      	cmp	r4, #51	; 0x33
 8006772:	dd07      	ble.n	8006784 <round+0x60>
 8006774:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8006778:	d101      	bne.n	800677e <round+0x5a>
 800677a:	f7f9 fe55 	bl	8000428 <__adddf3>
 800677e:	ec41 0b10 	vmov	d0, r0, r1
 8006782:	bd70      	pop	{r4, r5, r6, pc}
 8006784:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8006788:	f04f 35ff 	mov.w	r5, #4294967295
 800678c:	40f5      	lsrs	r5, r6
 800678e:	4228      	tst	r0, r5
 8006790:	d0f5      	beq.n	800677e <round+0x5a>
 8006792:	2101      	movs	r1, #1
 8006794:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8006798:	fa01 f404 	lsl.w	r4, r1, r4
 800679c:	1912      	adds	r2, r2, r4
 800679e:	bf28      	it	cs
 80067a0:	185b      	addcs	r3, r3, r1
 80067a2:	ea22 0105 	bic.w	r1, r2, r5
 80067a6:	4608      	mov	r0, r1
 80067a8:	4619      	mov	r1, r3
 80067aa:	e7e8      	b.n	800677e <round+0x5a>
 80067ac:	000fffff 	.word	0x000fffff

080067b0 <_init>:
 80067b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067b2:	bf00      	nop
 80067b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067b6:	bc08      	pop	{r3}
 80067b8:	469e      	mov	lr, r3
 80067ba:	4770      	bx	lr

080067bc <_fini>:
 80067bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067be:	bf00      	nop
 80067c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067c2:	bc08      	pop	{r3}
 80067c4:	469e      	mov	lr, r3
 80067c6:	4770      	bx	lr
