
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036365                       # Number of seconds simulated
sim_ticks                                 36365348607                       # Number of ticks simulated
final_tick                               565929728544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104520                       # Simulator instruction rate (inst/s)
host_op_rate                                   135487                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1178518                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911764                       # Number of bytes of host memory used
host_seconds                                 30856.85                       # Real time elapsed on the host
sim_insts                                  3225145005                       # Number of instructions simulated
sim_ops                                    4180691197                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2158720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1134976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1847168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5145728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1596928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1596928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16865                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14431                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40201                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12476                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12476                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59362005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31210370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50794728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141500857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43913452                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43913452                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43913452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59362005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31210370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50794728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185414309                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87207072                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30988667                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25415670                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015324                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13260189                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100349                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164028                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87490                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32037048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170192668                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30988667                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264377                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36585604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10814524                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7416598                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675636                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84805526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48219922     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648628      4.30%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199486      3.77%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439849      4.06%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3021208      3.56%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580272      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029972      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2703731      3.19%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962458     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84805526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355346                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951593                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33702848                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6998516                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34801971                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542358                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8759824                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079102                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6679                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201852417                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51058                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8759824                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35367379                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3323236                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       981534                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645792                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2727753                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195020373                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13884                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1698938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752237                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           94                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270810265                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909418293                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909418293                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102551001                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34120                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18085                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7251862                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19247867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10033021                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240461                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3156047                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183940634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147831998                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286317                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60992016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186347159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2047                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84805526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743188                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30568372     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17867381     21.07%     57.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11968012     14.11%     71.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634318      9.00%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7549852      8.90%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436015      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379953      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746546      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655077      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84805526                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082486     69.86%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205281     13.25%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261668     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121608726     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015373      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750096     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8441781      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147831998                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695184                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549475                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010481                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382305310                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244967794                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143682547                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149381473                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264427                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035738                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2291348                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8759824                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2540771                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161392                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183974725                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19247867                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10033021                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18069                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6676                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360709                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145248425                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14806341                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583569                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23006182                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590425                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199841                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665558                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143827768                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143682547                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93738144                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261716466                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647602                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358167                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61556449                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041053                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76045702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30729297     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457620     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8384211     11.03%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290731      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680019      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806312      2.38%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999500      2.63%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009047      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688965      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76045702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688965                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256335106                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376724808                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2401546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872071                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872071                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146696                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146696                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655834931                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197066951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189331107                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87207072                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31397821                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25556562                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2098170                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13388726                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12378448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3230486                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92383                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34709339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171501792                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31397821                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15608934                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36040414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10766086                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5778259                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16966039                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       842539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85160048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.480395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49119634     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1945790      2.28%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2540281      2.98%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3818308      4.48%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3709204      4.36%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2815724      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1674068      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2506902      2.94%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17030137     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85160048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360038                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966604                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35855046                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5660808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34740060                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272369                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8631764                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5314194                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205179766                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8631764                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37757537                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1040976                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1851935                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33065364                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2812466                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199202945                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          869                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1214853                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       883557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277590029                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    927721578                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    927721578                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172598385                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104991639                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42198                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23767                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7960986                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18462032                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9781476                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188644                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3083996                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185142991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40053                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149153130                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279754                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60193998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183012919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6357                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85160048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751445                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29793918     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18650047     21.90%     56.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12006548     14.10%     70.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8227626      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7698503      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4100644      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3023711      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       904797      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       754254      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85160048                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         733016     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151064     14.24%     83.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176839     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124107619     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2107316      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16849      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14724299      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8197047      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149153130                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710333                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1060924                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384806986                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245377868                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144964929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150214054                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505473                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7072652                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          866                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2481415                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          511                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8631764                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         612104                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99068                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185183049                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1268481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18462032                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9781476                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23205                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          866                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1285323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1182050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2467373                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146297769                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13860655                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2855361                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21874166                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20491181                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8013511                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677591                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145003338                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144964929                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93137261                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261546546                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662307                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356102                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101081573                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124233530                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60949746                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132761                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76528283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29680022     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21902714     28.62%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8076032     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4622783      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3853594      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1882664      2.46%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1896685      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       807715      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3806074      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76528283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101081573                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124233530                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18689441                       # Number of memory references committed
system.switch_cpus1.commit.loads             11389380                       # Number of loads committed
system.switch_cpus1.commit.membars              16848                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17818099                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111979562                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2534881                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3806074                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257905485                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379002844                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2047024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101081573                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124233530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101081573                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862740                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862740                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159098                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159098                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       658355460                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200225419                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189507894                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33696                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87207072                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31053485                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27154963                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1963422                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15581382                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14941998                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2230308                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62072                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36612639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172815064                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31053485                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17172306                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35580269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9640318                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4349757                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18048246                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       777273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84208401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.362169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48628132     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761063      2.09%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3232035      3.84%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3022385      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4990604      5.93%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5186066      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1226583      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          922348      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15239185     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84208401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356089                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981663                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37768247                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4210233                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34432419                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137439                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7660062                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3372748                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5655                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193321556                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7660062                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39351350                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1564880                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       467818                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32971818                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2192472                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188241161                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        749075                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       884345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249853535                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    856820933                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    856820933                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162816137                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87037365                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22188                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10845                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5875911                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28996976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6294719                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104538                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2003884                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178183443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150461730                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       199943                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53305044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146443860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84208401                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786778                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841077                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29184591     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15730514     18.68%     53.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13641029     16.20%     69.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8383380      9.96%     79.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8790145     10.44%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5177270      6.15%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2276707      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       606274      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       418491      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84208401                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         591265     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        190424     21.34%     87.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110735     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117987799     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1184661      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10828      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25926623     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5351819      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150461730                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725339                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             892424                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386224228                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231510622                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145573982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151354154                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       367373                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8251574                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          465                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1539447                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7660062                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         928975                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62977                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178205118                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       209022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28996976                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6294719                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10845                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          465                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1047340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2202301                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147663857                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24924261                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2797873                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30145364                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22323329                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5221103                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693256                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145736149                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145573982                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89442478                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218199891                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.669291                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409911                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109413749                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124269047                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53936749                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1968626                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76548339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320796                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35223673     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16217358     21.19%     67.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9080396     11.86%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3070759      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2942318      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1223221      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3288950      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       953769      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4547895      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76548339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109413749                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124269047                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25500671                       # Number of memory references committed
system.switch_cpus2.commit.loads             20745399                       # Number of loads committed
system.switch_cpus2.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19462360                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108473225                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1677897                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4547895                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250206240                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364078027                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2998671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109413749                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124269047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109413749                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797039                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797039                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.254643                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.254643                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       683149824                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190754086                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199346760                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21652                       # number of misc regfile writes
system.l20.replacements                         16875                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676916                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27115                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.964632                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.917833                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.943855                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5804.626958                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4417.511354                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001359                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.566858                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.431398                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78986                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78986                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17777                       # number of Writeback hits
system.l20.Writeback_hits::total                17777                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78986                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78986                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78986                       # number of overall hits
system.l20.overall_hits::total                  78986                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16865                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16875                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16865                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16875                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16865                       # number of overall misses
system.l20.overall_misses::total                16875                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2184726300                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2185931495                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2184726300                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2185931495                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2184726300                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2185931495                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95851                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95861                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17777                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17777                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95851                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95861                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95851                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95861                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175950                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176036                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175950                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176036                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175950                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176036                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129542.027868                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129536.681185                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129542.027868                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129536.681185                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129542.027868                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129536.681185                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4214                       # number of writebacks
system.l20.writebacks::total                     4214                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16865                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16875                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16865                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16875                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16865                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16875                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2025965553                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2027076844                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2025965553                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2027076844                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2025965553                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2027076844                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175950                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176036                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175950                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176036                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175950                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176036                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120128.405159                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120123.072237                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120128.405159                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120123.072237                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120128.405159                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120123.072237                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8880                       # number of replacements
system.l21.tagsinuse                     10239.985718                       # Cycle average of tags in use
system.l21.total_refs                          556030                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19120                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.081067                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          557.450021                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.808111                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3781.203979                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5893.523607                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000763                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.369258                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.575539                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43866                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43866                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25649                       # number of Writeback hits
system.l21.Writeback_hits::total                25649                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43866                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43866                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43866                       # number of overall hits
system.l21.overall_hits::total                  43866                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8864                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8877                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8867                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8880                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8867                       # number of overall misses
system.l21.overall_misses::total                 8880                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1711915                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1105833016                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1107544931                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       409101                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       409101                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1711915                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1106242117                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1107954032                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1711915                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1106242117                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1107954032                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52730                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52743                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25649                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25649                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52733                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52746                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52733                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52746                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168102                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168307                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168149                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168354                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168149                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168354                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 124755.529783                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 124765.678833                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       136367                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       136367                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 124759.458329                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 124769.598198                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 124759.458329                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 124769.598198                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5946                       # number of writebacks
system.l21.writebacks::total                     5946                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8864                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8877                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8867                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8880                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8867                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8880                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1022231384                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1023822009                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       381111                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       381111                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1022612495                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1024203120                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1022612495                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1024203120                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168102                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168307                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168149                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168354                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168149                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168354                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115323.937726                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 115334.235553                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       127037                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       127037                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 115327.900643                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 115338.189189                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 115327.900643                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 115338.189189                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14446                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          206034                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26734                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.706815                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          410.079972                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.211076                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6092.898128                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5776.810824                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033372                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000668                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.495841                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.470118                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39554                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39554                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11214                       # number of Writeback hits
system.l22.Writeback_hits::total                11214                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39554                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39554                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39554                       # number of overall hits
system.l22.overall_hits::total                  39554                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14431                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14446                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14431                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14446                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14431                       # number of overall misses
system.l22.overall_misses::total                14446                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2398918                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1748906171                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1751305089                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2398918                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1748906171                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1751305089                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2398918                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1748906171                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1751305089                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53985                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              54000                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11214                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11214                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53985                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               54000                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53985                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              54000                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267315                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267519                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267315                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267519                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267315                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267519                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 121190.920310                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 121231.142808                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 121190.920310                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 121231.142808                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 121190.920310                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 121231.142808                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2316                       # number of writebacks
system.l22.writebacks::total                     2316                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14431                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14446                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14431                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14446                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14431                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14446                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1612851899                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1615110366                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1612851899                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1615110366                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1612851899                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1615110366                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267315                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267519                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267315                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267519                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267315                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267519                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111763.003188                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111803.292676                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111763.003188                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111803.292676                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111763.003188                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111803.292676                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683286                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846696.883636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675625                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675625                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675625                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675625                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675636                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675636                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675636                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675636                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95851                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191904859                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96107                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.783366                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496112                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503888                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11640399                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640399                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17196                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19349819                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19349819                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19349819                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19349819                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357067                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357067                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357172                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357172                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14627866378                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14627866378                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12133935                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12133935                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14640000313                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14640000313                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14640000313                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14640000313                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11997466                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11997466                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706991                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706991                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706991                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706991                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029762                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029762                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018124                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40966.727191                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40966.727191                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 115561.285714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 115561.285714                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40988.656202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40988.656202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40988.656202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40988.656202                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17777                       # number of writebacks
system.cpu0.dcache.writebacks::total            17777                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261216                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261216                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261321                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261321                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95851                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95851                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95851                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2850885920                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2850885920                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2850885920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2850885920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2850885920                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2850885920                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004864                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004864                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004864                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004864                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29742.891780                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29742.891780                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29742.891780                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29742.891780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29742.891780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29742.891780                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996883                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020189444                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056833.556452                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996883                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16966023                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16966023                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16966023                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16966023                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16966023                       # number of overall hits
system.cpu1.icache.overall_hits::total       16966023                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2271248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2271248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16966039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16966039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16966039                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16966039                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16966039                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16966039                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       141953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       141953                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52733                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174310826                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52989                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3289.566250                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.228018                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.771982                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911047                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088953                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10546402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10546402                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7260593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7260593                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17822                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17822                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16848                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16848                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17806995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17806995                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17806995                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17806995                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133137                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4756                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4756                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137893                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137893                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137893                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137893                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6491297222                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6491297222                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    492517379                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    492517379                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6983814601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6983814601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6983814601                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6983814601                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10679539                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10679539                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7265349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7265349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17944888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17944888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17944888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17944888                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012467                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000655                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007684                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007684                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48756.523145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48756.523145                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 103557.060345                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103557.060345                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50646.621663                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50646.621663                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50646.621663                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50646.621663                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2231327                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 69728.968750                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25649                       # number of writebacks
system.cpu1.dcache.writebacks::total            25649                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80407                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4753                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85160                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85160                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85160                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85160                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52730                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52730                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52733                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1473725857                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1473725857                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       412101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       412101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1474137958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1474137958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1474137958                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1474137958                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27948.527537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27948.527537                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       137367                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       137367                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27954.752394                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27954.752394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27954.752394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27954.752394                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993745                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929514220                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1714970.885609                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993745                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024028                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18048230                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18048230                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18048230                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18048230                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18048230                       # number of overall hits
system.cpu2.icache.overall_hits::total       18048230                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2608632                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2608632                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18048246                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18048246                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18048246                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18048246                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18048246                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18048246                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53985                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232361337                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54241                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4283.868974                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.068720                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.931280                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.828393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.171607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22636863                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22636863                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4733600                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4733600                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10844                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10844                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27370463                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27370463                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27370463                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27370463                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169120                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169120                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169120                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169120                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169120                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169120                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12393584726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12393584726                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12393584726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12393584726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12393584726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12393584726                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22805983                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22805983                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4733600                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4733600                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27539583                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27539583                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27539583                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27539583                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007416                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007416                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73282.785750                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73282.785750                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73282.785750                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73282.785750                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73282.785750                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73282.785750                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11214                       # number of writebacks
system.cpu2.dcache.writebacks::total            11214                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115135                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115135                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115135                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115135                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115135                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115135                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53985                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53985                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53985                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53985                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53985                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53985                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2035033887                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2035033887                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2035033887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2035033887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2035033887                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2035033887                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37696.283912                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37696.283912                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37696.283912                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37696.283912                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37696.283912                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37696.283912                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
