Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan  5 19:38:09 2024
| Host         : LAPTOP-605D38N6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_control_sets_placed.rpt
| Design       : Final
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            9 |
| No           | No                    | Yes                    |             191 |           61 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |              26 |            7 |
| Yes          | No                    | Yes                    |              66 |           18 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+-------------------------+------------------+----------------+
|  D/clk1/clk1M  |                                                   | rst_IBUF                |                1 |              1 |
|  clk_IBUF_BUFG | D/clk1/cnt[5]_i_2_n_0                             |                         |                1 |              1 |
|  D/clk1/clk1M  |                                                   |                         |                2 |              4 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                |                1 |              4 |
|  clk_IBUF_BUFG | C/bitcounter                                      | C/bitcounter[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | D/clk1/cnt[5]_i_2_n_0                             | D/clk1/cnt[5]_i_1_n_0   |                2 |              4 |
|  D/clk1/clk1M  | D/u2/distance_register                            | rst_IBUF                |                3 |              8 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                |                2 |              8 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                |                2 |              8 |
|  clk_IBUF_BUFG | C/RxData[7]_i_1_n_0                               |                         |                2 |              8 |
|  clk_IBUF_BUFG | C/ack                                             |                         |                2 |              8 |
|  clk_IBUF_BUFG | key_de/op/E[0]                                    | rst_IBUF                |                3 |              8 |
|  clk_IBUF_BUFG | C/rxshiftreg                                      |                         |                2 |              9 |
|  clk_IBUF_BUFG | key_de/key                                        | rst_IBUF                |                3 |             10 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                |                3 |             11 |
|  clk_IBUF_BUFG |                                                   | C/counter[0]_i_1_n_0    |                4 |             14 |
|  D/clk1/clk1M  | D/u2/count                                        | rst_IBUF                |                3 |             16 |
|  clk_IBUF_BUFG |                                                   |                         |                7 |             17 |
|  clk_IBUF_BUFG | B/counter_count[16]_i_1_n_0                       | rst_IBUF                |                4 |             17 |
|  clk_IBUF_BUFG |                                                   | rst_IBUF                |               61 |            191 |
+----------------+---------------------------------------------------+-------------------------+------------------+----------------+


