<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>MOV
		— Move</title></head><body><header><nav><ul><li><a href="./index.html">Index</a></li><li>May 2018</li></ul></nav></header><h1>MOV
		— Move</h1>

<table>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Op/En</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th></tr>
<tr>
<td>88 /<em>r</em></td>
<td>MOV <em>r/m8,r8</em></td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r8</em> to <em>r/m8.</em></td></tr>
<tr>
<td>REX + 88 /<em>r</em></td>
<td>MOV <em>r/m8</em><sup>***,</sup><em>r8</em><sup>***</sup></td>
<td>MR</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>r8</em> to <em>r/m8.</em></td></tr>
<tr>
<td>89 /<em>r</em></td>
<td>MOV <em>r/m16,r16</em></td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r16</em> to <em>r/m16.</em></td></tr>
<tr>
<td>89 /<em>r</em></td>
<td>MOV <em>r/m32,r32</em></td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r32</em> to <em>r/m32.</em></td></tr>
<tr>
<td>REX.W + 89 /<em>r</em></td>
<td>MOV <em>r/m64,r64</em></td>
<td>MR</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>r64</em> to <em>r/m64.</em></td></tr>
<tr>
<td>8A /<em>r</em></td>
<td>MOV <em>r8,r/m8</em></td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r/m8</em> to <em>r8.</em></td></tr>
<tr>
<td>REX + 8A /<em>r</em></td>
<td>MOV <em>r8***,r/m8***</em></td>
<td>RM</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>r/m8</em> to <em>r8.</em></td></tr>
<tr>
<td>8B /<em>r</em></td>
<td>MOV <em>r16,r/m16</em></td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r/m16</em> to <em>r16.</em></td></tr>
<tr>
<td>8B /<em>r</em></td>
<td>MOV <em>r32,r/m32</em></td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r/m32</em> to <em>r32.</em></td></tr>
<tr>
<td>REX.W + 8B /<em>r</em></td>
<td>MOV <em>r64,r/m64</em></td>
<td>RM</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>r/m64</em> to <em>r64.</em></td></tr>
<tr>
<td>8C /<em>r</em></td>
<td>MOV <em>r/m16,Sreg</em>**</td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Move segment register to <em>r/m16.</em></td></tr>
<tr>
<td>REX.W + 8C /<em>r</em></td>
<td>MOV <em>r16/r32/m16, Sreg</em>**</td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Move zero extended 16-bit segment register to <em>r16/r32/r64/m16.</em></td></tr>
<tr>
<td>REX.W + 8C /<em>r</em></td>
<td>MOV <em>r64/m16, Sreg</em>**</td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Move zero extended 16-bit segment register to <em>r64/m16.</em></td></tr>
<tr>
<td>8E /<em>r</em></td>
<td>MOV <em>Sreg,r/m16</em>**</td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>r/m16</em> to segment register.</td></tr>
<tr>
<td>REX.W + 8E /<em>r</em></td>
<td>MOV <em>Sreg,r/m64</em>**</td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>lower 16 bits of r/m64</em> to segment register.</td></tr>
<tr>
<td>A0</td>
<td>MOV AL,<em>moffs8</em>*</td>
<td>FD</td>
<td>Valid</td>
<td>Valid</td>
<td>Move byte at (<em>seg:offset</em>) to AL.</td></tr>
<tr>
<td>REX.W + A0</td>
<td>MOV AL,<em>moffs8</em>*</td>
<td>FD</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move byte at (<em>offset</em>) to AL.</td></tr>
<tr>
<td>A1</td>
<td>MOV AX,<em>moffs16</em>*</td>
<td>FD</td>
<td>Valid</td>
<td>Valid</td>
<td>Move word at (<em>seg:offset</em>) to AX.</td></tr>
<tr>
<td>A1</td>
<td>MOV EAX,<em>moffs32</em>*</td>
<td>FD</td>
<td>Valid</td>
<td>Valid</td>
<td>Move doubleword at (<em>seg:offset</em>) to EAX.</td></tr>
<tr>
<td>REX.W + A1</td>
<td>MOV RAX,<em>moffs64</em>*</td>
<td>FD</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move quadword at (<em>offset</em>) to RAX.</td></tr>
<tr>
<td>A2</td>
<td>MOV <em>moffs8</em>,AL</td>
<td>TD</td>
<td>Valid</td>
<td>Valid</td>
<td>Move AL to (<em>seg:offset</em>).</td></tr>
<tr>
<td>REX.W + A2</td>
<td>MOV <em>moffs8</em><sup>***</sup>,AL</td>
<td>TD</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move AL to (<em>offset</em>).</td></tr>
<tr>
<td>A3</td>
<td>MOV <em>moffs16</em>*,AX</td>
<td>TD</td>
<td>Valid</td>
<td>Valid</td>
<td>Move AX to (<em>seg:offset</em>).</td></tr>
<tr>
<td>A3</td>
<td>MOV <em>moffs32</em>*,EAX</td>
<td>TD</td>
<td>Valid</td>
<td>Valid</td>
<td>Move EAX to (<em>seg:offset</em>).</td></tr>
<tr>
<td>REX.W + A3</td>
<td>MOV <em>moffs64</em>*,RAX</td>
<td>TD</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move RAX to (<em>offset</em>).</td></tr>
<tr>
<td>B0+ <em>rb ib</em></td>
<td>MOV <em>r8, imm8</em></td>
<td>OI</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>imm8</em> to <em>r8.</em></td></tr>
<tr>
<td>REX + B0+ <em>rb ib</em></td>
<td>MOV <em>r8</em><sup>***</sup><em>, imm8</em></td>
<td>OI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>imm8</em> to <em>r8.</em></td></tr>
<tr>
<td>B8+ <em>rw iw</em></td>
<td>MOV <em>r16, imm16</em></td>
<td>OI</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>imm16</em> to <em>r16.</em></td></tr>
<tr>
<td>B8+ <em>rd id</em></td>
<td>MOV <em>r32, imm32</em></td>
<td>OI</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>imm32</em> to <em>r32.</em></td></tr>
<tr>
<td>REX.W + B8+ <em>rd io</em></td>
<td>MOV <em>r64, imm64</em></td>
<td>OI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>imm64</em> to <em>r64.</em></td></tr>
<tr>
<td>C6 /<em>0 ib</em></td>
<td>MOV <em>r/m8, imm8</em></td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>imm8</em> to <em>r/m8.</em></td></tr>
<tr>
<td>REX + C6 /<em>0 ib</em></td>
<td>MOV <em>r/m8***, imm8</em></td>
<td>MI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>imm8</em> to <em>r/m8.</em></td></tr>
<tr>
<td>C7 /<em>0 iw</em></td>
<td>MOV <em>r/m16, imm16</em></td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>imm16</em> to <em>r/m16.</em></td></tr>
<tr>
<td>C7 /<em>0 id</em></td>
<td>MOV <em>r/m32, imm32</em></td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Move <em>imm32</em> to <em>r/m32.</em></td></tr>
<tr>
<td>REX.W + C7 /<em>0 id</em></td>
<td>MOV <em>r/m64, imm32</em></td>
<td>MI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move <em>imm32 sign extended to 64-bits</em> to <em>r/m64.</em></td></tr></table>
<blockquote>
<p>* The<em>moffs8</em>,<em>moffs16</em>,<em>moffs32</em>and<em>moffs64</em>operandsspecifyasimpleoffsetrelativetothesegmentbase,where8,16,32and64 refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16, 32 or 64 bits.</p>
<p>** In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following “Description” section for further information).</p>
<p>***In 64-bit mode, <em>r/m8</em> can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.</p></blockquote>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
			¶
		</a></h2>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>FD</td>
<td>AL/AX/EAX/RAX</td>
<td>Moffs</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>TD</td>
<td>Moffs (w)</td>
<td>AL/AX/EAX/RAX</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>OI</td>
<td>opcode + rd (w)</td>
<td>imm8/16/32/64</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>MI</td>
<td>ModRM:r/m (w)</td>
<td>imm8/16/32/64</td>
<td>NA</td>
<td>NA</td></tr></table>
<h2 id="description">Description<a class="anchor" href="#description">
			¶
		</a></h2>
<p>Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location; the destination register can be a general-purpose register, segment register, or memory location. Both operands must be the same size, which can be a byte, a word, a doubleword, or a quadword.</p>
<p>The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode exception (#UD). To load the CS register, use the far JMP, CALL, or RET instruction.</p>
<p>If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register automatically causes the segment descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register. While loading this information, the segment selector and segment descriptor information is validated (see the “Operation” algorithm below). The segment descriptor data is obtained from the GDT or LDT entry for the specified segment selector.</p>
<p>A NULL segment selector (values 0000-0003) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (#GP) and no memory reference occurs.</p>
<p>Loading the SS register with a MOV instruction suppresses or inhibits some debug exceptions and inhibits interrupts on the following instruction boundary. (The inhibition ends after delivery of an exception or the execution of the next instruction.) This behavior allows a stack pointer to be loaded into the ESP register with the next instruction (MOV ESP, <strong>stack-pointer value</strong>) before an event can be delivered. See Section 6.8.3, “Masking Exceptions and Interrupts When Switching Stacks,” in <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</em> Intel recommends that software use the LSS instruction to load the SS register and ESP together.</p>
<p>When executing MOV Reg, Sreg, the processor copies the content of Sreg to the 16 least significant bits of the general-purpose register. The upper bits of the destination register are zero for most IA-32 processors (Pentium Pro processors and later) and all Intel 64 processors, with the exception that bits 31:16 are undefined for Intel Quark X1000 processors, Pentium and earlier processors.</p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation<a class="anchor" href="#operation">
			¶
		</a></h2>
<pre>DEST ← SRC;
Loading a segment register while in protected mode results in special checks and actions, as described in the
following listing. These checks are performed on the segment selector and the segment descriptor to which it
points.
IF SS is loaded
    THEN
        IF segment selector is NULL
            THEN #GP(0); FI;
        IF segment selector index is outside descriptor table limits
        OR segment selector's RPL ≠ CPL
        OR segment is not a writable data segment
        OR DPL ≠ CPL
            THEN #GP(selector); FI;
        IF segment not marked present
            THEN #SS(selector);
            ELSE
                SS ← segment selector;
                SS ← segment descriptor; FI;
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector
THEN
    IF segment selector index is outside descriptor table limits
    OR segment is not a data or readable code segment
    OR ((segment is a data or nonconforming code segment) AND ((RPL &gt; DPL) or (CPL &gt; DPL)))
        THEN #GP(selector); FI;
    IF segment not marked present
        THEN #NP(selector);
        ELSE
            SegmentRegister ← segment selector;
            SegmentRegister ← segment descriptor; FI;
FI;
IF DS, ES, FS, or GS is loaded with NULL selector
    THEN
        SegmentRegister ← segment selector;
        SegmentRegister ← segment descriptor;
FI;
</pre>
<h2 id="flags-affected">Flags Affected<a class="anchor" href="#flags-affected">
			¶
		</a></h2>
<p>None</p>
<h2 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="#protected-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td rowspan="4">#GP(0)</td>
<td>If attempt is made to load SS register with NULL segment selector.</td></tr>
<tr>
<td>If the destination operand is in a non-writable segment.</td></tr>
<tr>
<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr>
<td>If the DS, ES, FS, or GS register contains a NULL segment selector.</td></tr>
<tr>
<td rowspan="5">#GP(selector)</td>
<td>If segment selector index is outside descriptor table limits.</td></tr>
<tr>
<td>If the SS register is being loaded and the segment selector's RPL and the segment descriptor’s DPL are not equal to the CPL.</td></tr>
<tr>
<td>If the SS register is being loaded and the segment pointed to is a non-writable data segment.</td></tr>
<tr>
<td>If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.</td></tr>
<tr>
<td>If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, and either the RPL or the CPL is greater than the DPL.</td></tr>
<tr>
<td>#SS(0)</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td>#SS(selector)</td>
<td>If the SS register is being loaded and the segment pointed to is marked not present.</td></tr>
<tr>
<td>#NP</td>
<td>If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not present.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td></tr>
<tr>
<td rowspan="2">#UD</td>
<td>If attempt is made to load the CS register.</td></tr>
<tr>
<td>If the LOCK prefix is used.</td></tr></table>
<h2 class="exceptions" id="real-address-mode-exceptions">Real-Address Mode Exceptions<a class="anchor" href="#real-address-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td>#GP</td>
<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr>
<td>#SS</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td rowspan="2">#UD</td>
<td>If attempt is made to load the CS register.</td></tr>
<tr>
<td>If the LOCK prefix is used.</td></tr></table>
<h2 class="exceptions" id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions<a class="anchor" href="#virtual-8086-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td>#GP(0)</td>
<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr>
<td>#SS(0)</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made.</td></tr>
<tr>
<td rowspan="2">#UD</td>
<td>If attempt is made to load the CS register.</td></tr>
<tr>
<td>If the LOCK prefix is used.</td></tr></table>
<h2 class="exceptions" id="compatibility-mode-exceptions">Compatibility Mode Exceptions<a class="anchor" href="#compatibility-mode-exceptions">
			¶
		</a></h2>
<p>Same exceptions as in protected mode.</p>
<h2 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="#64-bit-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td rowspan="3">#GP(0)</td>
<td>If the memory address is in a non-canonical form.</td></tr>
<tr>
<td>If an attempt is made to load SS register with NULL segment selector when CPL = 3.</td></tr>
<tr>
<td>If an attempt is made to load SS register with NULL segment selector when CPL &lt; 3 and CPL ≠ RPL.</td></tr>
<tr>
<td rowspan="6">#GP(selector)</td>
<td>If segment selector index is outside descriptor table limits.</td></tr>
<tr>
<td>If the memory access to the descriptor table is non-canonical.</td></tr>
<tr>
<td>If the SS register is being loaded and the segment selector's RPL and the segment descriptor’s DPL are not equal to the CPL.</td></tr>
<tr>
<td>If the SS register is being loaded and the segment pointed to is a nonwritable data segment.</td></tr>
<tr>
<td>If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.</td></tr>
<tr>
<td>If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.</td></tr>
<tr>
<td>#SS(0)</td>
<td>If the stack address is in a non-canonical form.</td></tr>
<tr>
<td>#SS(selector)</td>
<td>If the SS register is being loaded and the segment pointed to is marked not present.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td></tr>
<tr>
<td rowspan="2">#UD</td>
<td>If attempt is made to load the CS register.</td></tr>
<tr>
<td>If the LOCK prefix is used.</td></tr></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
	</p></footer></body></html>
