0.6
2018.3
Dec  7 2018
00:33:28
D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.srcs/sim_1/new/tb.v,1563949793,verilog,,,,tb,,,,,,,,
D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.srcs/sources_1/new/adder.v,1563949411,verilog,,D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.srcs/sim_1/new/tb.v,,adder,,,,,,,,
