
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013694  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000898  08013938  08013938  00014938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080141d0  080141d0  000151d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080141d8  080141d8  000151d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080141dc  080141dc  000151dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  080141e0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000860  24000224  08014404  00016224  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a84  08014404  00016a84  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00016224  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024d80  00000000  00000000  00016252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000041b8  00000000  00000000  0003afd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001df8  00000000  00000000  0003f190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017bc  00000000  00000000  00040f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c348  00000000  00000000  00042744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027236  00000000  00000000  0007ea8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017eafc  00000000  00000000  000a5cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002247be  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009538  00000000  00000000  00224804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  0022dd3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801391c 	.word	0x0801391c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	0801391c 	.word	0x0801391c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:

/**
 * @brief Lê um canal específico do ADC (Mode 2 - Command Mode)
 */
static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f006 fc00 	bl	8006f44 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f003 fd48 	bl	80041e8 <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f006 fd01 	bl	8007174 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f003 fceb 	bl	80041d0 <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

/**
 * @brief Configura o ADC para conversão sequencial de todos os canais
 */
static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f006 fb86 	bl	8006f44 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

// ============================================================================
// FUNÇÕES PÚBLICAS
// ============================================================================

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f010 fcde 	bl	801122c <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f010 fcd9 	bl	801122c <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f006 fd6d 	bl	8007360 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f010 fb65 	bl	8010f60 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f010 fb58 	bl	8010f60 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f010 fb4f 	bl	8010f60 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f010 fca7 	bl	801122c <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f010 fca2 	bl	801122c <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f006 fd36 	bl	8007360 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f010 fb2e 	bl	8010f60 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f010 fb21 	bl	8010f60 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f010 fb18 	bl	8010f60 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	08013938 	.word	0x08013938
 800094c:	08013964 	.word	0x08013964
 8000950:	0801398c 	.word	0x0801398c
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	080139b8 	.word	0x080139b8
 8000964:	080139e4 	.word	0x080139e4
 8000968:	08013a0c 	.word	0x08013a0c

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1); // Pequeno delay entre leituras
 80009a6:	2001      	movs	r0, #1
 80009a8:	f003 fc1e 	bl	80041e8 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f003 fbf0 	bl	80041e8 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	08013a38 	.word	0x08013a38

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	08013a38 	.word	0x08013a38

08000a84 <BATTERY_ReadRaw>:
#include "Battery_manager.h"

extern ADC_HandleTypeDef hadc1;
Battery_t battery;

uint16_t BATTERY_ReadRaw(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
 8000a98:	615a      	str	r2, [r3, #20]
 8000a9a:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000aa0:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <BATTERY_ReadRaw+0x60>)
 8000aa2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000aac:	463b      	mov	r3, r7
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab2:	f004 f9d1 	bl	8004e58 <HAL_ADC_ConfigChannel>

	}

	HAL_ADC_Start(&hadc1);
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab8:	f003 ffce 	bl	8004a58 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000abc:	2164      	movs	r1, #100	@ 0x64
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ac0:	f004 f8c8 	bl	8004c54 <HAL_ADC_PollForConversion>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d104      	bne.n	8000ad4 <BATTERY_ReadRaw+0x50>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000aca:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000acc:	f004 f9b6 	bl	8004e3c <HAL_ADC_GetValue>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ad6:	f004 f889 	bl	8004bec <HAL_ADC_Stop>

	return adc_value;
 8000ada:	8bfb      	ldrh	r3, [r7, #30]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2a000400 	.word	0x2a000400
 8000ae8:	24000604 	.word	0x24000604

08000aec <BATTERY_ReadVoltageFiltered>:
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;

	return battery_voltage;
}

void BATTERY_ReadVoltageFiltered(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e00c      	b.n	8000b16 <BATTERY_ReadVoltageFiltered+0x2a>
		sum += BATTERY_ReadRaw();
 8000afc:	f7ff ffc2 	bl	8000a84 <BATTERY_ReadRaw>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	4413      	add	r3, r2
 8000b08:	617b      	str	r3, [r7, #20]
		HAL_Delay(1);
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f003 fb6c 	bl	80041e8 <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	3301      	adds	r3, #1
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b0f      	cmp	r3, #15
 8000b1a:	ddef      	ble.n	8000afc <BATTERY_ReadVoltageFiltered+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	091b      	lsrs	r3, r3, #4
 8000b20:	81fb      	strh	r3, [r7, #14]

	float voltage_adc = (adc_avg * VREF) / ADC_MAX;
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	ee07 3a90 	vmov	s15, r3
 8000b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b2c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b60 <BATTERY_ReadVoltageFiltered+0x74>
 8000b30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b34:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000b64 <BATTERY_ReadVoltageFiltered+0x78>
 8000b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b3c:	edc7 7a02 	vstr	s15, [r7, #8]
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;
 8000b40:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b44:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000b68 <BATTERY_ReadVoltageFiltered+0x7c>
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	edc7 7a01 	vstr	s15, [r7, #4]

	battery.voltage = battery_voltage;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <BATTERY_ReadVoltageFiltered+0x80>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40533333 	.word	0x40533333
 8000b64:	477fff00 	.word	0x477fff00
 8000b68:	40b66666 	.word	0x40b66666
 8000b6c:	240002c8 	.word	0x240002c8

08000b70 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000b7c:	2238      	movs	r2, #56	@ 0x38
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4815      	ldr	r0, [pc, #84]	@ (8000bd8 <VR_Init+0x68>)
 8000b82:	f010 fb53 	bl	801122c <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000b86:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <VR_Init+0x68>)
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <VR_Init+0x6c>)
 8000b8a:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <VR_Init+0x68>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000b92:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <VR_Init+0x68>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <VR_Init+0x68>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <VR_Init+0x68>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6313      	str	r3, [r2, #48]	@ 0x30

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ba4:	2238      	movs	r2, #56	@ 0x38
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <VR_Init+0x70>)
 8000baa:	f010 fb3f 	bl	801122c <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <VR_Init+0x70>)
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <VR_Init+0x6c>)
 8000bb2:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <VR_Init+0x70>)
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <VR_Init+0x70>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <VR_Init+0x70>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000bc6:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <VR_Init+0x70>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6313      	str	r3, [r2, #48]	@ 0x30

    return HAL_OK;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	240002cc 	.word	0x240002cc
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	24000304 	.word	0x24000304

08000be4 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d303      	bcc.n	8000bfe <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	e002      	b.n	8000c04 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	1ad3      	subs	r3, r2, r3
    }
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000c10:	b5b0      	push	{r4, r5, r7, lr}
 8000c12:	b094      	sub	sp, #80	@ 0x50
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	VR_Sensor_t temp;

	if(type == SENSOR_CKP){
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d116      	bne.n	8000c52 <VR_InputCaptureCallback+0x42>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000c24:	2100      	movs	r1, #0
 8000c26:	485d      	ldr	r0, [pc, #372]	@ (8000d9c <VR_InputCaptureCallback+0x18c>)
 8000c28:	f00b fde2 	bl	800c7f0 <HAL_TIM_ReadCapturedValue>
 8000c2c:	64f8      	str	r0, [r7, #76]	@ 0x4c
		ckp_sensor.current_edge_time = current_time;
 8000c2e:	4a5c      	ldr	r2, [pc, #368]	@ (8000da0 <VR_InputCaptureCallback+0x190>)
 8000c30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c32:	6193      	str	r3, [r2, #24]
		temp = ckp_sensor;
 8000c34:	4b5a      	ldr	r3, [pc, #360]	@ (8000da0 <VR_InputCaptureCallback+0x190>)
 8000c36:	f107 0408 	add.w	r4, r7, #8
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c48:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8000c50:	e015      	b.n	8000c7e <VR_InputCaptureCallback+0x6e>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000c52:	2104      	movs	r1, #4
 8000c54:	4851      	ldr	r0, [pc, #324]	@ (8000d9c <VR_InputCaptureCallback+0x18c>)
 8000c56:	f00b fdcb 	bl	800c7f0 <HAL_TIM_ReadCapturedValue>
 8000c5a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		cmp_sensor.current_edge_time = current_time;
 8000c5c:	4a51      	ldr	r2, [pc, #324]	@ (8000da4 <VR_InputCaptureCallback+0x194>)
 8000c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c60:	6193      	str	r3, [r2, #24]
		temp = cmp_sensor;
 8000c62:	4b50      	ldr	r3, [pc, #320]	@ (8000da4 <VR_InputCaptureCallback+0x194>)
 8000c64:	f107 0408 	add.w	r4, r7, #8
 8000c68:	461d      	mov	r5, r3
 8000c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c7a:	e884 0003 	stmia.w	r4, {r0, r1}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	4619      	mov	r1, r3
 8000c82:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000c84:	f7ff ffae 	bl	8000be4 <VR_CalculateDeltaT>
 8000c88:	64b8      	str	r0, [r7, #72]	@ 0x48

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c8c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000c8e:	f240 8081 	bls.w	8000d94 <VR_InputCaptureCallback+0x184>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c94:	ee07 3a90 	vmov	s15, r3
 8000c98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ca0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ca4:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8000da8 <VR_InputCaptureCallback+0x198>
 8000ca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cb0:	ee17 3a90 	vmov	r3, s15
 8000cb4:	647b      	str	r3, [r7, #68]	@ 0x44
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cb8:	ee07 3a90 	vmov	s15, r3
 8000cbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	ee07 3a90 	vmov	s15, r3
 8000cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cca:	ed9f 6a38 	vldr	s12, [pc, #224]	@ 8000dac <VR_InputCaptureCallback+0x19c>
 8000cce:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cda:	ee17 3a90 	vmov	r3, s15
 8000cde:	647b      	str	r3, [r7, #68]	@ 0x44

    float ratio = (float)delta/(float)temp.period;
 8000ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cec:	ee07 3a90 	vmov	s15, r3
 8000cf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cf8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    if(ratio >= 2.5f){
 8000cfc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000d00:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0c:	db08      	blt.n	8000d20 <VR_InputCaptureCallback+0x110>
    	temp.isSync = true;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    	temp.pulse_count = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	613b      	str	r3, [r7, #16]
    	temp.revolution_count += 1;
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	61bb      	str	r3, [r7, #24]
 8000d1e:	e00a      	b.n	8000d36 <VR_InputCaptureCallback+0x126>
    }else
    	temp.frequency_hz = 1.0f/(float)delta;
 8000d20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d22:	ee07 3a90 	vmov	s15, r3
 8000d26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d32:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    temp.last_edge_time = current_time;
 8000d36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d38:	61fb      	str	r3, [r7, #28]
	temp.period = delta;
 8000d3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(type == SENSOR_CKP){
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d113      	bne.n	8000d6c <VR_InputCaptureCallback+0x15c>
		ckp_sensor = temp;
 8000d44:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <VR_InputCaptureCallback+0x190>)
 8000d46:	461d      	mov	r5, r3
 8000d48:	f107 0408 	add.w	r4, r7, #8
 8000d4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d5c:	e885 0003 	stmia.w	r5, {r0, r1}
		ckp_sensor.pulse_count+=1;
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <VR_InputCaptureCallback+0x190>)
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	3301      	adds	r3, #1
 8000d66:	4a0e      	ldr	r2, [pc, #56]	@ (8000da0 <VR_InputCaptureCallback+0x190>)
 8000d68:	6093      	str	r3, [r2, #8]
 8000d6a:	e014      	b.n	8000d96 <VR_InputCaptureCallback+0x186>
	}else{
		cmp_sensor = temp;
 8000d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000da4 <VR_InputCaptureCallback+0x194>)
 8000d6e:	461d      	mov	r5, r3
 8000d70:	f107 0408 	add.w	r4, r7, #8
 8000d74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d84:	e885 0003 	stmia.w	r5, {r0, r1}
		cmp_sensor.pulse_count+=1;
 8000d88:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <VR_InputCaptureCallback+0x194>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <VR_InputCaptureCallback+0x194>)
 8000d90:	6093      	str	r3, [r2, #8]
 8000d92:	e000      	b.n	8000d96 <VR_InputCaptureCallback+0x186>
        return;
 8000d94:	bf00      	nop
	}
}
 8000d96:	3750      	adds	r7, #80	@ 0x50
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d9c:	240007a8 	.word	0x240007a8
 8000da0:	240002cc 	.word	0x240002cc
 8000da4:	24000304 	.word	0x24000304
 8000da8:	49742400 	.word	0x49742400
 8000dac:	42700000 	.word	0x42700000

08000db0 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <cJSON_strdup+0x1c>
    {
        return NULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e015      	b.n	8000df8 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f7ff fad7 	bl	8000380 <strlen>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	4798      	blx	r3
 8000de0:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d101      	bne.n	8000dec <cJSON_strdup+0x3c>
    {
        return NULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	e005      	b.n	8000df8 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	6879      	ldr	r1, [r7, #4]
 8000df0:	68b8      	ldr	r0, [r7, #8]
 8000df2:	f010 fac0 	bl	8011376 <memcpy>

    return copy;
 8000df6:	68bb      	ldr	r3, [r7, #8]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2028      	movs	r0, #40	@ 0x28
 8000e0e:	4798      	blx	r3
 8000e10:	60f8      	str	r0, [r7, #12]
    if (node)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d004      	beq.n	8000e22 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000e18:	2228      	movs	r2, #40	@ 0x28
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	68f8      	ldr	r0, [r7, #12]
 8000e1e:	f010 fa05 	bl	801122c <memset>
    }

    return node;
 8000e22:	68fb      	ldr	r3, [r7, #12]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000e38:	e03d      	b.n	8000eb6 <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d108      	bne.n	8000e5e <cJSON_Delete+0x32>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d004      	beq.n	8000e5e <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ffe7 	bl	8000e2c <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10c      	bne.n	8000e84 <cJSON_Delete+0x58>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	691b      	ldr	r3, [r3, #16]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d008      	beq.n	8000e84 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000e72:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <cJSON_Delete+0x9c>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	6912      	ldr	r2, [r2, #16]
 8000e7a:	4610      	mov	r0, r2
 8000e7c:	4798      	blx	r3
            item->valuestring = NULL;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d10c      	bne.n	8000eaa <cJSON_Delete+0x7e>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d008      	beq.n	8000eaa <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000e98:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <cJSON_Delete+0x9c>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	6a12      	ldr	r2, [r2, #32]
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	4798      	blx	r3
            item->string = NULL;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000eaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <cJSON_Delete+0x9c>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	4798      	blx	r3
        item = next;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d1be      	bne.n	8000e3a <cJSON_Delete+0xe>
    }
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	24000040 	.word	0x24000040

08000ecc <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000ed0:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d003      	beq.n	8000efc <ensure+0x20>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d101      	bne.n	8000f00 <ensure+0x24>
    {
        return NULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	e083      	b.n	8001008 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d007      	beq.n	8000f18 <ensure+0x3c>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	689a      	ldr	r2, [r3, #8]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d301      	bcc.n	8000f18 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	e077      	b.n	8001008 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	da01      	bge.n	8000f22 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	e072      	b.n	8001008 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689a      	ldr	r2, [r3, #8]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	683a      	ldr	r2, [r7, #0]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d805      	bhi.n	8000f44 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	4413      	add	r3, r2
 8000f42:	e061      	b.n	8001008 <ensure+0x12c>
    }

    if (p->noalloc) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <ensure+0x74>
        return NULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	e05b      	b.n	8001008 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f56:	d308      	bcc.n	8000f6a <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	db03      	blt.n	8000f66 <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000f5e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	e004      	b.n	8000f70 <ensure+0x94>
        }
        else
        {
            return NULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	e04e      	b.n	8001008 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d018      	beq.n	8000faa <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a1b      	ldr	r3, [r3, #32]
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	6812      	ldr	r2, [r2, #0]
 8000f80:	68b9      	ldr	r1, [r7, #8]
 8000f82:	4610      	mov	r0, r2
 8000f84:	4798      	blx	r3
 8000f86:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d132      	bne.n	8000ff4 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	6812      	ldr	r2, [r2, #0]
 8000f96:	4610      	mov	r0, r2
 8000f98:	4798      	blx	r3
            p->length = 0;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]

            return NULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e02e      	b.n	8001008 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	699b      	ldr	r3, [r3, #24]
 8000fae:	68b8      	ldr	r0, [r7, #8]
 8000fb0:	4798      	blx	r3
 8000fb2:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10d      	bne.n	8000fd6 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	4798      	blx	r3
            p->length = 0;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]

            return NULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e018      	b.n	8001008 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6819      	ldr	r1, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	68f8      	ldr	r0, [r7, #12]
 8000fe4:	f010 f9c7 	bl	8011376 <memcpy>
        p->hooks.deallocate(p->buffer);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	69db      	ldr	r3, [r3, #28]
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	6812      	ldr	r2, [r2, #0]
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4798      	blx	r3
    }
    p->length = newsize;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	68fa      	ldr	r2, [r7, #12]
 8000ffe:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	4413      	add	r3, r2
}
 8001008:	4618      	mov	r0, r3
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d013      	beq.n	800104a <update_offset+0x3a>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d00f      	beq.n	800104a <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	4413      	add	r3, r2
 8001034:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689c      	ldr	r4, [r3, #8]
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f7ff f9a0 	bl	8000380 <strlen>
 8001040:	4603      	mov	r3, r0
 8001042:	18e2      	adds	r2, r4, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	e000      	b.n	800104c <update_offset+0x3c>
        return;
 800104a:	bf00      	nop
}
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	bd90      	pop	{r4, r7, pc}
 8001052:	0000      	movs	r0, r0
 8001054:	0000      	movs	r0, r0
	...

08001058 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001058:	b480      	push	{r7}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
 800105e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001062:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001066:	ed97 7b02 	vldr	d7, [r7, #8]
 800106a:	eeb0 6bc7 	vabs.f64	d6, d7
 800106e:	ed97 7b00 	vldr	d7, [r7]
 8001072:	eeb0 7bc7 	vabs.f64	d7, d7
 8001076:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800107a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107e:	dd04      	ble.n	800108a <compare_double+0x32>
 8001080:	ed97 7b02 	vldr	d7, [r7, #8]
 8001084:	eeb0 7bc7 	vabs.f64	d7, d7
 8001088:	e003      	b.n	8001092 <compare_double+0x3a>
 800108a:	ed97 7b00 	vldr	d7, [r7]
 800108e:	eeb0 7bc7 	vabs.f64	d7, d7
 8001092:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001096:	ed97 6b02 	vldr	d6, [r7, #8]
 800109a:	ed97 7b00 	vldr	d7, [r7]
 800109e:	ee36 7b47 	vsub.f64	d7, d6, d7
 80010a2:	eeb0 6bc7 	vabs.f64	d6, d7
 80010a6:	ed97 7b04 	vldr	d7, [r7, #16]
 80010aa:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80010d0 <compare_double+0x78>
 80010ae:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	bf94      	ite	ls
 80010bc:	2301      	movls	r3, #1
 80010be:	2300      	movhi	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	371c      	adds	r7, #28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	00000000 	.word	0x00000000
 80010d4:	3cb00000 	.word	0x3cb00000

080010d8 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b092      	sub	sp, #72	@ 0x48
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80010ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
 8001108:	615a      	str	r2, [r3, #20]
 800110a:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 800110c:	f7ff fede 	bl	8000ecc <get_decimal_point>
 8001110:	4603      	mov	r3, r0
 8001112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	f04f 0300 	mov.w	r3, #0
 800111e:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <print_number+0x54>
    {
        return false;
 8001128:	2300      	movs	r3, #0
 800112a:	e0a2      	b.n	8001272 <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 800112c:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001130:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001134:	eeb4 6b47 	vcmp.f64	d6, d7
 8001138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113c:	d612      	bvs.n	8001164 <print_number+0x8c>
 800113e:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001142:	eeb0 7bc7 	vabs.f64	d7, d7
 8001146:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001280 <print_number+0x1a8>
 800114a:	eeb4 7b46 	vcmp.f64	d7, d6
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	bfd4      	ite	le
 8001154:	2301      	movle	r3, #1
 8001156:	2300      	movgt	r3, #0
 8001158:	b2db      	uxtb	r3, r3
 800115a:	f083 0301 	eor.w	r3, r3, #1
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	d007      	beq.n	8001174 <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4947      	ldr	r1, [pc, #284]	@ (8001288 <print_number+0x1b0>)
 800116a:	4618      	mov	r0, r3
 800116c:	f00f ff36 	bl	8010fdc <siprintf>
 8001170:	6478      	str	r0, [r7, #68]	@ 0x44
 8001172:	e03c      	b.n	80011ee <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	ee07 3a90 	vmov	s15, r3
 800117c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001180:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001184:	eeb4 6b47 	vcmp.f64	d6, d7
 8001188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118c:	d109      	bne.n	80011a2 <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	695a      	ldr	r2, [r3, #20]
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	493d      	ldr	r1, [pc, #244]	@ (800128c <print_number+0x1b4>)
 8001198:	4618      	mov	r0, r3
 800119a:	f00f ff1f 	bl	8010fdc <siprintf>
 800119e:	6478      	str	r0, [r7, #68]	@ 0x44
 80011a0:	e025      	b.n	80011ee <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80011a2:	f107 0014 	add.w	r0, r7, #20
 80011a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80011aa:	4939      	ldr	r1, [pc, #228]	@ (8001290 <print_number+0x1b8>)
 80011ac:	f00f ff16 	bl	8010fdc <siprintf>
 80011b0:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80011b2:	f107 0208 	add.w	r2, r7, #8
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4936      	ldr	r1, [pc, #216]	@ (8001294 <print_number+0x1bc>)
 80011bc:	4618      	mov	r0, r3
 80011be:	f00f ff2f 	bl	8011020 <siscanf>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d10a      	bne.n	80011de <print_number+0x106>
 80011c8:	ed97 7b02 	vldr	d7, [r7, #8]
 80011cc:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 80011d0:	eeb0 0b47 	vmov.f64	d0, d7
 80011d4:	f7ff ff40 	bl	8001058 <compare_double>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d107      	bne.n	80011ee <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 80011de:	f107 0014 	add.w	r0, r7, #20
 80011e2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80011e6:	492c      	ldr	r1, [pc, #176]	@ (8001298 <print_number+0x1c0>)
 80011e8:	f00f fef8 	bl	8010fdc <siprintf>
 80011ec:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 80011ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db02      	blt.n	80011fa <print_number+0x122>
 80011f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f6:	2b19      	cmp	r3, #25
 80011f8:	dd01      	ble.n	80011fe <print_number+0x126>
    {
        return false;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e039      	b.n	8001272 <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 80011fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001200:	3301      	adds	r3, #1
 8001202:	4619      	mov	r1, r3
 8001204:	6838      	ldr	r0, [r7, #0]
 8001206:	f7ff fe69 	bl	8000edc <ensure>
 800120a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 800120c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <print_number+0x13e>
    {
        return false;
 8001212:	2300      	movs	r3, #0
 8001214:	e02d      	b.n	8001272 <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8001216:	2300      	movs	r3, #0
 8001218:	643b      	str	r3, [r7, #64]	@ 0x40
 800121a:	e01a      	b.n	8001252 <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 800121c:	f107 0214 	add.w	r2, r7, #20
 8001220:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001222:	4413      	add	r3, r2
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800122a:	429a      	cmp	r2, r3
 800122c:	d105      	bne.n	800123a <print_number+0x162>
        {
            output_pointer[i] = '.';
 800122e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001232:	4413      	add	r3, r2
 8001234:	222e      	movs	r2, #46	@ 0x2e
 8001236:	701a      	strb	r2, [r3, #0]
            continue;
 8001238:	e008      	b.n	800124c <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 800123a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800123c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800123e:	4413      	add	r3, r2
 8001240:	f107 0114 	add.w	r1, r7, #20
 8001244:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001246:	440a      	add	r2, r1
 8001248:	7812      	ldrb	r2, [r2, #0]
 800124a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 800124c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800124e:	3301      	adds	r3, #1
 8001250:	643b      	str	r3, [r7, #64]	@ 0x40
 8001252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001254:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001256:	429a      	cmp	r2, r3
 8001258:	d3e0      	bcc.n	800121c <print_number+0x144>
    }
    output_pointer[i] = '\0';
 800125a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800125c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800125e:	4413      	add	r3, r2
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800126a:	441a      	add	r2, r3
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	609a      	str	r2, [r3, #8]

    return true;
 8001270:	2301      	movs	r3, #1
}
 8001272:	4618      	mov	r0, r3
 8001274:	3748      	adds	r7, #72	@ 0x48
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	f3af 8000 	nop.w
 8001280:	ffffffff 	.word	0xffffffff
 8001284:	7fefffff 	.word	0x7fefffff
 8001288:	08013b5c 	.word	0x08013b5c
 800128c:	08013b64 	.word	0x08013b64
 8001290:	08013b68 	.word	0x08013b68
 8001294:	08013b70 	.word	0x08013b70
 8001298:	08013b74 	.word	0x08013b74

0800129c <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <print_string_ptr+0x28>
    {
        return false;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e110      	b.n	80014e6 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d111      	bne.n	80012ee <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 80012ca:	2103      	movs	r1, #3
 80012cc:	6838      	ldr	r0, [r7, #0]
 80012ce:	f7ff fe05 	bl	8000edc <ensure>
 80012d2:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <print_string_ptr+0x42>
        {
            return false;
 80012da:	2300      	movs	r3, #0
 80012dc:	e103      	b.n	80014e6 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4a83      	ldr	r2, [pc, #524]	@ (80014f0 <print_string_ptr+0x254>)
 80012e2:	8811      	ldrh	r1, [r2, #0]
 80012e4:	7892      	ldrb	r2, [r2, #2]
 80012e6:	8019      	strh	r1, [r3, #0]
 80012e8:	709a      	strb	r2, [r3, #2]

        return true;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e0fb      	b.n	80014e6 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	61fb      	str	r3, [r7, #28]
 80012f2:	e024      	b.n	800133e <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b22      	cmp	r3, #34	@ 0x22
 80012fa:	dc0f      	bgt.n	800131c <print_string_ptr+0x80>
 80012fc:	2b08      	cmp	r3, #8
 80012fe:	db13      	blt.n	8001328 <print_string_ptr+0x8c>
 8001300:	3b08      	subs	r3, #8
 8001302:	4a7c      	ldr	r2, [pc, #496]	@ (80014f4 <print_string_ptr+0x258>)
 8001304:	fa22 f303 	lsr.w	r3, r2, r3
 8001308:	f003 0301 	and.w	r3, r3, #1
 800130c:	2b00      	cmp	r3, #0
 800130e:	bf14      	ite	ne
 8001310:	2301      	movne	r3, #1
 8001312:	2300      	moveq	r3, #0
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b00      	cmp	r3, #0
 8001318:	d102      	bne.n	8001320 <print_string_ptr+0x84>
 800131a:	e005      	b.n	8001328 <print_string_ptr+0x8c>
 800131c:	2b5c      	cmp	r3, #92	@ 0x5c
 800131e:	d103      	bne.n	8001328 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	3301      	adds	r3, #1
 8001324:	617b      	str	r3, [r7, #20]
                break;
 8001326:	e007      	b.n	8001338 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b1f      	cmp	r3, #31
 800132e:	d802      	bhi.n	8001336 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	3305      	adds	r3, #5
 8001334:	617b      	str	r3, [r7, #20]
                }
                break;
 8001336:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	3301      	adds	r3, #1
 800133c:	61fb      	str	r3, [r7, #28]
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1d6      	bne.n	80012f4 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001346:	69fa      	ldr	r2, [r7, #28]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	461a      	mov	r2, r3
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	4413      	add	r3, r2
 8001352:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	3303      	adds	r3, #3
 8001358:	4619      	mov	r1, r3
 800135a:	6838      	ldr	r0, [r7, #0]
 800135c:	f7ff fdbe 	bl	8000edc <ensure>
 8001360:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <print_string_ptr+0xd0>
    {
        return false;
 8001368:	2300      	movs	r3, #0
 800136a:	e0bc      	b.n	80014e6 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d117      	bne.n	80013a2 <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	2222      	movs	r2, #34	@ 0x22
 8001376:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	3301      	adds	r3, #1
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	4618      	mov	r0, r3
 8001382:	f00f fff8 	bl	8011376 <memcpy>
        output[output_length + 1] = '\"';
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3301      	adds	r3, #1
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4413      	add	r3, r2
 800138e:	2222      	movs	r2, #34	@ 0x22
 8001390:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	3302      	adds	r3, #2
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	4413      	add	r3, r2
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]

        return true;
 800139e:	2301      	movs	r3, #1
 80013a0:	e0a1      	b.n	80014e6 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	2222      	movs	r2, #34	@ 0x22
 80013a6:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	3301      	adds	r3, #1
 80013ac:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	61fb      	str	r3, [r7, #28]
 80013b2:	e086      	b.n	80014c2 <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b1f      	cmp	r3, #31
 80013ba:	d90c      	bls.n	80013d6 <print_string_ptr+0x13a>
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b22      	cmp	r3, #34	@ 0x22
 80013c2:	d008      	beq.n	80013d6 <print_string_ptr+0x13a>
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b5c      	cmp	r3, #92	@ 0x5c
 80013ca:	d004      	beq.n	80013d6 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	781a      	ldrb	r2, [r3, #0]
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	e06f      	b.n	80014b6 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	1c5a      	adds	r2, r3, #1
 80013da:	61ba      	str	r2, [r7, #24]
 80013dc:	225c      	movs	r2, #92	@ 0x5c
 80013de:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b22      	cmp	r3, #34	@ 0x22
 80013e6:	dc3d      	bgt.n	8001464 <print_string_ptr+0x1c8>
 80013e8:	2b08      	cmp	r3, #8
 80013ea:	db59      	blt.n	80014a0 <print_string_ptr+0x204>
 80013ec:	3b08      	subs	r3, #8
 80013ee:	2b1a      	cmp	r3, #26
 80013f0:	d856      	bhi.n	80014a0 <print_string_ptr+0x204>
 80013f2:	a201      	add	r2, pc, #4	@ (adr r2, 80013f8 <print_string_ptr+0x15c>)
 80013f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f8:	08001479 	.word	0x08001479
 80013fc:	08001499 	.word	0x08001499
 8001400:	08001489 	.word	0x08001489
 8001404:	080014a1 	.word	0x080014a1
 8001408:	08001481 	.word	0x08001481
 800140c:	08001491 	.word	0x08001491
 8001410:	080014a1 	.word	0x080014a1
 8001414:	080014a1 	.word	0x080014a1
 8001418:	080014a1 	.word	0x080014a1
 800141c:	080014a1 	.word	0x080014a1
 8001420:	080014a1 	.word	0x080014a1
 8001424:	080014a1 	.word	0x080014a1
 8001428:	080014a1 	.word	0x080014a1
 800142c:	080014a1 	.word	0x080014a1
 8001430:	080014a1 	.word	0x080014a1
 8001434:	080014a1 	.word	0x080014a1
 8001438:	080014a1 	.word	0x080014a1
 800143c:	080014a1 	.word	0x080014a1
 8001440:	080014a1 	.word	0x080014a1
 8001444:	080014a1 	.word	0x080014a1
 8001448:	080014a1 	.word	0x080014a1
 800144c:	080014a1 	.word	0x080014a1
 8001450:	080014a1 	.word	0x080014a1
 8001454:	080014a1 	.word	0x080014a1
 8001458:	080014a1 	.word	0x080014a1
 800145c:	080014a1 	.word	0x080014a1
 8001460:	08001471 	.word	0x08001471
 8001464:	2b5c      	cmp	r3, #92	@ 0x5c
 8001466:	d11b      	bne.n	80014a0 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	225c      	movs	r2, #92	@ 0x5c
 800146c:	701a      	strb	r2, [r3, #0]
                    break;
 800146e:	e022      	b.n	80014b6 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	2222      	movs	r2, #34	@ 0x22
 8001474:	701a      	strb	r2, [r3, #0]
                    break;
 8001476:	e01e      	b.n	80014b6 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	2262      	movs	r2, #98	@ 0x62
 800147c:	701a      	strb	r2, [r3, #0]
                    break;
 800147e:	e01a      	b.n	80014b6 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	2266      	movs	r2, #102	@ 0x66
 8001484:	701a      	strb	r2, [r3, #0]
                    break;
 8001486:	e016      	b.n	80014b6 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	226e      	movs	r2, #110	@ 0x6e
 800148c:	701a      	strb	r2, [r3, #0]
                    break;
 800148e:	e012      	b.n	80014b6 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	2272      	movs	r2, #114	@ 0x72
 8001494:	701a      	strb	r2, [r3, #0]
                    break;
 8001496:	e00e      	b.n	80014b6 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	2274      	movs	r2, #116	@ 0x74
 800149c:	701a      	strb	r2, [r3, #0]
                    break;
 800149e:	e00a      	b.n	80014b6 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	461a      	mov	r2, r3
 80014a6:	4914      	ldr	r1, [pc, #80]	@ (80014f8 <print_string_ptr+0x25c>)
 80014a8:	69b8      	ldr	r0, [r7, #24]
 80014aa:	f00f fd97 	bl	8010fdc <siprintf>
                    output_pointer += 4;
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	3304      	adds	r3, #4
 80014b2:	61bb      	str	r3, [r7, #24]
                    break;
 80014b4:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3301      	adds	r3, #1
 80014ba:	61fb      	str	r3, [r7, #28]
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	3301      	adds	r3, #1
 80014c0:	61bb      	str	r3, [r7, #24]
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f47f af74 	bne.w	80013b4 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3301      	adds	r3, #1
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	4413      	add	r3, r2
 80014d4:	2222      	movs	r2, #34	@ 0x22
 80014d6:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	3302      	adds	r3, #2
 80014dc:	693a      	ldr	r2, [r7, #16]
 80014de:	4413      	add	r3, r2
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]

    return true;
 80014e4:	2301      	movs	r3, #1
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	08013b7c 	.word	0x08013b7c
 80014f4:	04000037 	.word	0x04000037
 80014f8:	08013b80 	.word	0x08013b80

080014fc <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	6839      	ldr	r1, [r7, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fec5 	bl	800129c <print_string_ptr>
 8001512:	4603      	mov	r3, r0
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	@ 0x38
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8001528:	2300      	movs	r3, #0
 800152a:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 800152c:	f107 0310 	add.w	r3, r7, #16
 8001530:	2224      	movs	r2, #36	@ 0x24
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f00f fe79 	bl	801122c <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a3b      	ldr	r2, [pc, #236]	@ (800162c <print+0x110>)
 8001540:	6812      	ldr	r2, [r2, #0]
 8001542:	4610      	mov	r0, r2
 8001544:	4798      	blx	r3
 8001546:	4603      	mov	r3, r0
 8001548:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 800154a:	4b38      	ldr	r3, [pc, #224]	@ (800162c <print+0x110>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800155a:	ca07      	ldmia	r2, {r0, r1, r2}
 800155c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d042      	beq.n	80015ec <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 8001566:	f107 0310 	add.w	r3, r7, #16
 800156a:	4619      	mov	r1, r3
 800156c:	68f8      	ldr	r0, [r7, #12]
 800156e:	f000 f86f 	bl	8001650 <print_value>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d03b      	beq.n	80015f0 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fd47 	bl	8001010 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00d      	beq.n	80015a6 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	6938      	ldr	r0, [r7, #16]
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	3201      	adds	r2, #1
 8001594:	4611      	mov	r1, r2
 8001596:	4798      	blx	r3
 8001598:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 800159a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800159c:	2b00      	cmp	r3, #0
 800159e:	d029      	beq.n	80015f4 <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	e020      	b.n	80015e8 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	3201      	adds	r2, #1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4798      	blx	r3
 80015b2:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 80015b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d01e      	beq.n	80015f8 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80015ba:	6939      	ldr	r1, [r7, #16]
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	4293      	cmp	r3, r2
 80015c4:	bf28      	it	cs
 80015c6:	4613      	movcs	r3, r2
 80015c8:	461a      	mov	r2, r3
 80015ca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80015cc:	f00f fed3 	bl	8011376 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015d4:	4413      	add	r3, r2
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	4610      	mov	r0, r2
 80015e2:	4798      	blx	r3
        buffer->buffer = NULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]
    }

    return printed;
 80015e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015ea:	e01a      	b.n	8001622 <print+0x106>
        goto fail;
 80015ec:	bf00      	nop
 80015ee:	e004      	b.n	80015fa <print+0xde>
        goto fail;
 80015f0:	bf00      	nop
 80015f2:	e002      	b.n	80015fa <print+0xde>
            goto fail;
 80015f4:	bf00      	nop
 80015f6:	e000      	b.n	80015fa <print+0xde>
            goto fail;
 80015f8:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d006      	beq.n	800160e <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	4610      	mov	r0, r2
 8001608:	4798      	blx	r3
        buffer->buffer = NULL;
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 800160e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <print+0x104>
    {
        hooks->deallocate(printed);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800161a:	4798      	blx	r3
        printed = NULL;
 800161c:	2300      	movs	r3, #0
 800161e:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3738      	adds	r7, #56	@ 0x38
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	08013df8 	.word	0x08013df8

08001630 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <cJSON_PrintUnformatted+0x1c>)
 800163a:	2100      	movs	r1, #0
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff6d 	bl	800151c <print>
 8001642:	4603      	mov	r3, r0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	24000040 	.word	0x24000040

08001650 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d002      	beq.n	800166a <print_value+0x1a>
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <print_value+0x1e>
    {
        return false;
 800166a:	2300      	movs	r3, #0
 800166c:	e0c9      	b.n	8001802 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b80      	cmp	r3, #128	@ 0x80
 8001676:	f000 808e 	beq.w	8001796 <print_value+0x146>
 800167a:	2b80      	cmp	r3, #128	@ 0x80
 800167c:	f300 80c0 	bgt.w	8001800 <print_value+0x1b0>
 8001680:	2b20      	cmp	r3, #32
 8001682:	dc49      	bgt.n	8001718 <print_value+0xc8>
 8001684:	2b00      	cmp	r3, #0
 8001686:	f340 80bb 	ble.w	8001800 <print_value+0x1b0>
 800168a:	3b01      	subs	r3, #1
 800168c:	2b1f      	cmp	r3, #31
 800168e:	f200 80b7 	bhi.w	8001800 <print_value+0x1b0>
 8001692:	a201      	add	r2, pc, #4	@ (adr r2, 8001698 <print_value+0x48>)
 8001694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001698:	08001743 	.word	0x08001743
 800169c:	08001767 	.word	0x08001767
 80016a0:	08001801 	.word	0x08001801
 80016a4:	0800171f 	.word	0x0800171f
 80016a8:	08001801 	.word	0x08001801
 80016ac:	08001801 	.word	0x08001801
 80016b0:	08001801 	.word	0x08001801
 80016b4:	0800178b 	.word	0x0800178b
 80016b8:	08001801 	.word	0x08001801
 80016bc:	08001801 	.word	0x08001801
 80016c0:	08001801 	.word	0x08001801
 80016c4:	08001801 	.word	0x08001801
 80016c8:	08001801 	.word	0x08001801
 80016cc:	08001801 	.word	0x08001801
 80016d0:	08001801 	.word	0x08001801
 80016d4:	080017dd 	.word	0x080017dd
 80016d8:	08001801 	.word	0x08001801
 80016dc:	08001801 	.word	0x08001801
 80016e0:	08001801 	.word	0x08001801
 80016e4:	08001801 	.word	0x08001801
 80016e8:	08001801 	.word	0x08001801
 80016ec:	08001801 	.word	0x08001801
 80016f0:	08001801 	.word	0x08001801
 80016f4:	08001801 	.word	0x08001801
 80016f8:	08001801 	.word	0x08001801
 80016fc:	08001801 	.word	0x08001801
 8001700:	08001801 	.word	0x08001801
 8001704:	08001801 	.word	0x08001801
 8001708:	08001801 	.word	0x08001801
 800170c:	08001801 	.word	0x08001801
 8001710:	08001801 	.word	0x08001801
 8001714:	080017e9 	.word	0x080017e9
 8001718:	2b40      	cmp	r3, #64	@ 0x40
 800171a:	d06b      	beq.n	80017f4 <print_value+0x1a4>
 800171c:	e070      	b.n	8001800 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 800171e:	2105      	movs	r1, #5
 8001720:	6838      	ldr	r0, [r7, #0]
 8001722:	f7ff fbdb 	bl	8000edc <ensure>
 8001726:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <print_value+0xe2>
            {
                return false;
 800172e:	2300      	movs	r3, #0
 8001730:	e067      	b.n	8001802 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4a35      	ldr	r2, [pc, #212]	@ (800180c <print_value+0x1bc>)
 8001736:	6810      	ldr	r0, [r2, #0]
 8001738:	6018      	str	r0, [r3, #0]
 800173a:	7912      	ldrb	r2, [r2, #4]
 800173c:	711a      	strb	r2, [r3, #4]
            return true;
 800173e:	2301      	movs	r3, #1
 8001740:	e05f      	b.n	8001802 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 8001742:	2106      	movs	r1, #6
 8001744:	6838      	ldr	r0, [r7, #0]
 8001746:	f7ff fbc9 	bl	8000edc <ensure>
 800174a:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <print_value+0x106>
            {
                return false;
 8001752:	2300      	movs	r3, #0
 8001754:	e055      	b.n	8001802 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4a2d      	ldr	r2, [pc, #180]	@ (8001810 <print_value+0x1c0>)
 800175a:	6810      	ldr	r0, [r2, #0]
 800175c:	6018      	str	r0, [r3, #0]
 800175e:	8892      	ldrh	r2, [r2, #4]
 8001760:	809a      	strh	r2, [r3, #4]
            return true;
 8001762:	2301      	movs	r3, #1
 8001764:	e04d      	b.n	8001802 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 8001766:	2105      	movs	r1, #5
 8001768:	6838      	ldr	r0, [r7, #0]
 800176a:	f7ff fbb7 	bl	8000edc <ensure>
 800176e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <print_value+0x12a>
            {
                return false;
 8001776:	2300      	movs	r3, #0
 8001778:	e043      	b.n	8001802 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	4a25      	ldr	r2, [pc, #148]	@ (8001814 <print_value+0x1c4>)
 800177e:	6810      	ldr	r0, [r2, #0]
 8001780:	6018      	str	r0, [r3, #0]
 8001782:	7912      	ldrb	r2, [r2, #4]
 8001784:	711a      	strb	r2, [r3, #4]
            return true;
 8001786:	2301      	movs	r3, #1
 8001788:	e03b      	b.n	8001802 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800178a:	6839      	ldr	r1, [r7, #0]
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff fca3 	bl	80010d8 <print_number>
 8001792:	4603      	mov	r3, r0
 8001794:	e035      	b.n	8001802 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <print_value+0x156>
            {
                return false;
 80017a2:	2300      	movs	r3, #0
 80017a4:	e02d      	b.n	8001802 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fde8 	bl	8000380 <strlen>
 80017b0:	4603      	mov	r3, r0
 80017b2:	3301      	adds	r3, #1
 80017b4:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80017b6:	68b9      	ldr	r1, [r7, #8]
 80017b8:	6838      	ldr	r0, [r7, #0]
 80017ba:	f7ff fb8f 	bl	8000edc <ensure>
 80017be:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <print_value+0x17a>
            {
                return false;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e01b      	b.n	8001802 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	68ba      	ldr	r2, [r7, #8]
 80017d0:	4619      	mov	r1, r3
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f00f fdcf 	bl	8011376 <memcpy>
            return true;
 80017d8:	2301      	movs	r3, #1
 80017da:	e012      	b.n	8001802 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80017dc:	6839      	ldr	r1, [r7, #0]
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff fe8c 	bl	80014fc <print_string>
 80017e4:	4603      	mov	r3, r0
 80017e6:	e00c      	b.n	8001802 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 80017e8:	6839      	ldr	r1, [r7, #0]
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 f814 	bl	8001818 <print_array>
 80017f0:	4603      	mov	r3, r0
 80017f2:	e006      	b.n	8001802 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 f894 	bl	8001924 <print_object>
 80017fc:	4603      	mov	r3, r0
 80017fe:	e000      	b.n	8001802 <print_value+0x1b2>

        default:
            return false;
 8001800:	2300      	movs	r3, #0
    }
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	08013b5c 	.word	0x08013b5c
 8001810:	08013b8c 	.word	0x08013b8c
 8001814:	08013b94 	.word	0x08013b94

08001818 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <print_array+0x22>
    {
        return false;
 8001836:	2300      	movs	r3, #0
 8001838:	e070      	b.n	800191c <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 800183a:	2101      	movs	r1, #1
 800183c:	6838      	ldr	r0, [r7, #0]
 800183e:	f7ff fb4d 	bl	8000edc <ensure>
 8001842:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d101      	bne.n	800184e <print_array+0x36>
    {
        return false;
 800184a:	2300      	movs	r3, #0
 800184c:	e066      	b.n	800191c <print_array+0x104>
    }

    *output_pointer = '[';
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	225b      	movs	r2, #91	@ 0x5b
 8001852:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001868:	e03d      	b.n	80018e6 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 800186a:	6839      	ldr	r1, [r7, #0]
 800186c:	6938      	ldr	r0, [r7, #16]
 800186e:	f7ff feef 	bl	8001650 <print_value>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d101      	bne.n	800187c <print_array+0x64>
        {
            return false;
 8001878:	2300      	movs	r3, #0
 800187a:	e04f      	b.n	800191c <print_array+0x104>
        }
        update_offset(output_buffer);
 800187c:	6838      	ldr	r0, [r7, #0]
 800187e:	f7ff fbc7 	bl	8001010 <update_offset>
        if (current_element->next)
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d02a      	beq.n	80018e0 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <print_array+0x7e>
 8001892:	2302      	movs	r3, #2
 8001894:	e000      	b.n	8001898 <print_array+0x80>
 8001896:	2301      	movs	r3, #1
 8001898:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	3301      	adds	r3, #1
 800189e:	4619      	mov	r1, r3
 80018a0:	6838      	ldr	r0, [r7, #0]
 80018a2:	f7ff fb1b 	bl	8000edc <ensure>
 80018a6:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <print_array+0x9a>
            {
                return false;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e034      	b.n	800191c <print_array+0x104>
            }
            *output_pointer++ = ',';
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	617a      	str	r2, [r7, #20]
 80018b8:	222c      	movs	r2, #44	@ 0x2c
 80018ba:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d004      	beq.n	80018ce <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	617a      	str	r2, [r7, #20]
 80018ca:	2220      	movs	r2, #32
 80018cc:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	441a      	add	r2, r3
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1be      	bne.n	800186a <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 80018ec:	2102      	movs	r1, #2
 80018ee:	6838      	ldr	r0, [r7, #0]
 80018f0:	f7ff faf4 	bl	8000edc <ensure>
 80018f4:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <print_array+0xe8>
    {
        return false;
 80018fc:	2300      	movs	r3, #0
 80018fe:	e00d      	b.n	800191c <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	1c5a      	adds	r2, r3, #1
 8001904:	617a      	str	r2, [r7, #20]
 8001906:	225d      	movs	r2, #93	@ 0x5d
 8001908:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	1e5a      	subs	r2, r3, #1
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	60da      	str	r2, [r3, #12]

    return true;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d101      	bne.n	8001946 <print_object+0x22>
    {
        return false;
 8001942:	2300      	movs	r3, #0
 8001944:	e108      	b.n	8001b58 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <print_object+0x2e>
 800194e:	2302      	movs	r3, #2
 8001950:	e000      	b.n	8001954 <print_object+0x30>
 8001952:	2301      	movs	r3, #1
 8001954:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	3301      	adds	r3, #1
 800195a:	4619      	mov	r1, r3
 800195c:	6838      	ldr	r0, [r7, #0]
 800195e:	f7ff fabd 	bl	8000edc <ensure>
 8001962:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <print_object+0x4a>
    {
        return false;
 800196a:	2300      	movs	r3, #0
 800196c:	e0f4      	b.n	8001b58 <print_object+0x234>
    }

    *output_pointer++ = '{';
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	61fa      	str	r2, [r7, #28]
 8001974:	227b      	movs	r2, #123	@ 0x7b
 8001976:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d004      	beq.n	8001994 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	1c5a      	adds	r2, r3, #1
 800198e:	61fa      	str	r2, [r7, #28]
 8001990:	220a      	movs	r2, #10
 8001992:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	441a      	add	r2, r3
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	609a      	str	r2, [r3, #8]

    while (current_item)
 80019a0:	e0a0      	b.n	8001ae4 <print_object+0x1c0>
    {
        if (output_buffer->format)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d022      	beq.n	80019f0 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	4619      	mov	r1, r3
 80019b0:	6838      	ldr	r0, [r7, #0]
 80019b2:	f7ff fa93 	bl	8000edc <ensure>
 80019b6:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <print_object+0x9e>
            {
                return false;
 80019be:	2300      	movs	r3, #0
 80019c0:	e0ca      	b.n	8001b58 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
 80019c6:	e007      	b.n	80019d8 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	61fa      	str	r2, [r7, #28]
 80019ce:	2209      	movs	r2, #9
 80019d0:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	3301      	adds	r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d3f2      	bcc.n	80019c8 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	441a      	add	r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	6839      	ldr	r1, [r7, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff fc50 	bl	800129c <print_string_ptr>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <print_object+0xe2>
        {
            return false;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e0a8      	b.n	8001b58 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a06:	6838      	ldr	r0, [r7, #0]
 8001a08:	f7ff fb02 	bl	8001010 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <print_object+0xf4>
 8001a14:	2302      	movs	r3, #2
 8001a16:	e000      	b.n	8001a1a <print_object+0xf6>
 8001a18:	2301      	movs	r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001a1c:	68f9      	ldr	r1, [r7, #12]
 8001a1e:	6838      	ldr	r0, [r7, #0]
 8001a20:	f7ff fa5c 	bl	8000edc <ensure>
 8001a24:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d101      	bne.n	8001a30 <print_object+0x10c>
        {
            return false;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e093      	b.n	8001b58 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	61fa      	str	r2, [r7, #28]
 8001a36:	223a      	movs	r2, #58	@ 0x3a
 8001a38:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d004      	beq.n	8001a4c <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	61fa      	str	r2, [r7, #28]
 8001a48:	2209      	movs	r2, #9
 8001a4a:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	441a      	add	r2, r3
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001a58:	6839      	ldr	r1, [r7, #0]
 8001a5a:	69b8      	ldr	r0, [r7, #24]
 8001a5c:	f7ff fdf8 	bl	8001650 <print_value>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <print_object+0x146>
        {
            return false;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e076      	b.n	8001b58 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a6a:	6838      	ldr	r0, [r7, #0]
 8001a6c:	f7ff fad0 	bl	8001010 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <print_object+0x158>
 8001a78:	2201      	movs	r2, #1
 8001a7a:	e000      	b.n	8001a7e <print_object+0x15a>
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <print_object+0x166>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <print_object+0x168>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	4413      	add	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	3301      	adds	r3, #1
 8001a94:	4619      	mov	r1, r3
 8001a96:	6838      	ldr	r0, [r7, #0]
 8001a98:	f7ff fa20 	bl	8000edc <ensure>
 8001a9c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <print_object+0x184>
        {
            return false;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e057      	b.n	8001b58 <print_object+0x234>
        }
        if (current_item->next)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d004      	beq.n	8001aba <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	1c5a      	adds	r2, r3, #1
 8001ab4:	61fa      	str	r2, [r7, #28]
 8001ab6:	222c      	movs	r2, #44	@ 0x2c
 8001ab8:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d004      	beq.n	8001acc <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	1c5a      	adds	r2, r3, #1
 8001ac6:	61fa      	str	r2, [r7, #28]
 8001ac8:	220a      	movs	r2, #10
 8001aca:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	441a      	add	r2, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f47f af5b 	bne.w	80019a2 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <print_object+0x1d8>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	3301      	adds	r3, #1
 8001afa:	e000      	b.n	8001afe <print_object+0x1da>
 8001afc:	2302      	movs	r3, #2
 8001afe:	4619      	mov	r1, r3
 8001b00:	6838      	ldr	r0, [r7, #0]
 8001b02:	f7ff f9eb 	bl	8000edc <ensure>
 8001b06:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <print_object+0x1ee>
    {
        return false;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e022      	b.n	8001b58 <print_object+0x234>
    }
    if (output_buffer->format)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d010      	beq.n	8001b3c <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	e007      	b.n	8001b30 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	1c5a      	adds	r2, r3, #1
 8001b24:	61fa      	str	r2, [r7, #28]
 8001b26:	2209      	movs	r2, #9
 8001b28:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	3b01      	subs	r3, #1
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d3f1      	bcc.n	8001b20 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	61fa      	str	r2, [r7, #28]
 8001b42:	227d      	movs	r2, #125	@ 0x7d
 8001b44:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	1e5a      	subs	r2, r3, #1
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	60da      	str	r2, [r3, #12]

    return true;
 8001b56:	2301      	movs	r3, #1
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	605a      	str	r2, [r3, #4]
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b084      	sub	sp, #16
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d006      	beq.n	8001ba4 <add_item_to_array+0x22>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <add_item_to_array+0x22>
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d101      	bne.n	8001ba8 <add_item_to_array+0x26>
    {
        return false;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	e01e      	b.n	8001be6 <add_item_to_array+0x64>
    }

    child = array->child;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d109      	bne.n	8001bc8 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	e00d      	b.n	8001be4 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d009      	beq.n	8001be4 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	6839      	ldr	r1, [r7, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff ffc2 	bl	8001b60 <suffix_object>
            array->child->prev = item;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001be4:	2301      	movs	r3, #1
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001bf8:	6839      	ldr	r1, [r7, #0]
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff ffc1 	bl	8001b82 <add_item_to_array>
 8001c00:	4603      	mov	r3, r0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001c12:	687b      	ldr	r3, [r7, #4]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d009      	beq.n	8001c50 <add_item_to_object+0x30>
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d006      	beq.n	8001c50 <add_item_to_object+0x30>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <add_item_to_object+0x30>
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d101      	bne.n	8001c54 <add_item_to_object+0x34>
    {
        return false;
 8001c50:	2300      	movs	r3, #0
 8001c52:	e036      	b.n	8001cc2 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001c54:	6a3b      	ldr	r3, [r7, #32]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d009      	beq.n	8001c6e <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001c5a:	68b8      	ldr	r0, [r7, #8]
 8001c5c:	f7ff ffd5 	bl	8001c0a <cast_away_const>
 8001c60:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	e00e      	b.n	8001c8c <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001c6e:	6839      	ldr	r1, [r7, #0]
 8001c70:	68b8      	ldr	r0, [r7, #8]
 8001c72:	f7ff f89d 	bl	8000db0 <cJSON_strdup>
 8001c76:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <add_item_to_object+0x62>
        {
            return false;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e01f      	b.n	8001cc2 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001c8a:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d109      	bne.n	8001cac <add_item_to_object+0x8c>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d005      	beq.n	8001cac <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6a12      	ldr	r2, [r2, #32]
 8001ca8:	4610      	mov	r0, r2
 8001caa:	4798      	blx	r3
    }

    item->string = new_key;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f7ff ff61 	bl	8001b82 <add_item_to_array>
 8001cc0:	4603      	mov	r3, r0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af02      	add	r7, sp, #8
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	4b05      	ldr	r3, [pc, #20]	@ (8001cf4 <cJSON_AddItemToObject+0x28>)
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f7ff ff9c 	bl	8001c20 <add_item_to_object>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	24000040 	.word	0x24000040

08001cf8 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001d06:	ed97 0b00 	vldr	d0, [r7]
 8001d0a:	f000 f85d 	bl	8001dc8 <cJSON_CreateNumber>
 8001d0e:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001d10:	2300      	movs	r3, #0
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <cJSON_AddNumberToObject+0x44>)
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f7ff ff80 	bl	8001c20 <add_item_to_object>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	e003      	b.n	8001d32 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001d2a:	6978      	ldr	r0, [r7, #20]
 8001d2c:	f7ff f87e 	bl	8000e2c <cJSON_Delete>
    return NULL;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	24000040 	.word	0x24000040

08001d40 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af02      	add	r7, sp, #8
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 f885 	bl	8001e5c <cJSON_CreateString>
 8001d52:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001d54:	2300      	movs	r3, #0
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <cJSON_AddStringToObject+0x40>)
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f7ff ff5e 	bl	8001c20 <add_item_to_object>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	e003      	b.n	8001d76 <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001d6e:	6978      	ldr	r0, [r7, #20]
 8001d70:	f7ff f85c 	bl	8000e2c <cJSON_Delete>
    return NULL;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	24000040 	.word	0x24000040

08001d84 <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af02      	add	r7, sp, #8
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f889 	bl	8001ea8 <cJSON_CreateRaw>
 8001d96:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8001d98:	2300      	movs	r3, #0
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <cJSON_AddRawToObject+0x40>)
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	f7ff ff3c 	bl	8001c20 <add_item_to_object>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	e003      	b.n	8001dba <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8001db2:	6978      	ldr	r0, [r7, #20]
 8001db4:	f7ff f83a 	bl	8000e2c <cJSON_Delete>
    return NULL;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	24000040 	.word	0x24000040

08001dc8 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001dd2:	4821      	ldr	r0, [pc, #132]	@ (8001e58 <cJSON_CreateNumber+0x90>)
 8001dd4:	f7ff f814 	bl	8000e00 <cJSON_New_Item>
 8001dd8:	60f8      	str	r0, [r7, #12]
    if(item)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d02b      	beq.n	8001e38 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2208      	movs	r2, #8
 8001de4:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001de6:	68f9      	ldr	r1, [r7, #12]
 8001de8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001dec:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001df0:	ed97 7b00 	vldr	d7, [r7]
 8001df4:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001e48 <cJSON_CreateNumber+0x80>
 8001df8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e00:	db04      	blt.n	8001e0c <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001e08:	615a      	str	r2, [r3, #20]
 8001e0a:	e015      	b.n	8001e38 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001e0c:	ed97 7b00 	vldr	d7, [r7]
 8001e10:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001e50 <cJSON_CreateNumber+0x88>
 8001e14:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1c:	d804      	bhi.n	8001e28 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001e24:	615a      	str	r2, [r3, #20]
 8001e26:	e007      	b.n	8001e38 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001e28:	ed97 7b00 	vldr	d7, [r7]
 8001e2c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001e30:	ee17 2a90 	vmov	r2, s15
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001e38:	68fb      	ldr	r3, [r7, #12]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	f3af 8000 	nop.w
 8001e48:	ffc00000 	.word	0xffc00000
 8001e4c:	41dfffff 	.word	0x41dfffff
 8001e50:	00000000 	.word	0x00000000
 8001e54:	c1e00000 	.word	0xc1e00000
 8001e58:	24000040 	.word	0x24000040

08001e5c <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e64:	480f      	ldr	r0, [pc, #60]	@ (8001ea4 <cJSON_CreateString+0x48>)
 8001e66:	f7fe ffcb 	bl	8000e00 <cJSON_New_Item>
 8001e6a:	60f8      	str	r0, [r7, #12]
    if(item)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d012      	beq.n	8001e98 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2210      	movs	r2, #16
 8001e76:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001e78:	490a      	ldr	r1, [pc, #40]	@ (8001ea4 <cJSON_CreateString+0x48>)
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7fe ff98 	bl	8000db0 <cJSON_strdup>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d104      	bne.n	8001e98 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f7fe ffcc 	bl	8000e2c <cJSON_Delete>
            return NULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e000      	b.n	8001e9a <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001e98:	68fb      	ldr	r3, [r7, #12]
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	24000040 	.word	0x24000040

08001ea8 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001eb0:	480f      	ldr	r0, [pc, #60]	@ (8001ef0 <cJSON_CreateRaw+0x48>)
 8001eb2:	f7fe ffa5 	bl	8000e00 <cJSON_New_Item>
 8001eb6:	60f8      	str	r0, [r7, #12]
    if(item)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d012      	beq.n	8001ee4 <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2280      	movs	r2, #128	@ 0x80
 8001ec2:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 8001ec4:	490a      	ldr	r1, [pc, #40]	@ (8001ef0 <cJSON_CreateRaw+0x48>)
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7fe ff72 	bl	8000db0 <cJSON_strdup>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d104      	bne.n	8001ee4 <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 8001eda:	68f8      	ldr	r0, [r7, #12]
 8001edc:	f7fe ffa6 	bl	8000e2c <cJSON_Delete>
            return NULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e000      	b.n	8001ee6 <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	24000040 	.word	0x24000040

08001ef4 <cJSON_CreateArray>:

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001efa:	4807      	ldr	r0, [pc, #28]	@ (8001f18 <cJSON_CreateArray+0x24>)
 8001efc:	f7fe ff80 	bl	8000e00 <cJSON_New_Item>
 8001f00:	6078      	str	r0, [r7, #4]
    if(item)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f0e:	687b      	ldr	r3, [r7, #4]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	24000040 	.word	0x24000040

08001f1c <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f22:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <cJSON_CreateObject+0x24>)
 8001f24:	f7fe ff6c 	bl	8000e00 <cJSON_New_Item>
 8001f28:	6078      	str	r0, [r7, #4]
    if (item)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d002      	beq.n	8001f36 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2240      	movs	r2, #64	@ 0x40
 8001f34:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f36:	687b      	ldr	r3, [r7, #4]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	24000040 	.word	0x24000040

08001f44 <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001f4c:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <cJSON_free+0x1c>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	4798      	blx	r3
    object = NULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	607b      	str	r3, [r7, #4]
}
 8001f58:	bf00      	nop
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	24000040 	.word	0x24000040

08001f64 <PROTOCOL_RX_Callback>:
volatile uint32_t last_read_serial_timestamp = 0;
volatile uint32_t last_send_at_timestamp = 0;

volatile uint8_t is_connected = 0;

void PROTOCOL_RX_Callback(void) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8001f68:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <PROTOCOL_RX_Callback+0x38>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	490b      	ldr	r1, [pc, #44]	@ (8001f9c <PROTOCOL_RX_Callback+0x38>)
 8001f70:	600a      	str	r2, [r1, #0]
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <PROTOCOL_RX_Callback+0x3c>)
 8001f74:	7811      	ldrb	r1, [r2, #0]
 8001f76:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa4 <PROTOCOL_RX_Callback+0x40>)
 8001f78:	54d1      	strb	r1, [r2, r3]
	last_rx_tick = HAL_GetTick();
 8001f7a:	f002 f929 	bl	80041d0 <HAL_GetTick>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <PROTOCOL_RX_Callback+0x44>)
 8001f84:	801a      	strh	r2, [r3, #0]
	protocol_status = RX;
 8001f86:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <PROTOCOL_RX_Callback+0x48>)
 8001f88:	2202      	movs	r2, #2
 8001f8a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	4904      	ldr	r1, [pc, #16]	@ (8001fa0 <PROTOCOL_RX_Callback+0x3c>)
 8001f90:	4807      	ldr	r0, [pc, #28]	@ (8001fb0 <PROTOCOL_RX_Callback+0x4c>)
 8001f92:	f00b fc8f 	bl	800d8b4 <HAL_UART_Receive_IT>
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	24000538 	.word	0x24000538
 8001fa0:	24000534 	.word	0x24000534
 8001fa4:	24000340 	.word	0x24000340
 8001fa8:	2400053c 	.word	0x2400053c
 8001fac:	2400053e 	.word	0x2400053e
 8001fb0:	24000540 	.word	0x24000540

08001fb4 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	if (protocol_status == FREE) {
 8001fb8:	4b07      	ldr	r3, [pc, #28]	@ (8001fd8 <PROTOCOL_TX_Callback+0x24>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d108      	bne.n	8001fd2 <PROTOCOL_TX_Callback+0x1e>
		protocol_status = WAITING;
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <PROTOCOL_TX_Callback+0x24>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	701a      	strb	r2, [r3, #0]
		send_tick = HAL_GetTick();
 8001fc6:	f002 f903 	bl	80041d0 <HAL_GetTick>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	4b03      	ldr	r3, [pc, #12]	@ (8001fdc <PROTOCOL_TX_Callback+0x28>)
 8001fd0:	801a      	strh	r2, [r3, #0]
	}
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	2400053e 	.word	0x2400053e
 8001fdc:	2400033c 	.word	0x2400033c

08001fe0 <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <SERIAL_ResetBuffers+0x20>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 8001fea:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <SERIAL_ResetBuffers+0x24>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8001ff0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4804      	ldr	r0, [pc, #16]	@ (8002008 <SERIAL_ResetBuffers+0x28>)
 8001ff8:	f00f f918 	bl	801122c <memset>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	24000534 	.word	0x24000534
 8002004:	24000538 	.word	0x24000538
 8002008:	24000340 	.word	0x24000340

0800200c <SERIAL_SendCommand>:

uint8_t SERIAL_SendCommand(char command[], char answer[], uint32_t timeout) {
 800200c:	b590      	push	{r4, r7, lr}
 800200e:	f2ad 4d1c 	subw	sp, sp, #1052	@ 0x41c
 8002012:	af00      	add	r7, sp, #0
 8002014:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002018:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 800201c:	6018      	str	r0, [r3, #0]
 800201e:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002022:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8002026:	6019      	str	r1, [r3, #0]
 8002028:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800202c:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8002030:	601a      	str	r2, [r3, #0]
	uint8_t ATisOK = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
	if(!is_connected)
 8002038:	4b47      	ldr	r3, [pc, #284]	@ (8002158 <SERIAL_SendCommand+0x14c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d105      	bne.n	800204e <SERIAL_SendCommand+0x42>
	{
		ATisOK = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
		return ATisOK;
 8002048:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 800204c:	e07e      	b.n	800214c <SERIAL_SendCommand+0x140>
	}

	send_tick = HAL_GetTick();
 800204e:	f002 f8bf 	bl	80041d0 <HAL_GetTick>
 8002052:	4603      	mov	r3, r0
 8002054:	b29a      	uxth	r2, r3
 8002056:	4b41      	ldr	r3, [pc, #260]	@ (800215c <SERIAL_SendCommand+0x150>)
 8002058:	801a      	strh	r2, [r3, #0]

	SERIAL_ResetBuffers();
 800205a:	f7ff ffc1 	bl	8001fe0 <SERIAL_ResetBuffers>

	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 800205e:	2201      	movs	r2, #1
 8002060:	493f      	ldr	r1, [pc, #252]	@ (8002160 <SERIAL_SendCommand+0x154>)
 8002062:	4840      	ldr	r0, [pc, #256]	@ (8002164 <SERIAL_SendCommand+0x158>)
 8002064:	f00b fc26 	bl	800d8b4 <HAL_UART_Receive_IT>

	uint8_t commandBuffer[1024] = { 0 };
 8002068:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800206c:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8002070:	4618      	mov	r0, r3
 8002072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002076:	461a      	mov	r2, r3
 8002078:	2100      	movs	r1, #0
 800207a:	f00f f8d7 	bl	801122c <memset>
	memcpy(commandBuffer, (uint8_t*) command, strlen(command) + 1);
 800207e:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002082:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8002086:	6818      	ldr	r0, [r3, #0]
 8002088:	f7fe f97a 	bl	8000380 <strlen>
 800208c:	4603      	mov	r3, r0
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002094:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8002098:	f107 0010 	add.w	r0, r7, #16
 800209c:	6819      	ldr	r1, [r3, #0]
 800209e:	f00f f96a 	bl	8011376 <memcpy>

	uint32_t previousTick = HAL_GetTick();
 80020a2:	f002 f895 	bl	80041d0 <HAL_GetTick>
 80020a6:	f8c7 0410 	str.w	r0, [r7, #1040]	@ 0x410
	while (!ATisOK && previousTick + timeout > HAL_GetTick()) {
 80020aa:	e02f      	b.n	800210c <SERIAL_SendCommand+0x100>

		if (HAL_GetTick() - last_send_at_timestamp >= SEND_AT_INTERVAL_MS) {
 80020ac:	f002 f890 	bl	80041d0 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002168 <SERIAL_SendCommand+0x15c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2232      	movs	r2, #50	@ 0x32
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d326      	bcc.n	800210c <SERIAL_SendCommand+0x100>
			last_send_at_timestamp = HAL_GetTick();
 80020be:	f002 f887 	bl	80041d0 <HAL_GetTick>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4a28      	ldr	r2, [pc, #160]	@ (8002168 <SERIAL_SendCommand+0x15c>)
 80020c6:	6013      	str	r3, [r2, #0]

			if (protocol_status == FREE) {
 80020c8:	4b28      	ldr	r3, [pc, #160]	@ (800216c <SERIAL_SendCommand+0x160>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d107      	bne.n	80020e0 <SERIAL_SendCommand+0xd4>
				HAL_UART_Transmit_IT(&huart_instance, commandBuffer,
 80020d0:	f107 0310 	add.w	r3, r7, #16
 80020d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020d8:	4619      	mov	r1, r3
 80020da:	4822      	ldr	r0, [pc, #136]	@ (8002164 <SERIAL_SendCommand+0x158>)
 80020dc:	f00b fb56 	bl	800d78c <HAL_UART_Transmit_IT>
						sizeof(commandBuffer));
			}

			if (protocol_status >= WAITING) {
 80020e0:	4b22      	ldr	r3, [pc, #136]	@ (800216c <SERIAL_SendCommand+0x160>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d011      	beq.n	800210c <SERIAL_SendCommand+0x100>
				if (protocol_status == RX) {
 80020e8:	4b20      	ldr	r3, [pc, #128]	@ (800216c <SERIAL_SendCommand+0x160>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d10d      	bne.n	800210c <SERIAL_SendCommand+0x100>
					if (strstr((char*) PROTOCOL_RX_Buffer, answer)) {
 80020f0:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80020f4:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 80020f8:	6819      	ldr	r1, [r3, #0]
 80020fa:	481d      	ldr	r0, [pc, #116]	@ (8002170 <SERIAL_SendCommand+0x164>)
 80020fc:	f00f f89e 	bl	801123c <strstr>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d002      	beq.n	800210c <SERIAL_SendCommand+0x100>
						ATisOK = 1;
 8002106:	2301      	movs	r3, #1
 8002108:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
	while (!ATisOK && previousTick + timeout > HAL_GetTick()) {
 800210c:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10c      	bne.n	800212e <SERIAL_SendCommand+0x122>
 8002114:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002118:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 800211c:	f8d7 2410 	ldr.w	r2, [r7, #1040]	@ 0x410
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	18d4      	adds	r4, r2, r3
 8002124:	f002 f854 	bl	80041d0 <HAL_GetTick>
 8002128:	4603      	mov	r3, r0
 800212a:	429c      	cmp	r4, r3
 800212c:	d8be      	bhi.n	80020ac <SERIAL_SendCommand+0xa0>

		}
		//HAL_Delay(50);
	}

	protocol_status = FREE;
 800212e:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <SERIAL_SendCommand+0x160>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]

	if (!ATisOK) {
 8002134:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8002138:	2b00      	cmp	r3, #0
 800213a:	d105      	bne.n	8002148 <SERIAL_SendCommand+0x13c>
		printf("\r\n");
 800213c:	480d      	ldr	r0, [pc, #52]	@ (8002174 <SERIAL_SendCommand+0x168>)
 800213e:	f00e ff0f 	bl	8010f60 <puts>
		printf("CMD Timeout... \r\n");
 8002142:	480d      	ldr	r0, [pc, #52]	@ (8002178 <SERIAL_SendCommand+0x16c>)
 8002144:	f00e ff0c 	bl	8010f60 <puts>
	}
	return ATisOK;
 8002148:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
}
 800214c:	4618      	mov	r0, r3
 800214e:	f207 471c 	addw	r7, r7, #1052	@ 0x41c
 8002152:	46bd      	mov	sp, r7
 8002154:	bd90      	pop	{r4, r7, pc}
 8002156:	bf00      	nop
 8002158:	240005d8 	.word	0x240005d8
 800215c:	2400033c 	.word	0x2400033c
 8002160:	24000534 	.word	0x24000534
 8002164:	24000540 	.word	0x24000540
 8002168:	240005d4 	.word	0x240005d4
 800216c:	2400053e 	.word	0x2400053e
 8002170:	24000340 	.word	0x24000340
 8002174:	08013b9c 	.word	0x08013b9c
 8002178:	08013ba0 	.word	0x08013ba0

0800217c <SERIAL_CheckConnection>:

uint8_t SERIAL_CheckConnection(void){
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
	if(SERIAL_SendCommand("AT","OK",1000))
 8002180:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002184:	4908      	ldr	r1, [pc, #32]	@ (80021a8 <SERIAL_CheckConnection+0x2c>)
 8002186:	4809      	ldr	r0, [pc, #36]	@ (80021ac <SERIAL_CheckConnection+0x30>)
 8002188:	f7ff ff40 	bl	800200c <SERIAL_SendCommand>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d004      	beq.n	800219c <SERIAL_CheckConnection+0x20>
		is_connected = 1;
 8002192:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <SERIAL_CheckConnection+0x34>)
 8002194:	2201      	movs	r2, #1
 8002196:	701a      	strb	r2, [r3, #0]
	else{
		is_connected = 0;
		return 0;
	}
	return 1;
 8002198:	2301      	movs	r3, #1
 800219a:	e003      	b.n	80021a4 <SERIAL_CheckConnection+0x28>
		is_connected = 0;
 800219c:	4b04      	ldr	r3, [pc, #16]	@ (80021b0 <SERIAL_CheckConnection+0x34>)
 800219e:	2200      	movs	r2, #0
 80021a0:	701a      	strb	r2, [r3, #0]
		return 0;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	08013bb4 	.word	0x08013bb4
 80021ac:	08013bb8 	.word	0x08013bb8
 80021b0:	240005d8 	.word	0x240005d8

080021b4 <ENGINE_CalculateDeltaT>:
    TIM_CHANNEL_3,
    TIM_CHANNEL_4
};


static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d303      	bcc.n	80021ce <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	e002      	b.n	80021d4 <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	1ad3      	subs	r3, r2, r3
	}
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <ENGINE_CalculateAngle>:

static float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 80021e0:	b084      	sub	sp, #16
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80021ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float angular_velocity = 0;
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]
	float fixed_angle = 0;
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	613b      	str	r3, [r7, #16]

	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 80021fe:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220a:	d906      	bls.n	800221a <ENGINE_CalculateAngle+0x3a>
 800220c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002210:	f083 0301 	eor.w	r3, r3, #1
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b00      	cmp	r3, #0
 8002218:	d002      	beq.n	8002220 <ENGINE_CalculateAngle+0x40>
		return 0.0f;
 800221a:	eddf 7a29 	vldr	s15, [pc, #164]	@ 80022c0 <ENGINE_CalculateAngle+0xe0>
 800221e:	e043      	b.n	80022a8 <ENGINE_CalculateAngle+0xc8>

	if (sensor.frequency_hz > 0) {
 8002220:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002224:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222c:	dd3a      	ble.n	80022a4 <ENGINE_CalculateAngle+0xc4>
		fixed_angle = (2.0f * M_PI) / sensor.tooths * sensor.pulse_count; //angulo por pulso * pulsos
 800222e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800223a:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 80022b8 <ENGINE_CalculateAngle+0xd8>
 800223e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002244:	ee07 3a90 	vmov	s15, r3
 8002248:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800224c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002250:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002254:	edc7 7a04 	vstr	s15, [r7, #16]
		angular_velocity = 2.0f * M_PI * sensor.frequency_hz;
 8002258:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800225c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002260:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 80022b8 <ENGINE_CalculateAngle+0xd8>
 8002264:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002268:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800226c:	edc7 7a05 	vstr	s15, [r7, #20]

		float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 8002270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002272:	4619      	mov	r1, r3
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff ff9d 	bl	80021b4 <ENGINE_CalculateDeltaT>
 800227a:	ee07 0a90 	vmov	s15, r0
 800227e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002282:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80022c4 <ENGINE_CalculateAngle+0xe4>
 8002286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800228a:	edc7 7a03 	vstr	s15, [r7, #12]
				sensor.current_edge_time) * MICROS_TO_SECONDS;

		return fixed_angle + angular_velocity * dt_seconds;
 800228e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002292:	edd7 7a03 	vldr	s15, [r7, #12]
 8002296:	ee27 7a27 	vmul.f32	s14, s14, s15
 800229a:	edd7 7a04 	vldr	s15, [r7, #16]
 800229e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022a2:	e001      	b.n	80022a8 <ENGINE_CalculateAngle+0xc8>
	}
	return 0.0f;
 80022a4:	eddf 7a06 	vldr	s15, [pc, #24]	@ 80022c0 <ENGINE_CalculateAngle+0xe0>
}
 80022a8:	eeb0 0a67 	vmov.f32	s0, s15
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022b4:	b004      	add	sp, #16
 80022b6:	4770      	bx	lr
 80022b8:	54442d18 	.word	0x54442d18
 80022bc:	401921fb 	.word	0x401921fb
 80022c0:	00000000 	.word	0x00000000
 80022c4:	358637bd 	.word	0x358637bd

080022c8 <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 80022c8:	b084      	sub	sp, #16
 80022ca:	b5b0      	push	{r4, r5, r7, lr}
 80022cc:	b08e      	sub	sp, #56	@ 0x38
 80022ce:	af0c      	add	r7, sp, #48	@ 0x30
 80022d0:	6078      	str	r0, [r7, #4]
 80022d2:	f107 001c 	add.w	r0, r7, #28
 80022d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	shafts.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 80022da:	466d      	mov	r5, sp
 80022dc:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80022e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022e8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80022ec:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff ff72 	bl	80021e0 <ENGINE_CalculateAngle>
 80022fc:	eef0 7a40 	vmov.f32	s15, s0
 8002300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002304:	ee17 2a90 	vmov	r2, s15
 8002308:	4b10      	ldr	r3, [pc, #64]	@ (800234c <ENGINE_VR_OutputCompareCallback+0x84>)
 800230a:	601a      	str	r2, [r3, #0]
	shafts.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 800230c:	466d      	mov	r5, sp
 800230e:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8002312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002314:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002316:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002318:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800231a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800231e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002322:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002326:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff ff59 	bl	80021e0 <ENGINE_CalculateAngle>
 800232e:	eef0 7a40 	vmov.f32	s15, s0
 8002332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002336:	ee17 2a90 	vmov	r2, s15
 800233a:	4b04      	ldr	r3, [pc, #16]	@ (800234c <ENGINE_VR_OutputCompareCallback+0x84>)
 800233c:	605a      	str	r2, [r3, #4]
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002348:	b004      	add	sp, #16
 800234a:	4770      	bx	lr
 800234c:	240005fc 	.word	0x240005fc

08002350 <ENGINE_Injector_OutputCompareCallback>:
		HAL_TIM_PWM_Stop(&htim1, injector[i]);
		injector_state[i].isArmed = 0;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 8002358:	2300      	movs	r3, #0
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	e034      	b.n	80023c8 <ENGINE_Injector_OutputCompareCallback+0x78>
		if (injector_state[i].isActive) {
 800235e:	4a1e      	ldr	r2, [pc, #120]	@ (80023d8 <ENGINE_Injector_OutputCompareCallback+0x88>)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	4413      	add	r3, r2
 8002366:	78db      	ldrb	r3, [r3, #3]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d02a      	beq.n	80023c2 <ENGINE_Injector_OutputCompareCallback+0x72>

			uint32_t elapsed_time = ENGINE_CalculateDeltaT(current_time,
 800236c:	4a1a      	ldr	r2, [pc, #104]	@ (80023d8 <ENGINE_Injector_OutputCompareCallback+0x88>)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	4413      	add	r3, r2
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	4619      	mov	r1, r3
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff ff1b 	bl	80021b4 <ENGINE_CalculateDeltaT>
 800237e:	60b8      	str	r0, [r7, #8]
					injector_state[i].pulse_start_time);
			if (elapsed_time >= injector_state[i].pulse_width_us) {
 8002380:	4a15      	ldr	r2, [pc, #84]	@ (80023d8 <ENGINE_Injector_OutputCompareCallback+0x88>)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8002388:	461a      	mov	r2, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	4293      	cmp	r3, r2
 800238e:	d318      	bcc.n	80023c2 <ENGINE_Injector_OutputCompareCallback+0x72>
				HAL_TIM_PWM_Stop(&htim1, injector[i]);
 8002390:	4a12      	ldr	r2, [pc, #72]	@ (80023dc <ENGINE_Injector_OutputCompareCallback+0x8c>)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002398:	4619      	mov	r1, r3
 800239a:	4811      	ldr	r0, [pc, #68]	@ (80023e0 <ENGINE_Injector_OutputCompareCallback+0x90>)
 800239c:	f009 fbb6 	bl	800bb0c <HAL_TIM_PWM_Stop>
				injector_state[i].isActive = 0;
 80023a0:	4a0d      	ldr	r2, [pc, #52]	@ (80023d8 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	4413      	add	r3, r2
 80023a8:	2200      	movs	r2, #0
 80023aa:	70da      	strb	r2, [r3, #3]
				injector_state[i].pulse_start_time = 0;
 80023ac:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	4413      	add	r3, r2
 80023b4:	2200      	movs	r2, #0
 80023b6:	605a      	str	r2, [r3, #4]
				injector_state[i].pulse_width_us = 0;
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2100      	movs	r1, #0
 80023be:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	for (int i = 0; i < 4; i++) {
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	3301      	adds	r3, #1
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	ddc7      	ble.n	800235e <ENGINE_Injector_OutputCompareCallback+0xe>
			}

		}
	}
}
 80023ce:	bf00      	nop
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	240005dc 	.word	0x240005dc
 80023dc:	08013dfc 	.word	0x08013dfc
 80023e0:	24000710 	.word	0x24000710

080023e4 <ENGINE_Ignition_OutputCompareCallback>:


void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	if (htim->Channel == CKP_ACTIVE_CHANNEL) {
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	7f1b      	ldrb	r3, [r3, #28]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d102      	bne.n	800240e <HAL_TIM_IC_CaptureCallback+0x16>
		VR_InputCaptureCallback(SENSOR_CKP);
 8002408:	2000      	movs	r0, #0
 800240a:	f7fe fc01 	bl	8000c10 <VR_InputCaptureCallback>
	}
	if (htim->Channel == CMP_ACTIVE_CHANNEL) {
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	7f1b      	ldrb	r3, [r3, #28]
 8002412:	2b02      	cmp	r3, #2
 8002414:	d102      	bne.n	800241c <HAL_TIM_IC_CaptureCallback+0x24>
		VR_InputCaptureCallback(SENSOR_CMP);
 8002416:	2001      	movs	r0, #1
 8002418:	f7fe fbfa 	bl	8000c10 <VR_InputCaptureCallback>
	}
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8002424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002426:	b0a3      	sub	sp, #140	@ 0x8c
 8002428:	af1a      	add	r7, sp, #104	@ 0x68
 800242a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a30      	ldr	r2, [pc, #192]	@ (80024f4 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d12c      	bne.n	8002490 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	7f1b      	ldrb	r3, [r3, #28]
 800243a:	2b04      	cmp	r3, #4
 800243c:	d128      	bne.n	8002490 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	61fb      	str	r3, [r7, #28]

		ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 8002446:	4e2c      	ldr	r6, [pc, #176]	@ (80024f8 <HAL_TIM_OC_DelayElapsedCallback+0xd4>)
 8002448:	4b2c      	ldr	r3, [pc, #176]	@ (80024fc <HAL_TIM_OC_DelayElapsedCallback+0xd8>)
 800244a:	ac0b      	add	r4, sp, #44	@ 0x2c
 800244c:	461d      	mov	r5, r3
 800244e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002452:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002454:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002456:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002458:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800245a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800245e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002462:	466d      	mov	r5, sp
 8002464:	f106 040c 	add.w	r4, r6, #12
 8002468:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800246a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800246c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800246e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002470:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002474:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002478:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800247c:	69f8      	ldr	r0, [r7, #28]
 800247e:	f7ff ff23 	bl	80022c8 <ENGINE_VR_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	330a      	adds	r3, #10
 8002486:	61bb      	str	r3, [r7, #24]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5) {
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1a      	ldr	r2, [pc, #104]	@ (8002500 <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d111      	bne.n	80024be <HAL_TIM_OC_DelayElapsedCallback+0x9a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	7f1b      	ldrb	r3, [r3, #28]
 800249e:	2b10      	cmp	r3, #16
 80024a0:	d10d      	bne.n	80024be <HAL_TIM_OC_DelayElapsedCallback+0x9a>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a8:	617b      	str	r3, [r7, #20]

		ENGINE_Injector_OutputCompareCallback(current_time);
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff50 	bl	8002350 <ENGINE_Injector_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	330a      	adds	r3, #10
 80024b4:	613b      	str	r3, [r7, #16]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	659a      	str	r2, [r3, #88]	@ 0x58
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6) {
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a0f      	ldr	r2, [pc, #60]	@ (8002500 <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d111      	bne.n	80024ec <HAL_TIM_OC_DelayElapsedCallback+0xc8>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	7f1b      	ldrb	r3, [r3, #28]
 80024cc:	2b20      	cmp	r3, #32
 80024ce:	d10d      	bne.n	80024ec <HAL_TIM_OC_DelayElapsedCallback+0xc8>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d6:	60fb      	str	r3, [r7, #12]

		ENGINE_Ignition_OutputCompareCallback(current_time);
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f7ff ff83 	bl	80023e4 <ENGINE_Ignition_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	330a      	adds	r3, #10
 80024e2:	60bb      	str	r3, [r7, #8]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68ba      	ldr	r2, [r7, #8]
 80024ea:	65da      	str	r2, [r3, #92]	@ 0x5c
	}
}
 80024ec:	bf00      	nop
 80024ee:	3724      	adds	r7, #36	@ 0x24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024f4:	40000c00 	.word	0x40000c00
 80024f8:	240002cc 	.word	0x240002cc
 80024fc:	24000304 	.word	0x24000304
 8002500:	40010000 	.word	0x40010000

08002504 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
	char smallBuf[16];  // Buffer pequeno para conversões
	uint8_t devices_found = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 8002510:	481e      	ldr	r0, [pc, #120]	@ (800258c <I2C_Scanner+0x88>)
 8002512:	f00e fd25 	bl	8010f60 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 8002516:	2301      	movs	r3, #1
 8002518:	77bb      	strb	r3, [r7, #30]
 800251a:	e020      	b.n	800255e <I2C_Scanner+0x5a>
		/* O HAL usa o endereço deslocado (shifted) à esquerda */
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 800251c:	7fbb      	ldrb	r3, [r7, #30]
 800251e:	b29b      	uxth	r3, r3
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	b299      	uxth	r1, r3
 8002524:	230a      	movs	r3, #10
 8002526:	2202      	movs	r2, #2
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f004 ff19 	bl	8007360 <HAL_I2C_IsDeviceReady>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d111      	bne.n	8002558 <I2C_Scanner+0x54>
				== HAL_OK) {

			// Converte endereço 7-bit para hexadecimal
			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 8002534:	7fbb      	ldrb	r3, [r7, #30]
 8002536:	f107 000c 	add.w	r0, r7, #12
 800253a:	4a15      	ldr	r2, [pc, #84]	@ (8002590 <I2C_Scanner+0x8c>)
 800253c:	2110      	movs	r1, #16
 800253e:	f00e fd17 	bl	8010f70 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 8002542:	7fbb      	ldrb	r3, [r7, #30]
 8002544:	005a      	lsls	r2, r3, #1
 8002546:	f107 030c 	add.w	r3, r7, #12
 800254a:	4619      	mov	r1, r3
 800254c:	4811      	ldr	r0, [pc, #68]	@ (8002594 <I2C_Scanner+0x90>)
 800254e:	f00e fc9f 	bl	8010e90 <iprintf>
					addr << 1);

			devices_found++;
 8002552:	7ffb      	ldrb	r3, [r7, #31]
 8002554:	3301      	adds	r3, #1
 8002556:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 8002558:	7fbb      	ldrb	r3, [r7, #30]
 800255a:	3301      	adds	r3, #1
 800255c:	77bb      	strb	r3, [r7, #30]
 800255e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002562:	2b00      	cmp	r3, #0
 8002564:	dada      	bge.n	800251c <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 8002566:	7ffb      	ldrb	r3, [r7, #31]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d103      	bne.n	8002574 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 800256c:	480a      	ldr	r0, [pc, #40]	@ (8002598 <I2C_Scanner+0x94>)
 800256e:	f00e fcf7 	bl	8010f60 <puts>
 8002572:	e004      	b.n	800257e <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 8002574:	7ffb      	ldrb	r3, [r7, #31]
 8002576:	4619      	mov	r1, r3
 8002578:	4808      	ldr	r0, [pc, #32]	@ (800259c <I2C_Scanner+0x98>)
 800257a:	f00e fc89 	bl	8010e90 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 800257e:	4808      	ldr	r0, [pc, #32]	@ (80025a0 <I2C_Scanner+0x9c>)
 8002580:	f00e fcee 	bl	8010f60 <puts>
}
 8002584:	bf00      	nop
 8002586:	3720      	adds	r7, #32
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	08013bbc 	.word	0x08013bbc
 8002590:	08013bd8 	.word	0x08013bd8
 8002594:	08013be0 	.word	0x08013be0
 8002598:	08013c08 	.word	0x08013c08
 800259c:	08013c20 	.word	0x08013c20
 80025a0:	08013c3c 	.word	0x08013c3c

080025a4 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08a      	sub	sp, #40	@ 0x28
 80025a8:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 80025aa:	f7ff fcb7 	bl	8001f1c <cJSON_CreateObject>
 80025ae:	61f8      	str	r0, [r7, #28]

	if (root == NULL) {
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <ADC_GenerateJSON+0x16>
		return NULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e0a8      	b.n	800270c <ADC_GenerateJSON+0x168>
	}

	// Array para ADC U16
	cJSON *adc_u16_array = cJSON_CreateArray();
 80025ba:	f7ff fc9b 	bl	8001ef4 <cJSON_CreateArray>
 80025be:	61b8      	str	r0, [r7, #24]
	for (int i = 0; i < 8; i++) {
 80025c0:	2300      	movs	r3, #0
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80025c4:	e032      	b.n	800262c <ADC_GenerateJSON+0x88>
		cJSON *sensor = cJSON_CreateObject();
 80025c6:	f7ff fca9 	bl	8001f1c <cJSON_CreateObject>
 80025ca:	6038      	str	r0, [r7, #0]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe fa27 	bl	8000a24 <AD7998_U16_GetSensorName>
 80025d6:	4603      	mov	r3, r0
 80025d8:	461a      	mov	r2, r3
 80025da:	494e      	ldr	r1, [pc, #312]	@ (8002714 <ADC_GenerateJSON+0x170>)
 80025dc:	6838      	ldr	r0, [r7, #0]
 80025de:	f7ff fbaf 	bl	8001d40 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 80025e2:	4a4d      	ldr	r2, [pc, #308]	@ (8002718 <ADC_GenerateJSON+0x174>)
 80025e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e6:	3304      	adds	r3, #4
 80025e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025ec:	ee07 3a90 	vmov	s15, r3
 80025f0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80025f4:	eeb0 0b47 	vmov.f64	d0, d7
 80025f8:	4948      	ldr	r1, [pc, #288]	@ (800271c <ADC_GenerateJSON+0x178>)
 80025fa:	6838      	ldr	r0, [r7, #0]
 80025fc:	f7ff fb7c 	bl	8001cf8 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u16.voltages[i]);
 8002600:	4a45      	ldr	r2, [pc, #276]	@ (8002718 <ADC_GenerateJSON+0x174>)
 8002602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002604:	3306      	adds	r3, #6
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4413      	add	r3, r2
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002612:	eeb0 0b47 	vmov.f64	d0, d7
 8002616:	4942      	ldr	r1, [pc, #264]	@ (8002720 <ADC_GenerateJSON+0x17c>)
 8002618:	6838      	ldr	r0, [r7, #0]
 800261a:	f7ff fb6d 	bl	8001cf8 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u16_array, sensor);
 800261e:	6839      	ldr	r1, [r7, #0]
 8002620:	69b8      	ldr	r0, [r7, #24]
 8002622:	f7ff fae4 	bl	8001bee <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8002626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002628:	3301      	adds	r3, #1
 800262a:	627b      	str	r3, [r7, #36]	@ 0x24
 800262c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262e:	2b07      	cmp	r3, #7
 8002630:	ddc9      	ble.n	80025c6 <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	493b      	ldr	r1, [pc, #236]	@ (8002724 <ADC_GenerateJSON+0x180>)
 8002636:	69f8      	ldr	r0, [r7, #28]
 8002638:	f7ff fb48 	bl	8001ccc <cJSON_AddItemToObject>

	// Array para ADC U17
	cJSON *adc_u17_array = cJSON_CreateArray();
 800263c:	f7ff fc5a 	bl	8001ef4 <cJSON_CreateArray>
 8002640:	6178      	str	r0, [r7, #20]
	for (int i = 0; i < 8; i++) {
 8002642:	2300      	movs	r3, #0
 8002644:	623b      	str	r3, [r7, #32]
 8002646:	e032      	b.n	80026ae <ADC_GenerateJSON+0x10a>
		cJSON *sensor = cJSON_CreateObject();
 8002648:	f7ff fc68 	bl	8001f1c <cJSON_CreateObject>
 800264c:	6078      	str	r0, [r7, #4]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 800264e:	6a3b      	ldr	r3, [r7, #32]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	4618      	mov	r0, r3
 8002654:	f7fe f9fe 	bl	8000a54 <AD7998_U17_GetSensorName>
 8002658:	4603      	mov	r3, r0
 800265a:	461a      	mov	r2, r3
 800265c:	492d      	ldr	r1, [pc, #180]	@ (8002714 <ADC_GenerateJSON+0x170>)
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff fb6e 	bl	8001d40 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 8002664:	4a30      	ldr	r2, [pc, #192]	@ (8002728 <ADC_GenerateJSON+0x184>)
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	3304      	adds	r3, #4
 800266a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800266e:	ee07 3a90 	vmov	s15, r3
 8002672:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002676:	eeb0 0b47 	vmov.f64	d0, d7
 800267a:	4928      	ldr	r1, [pc, #160]	@ (800271c <ADC_GenerateJSON+0x178>)
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff fb3b 	bl	8001cf8 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u17.voltages[i]);
 8002682:	4a29      	ldr	r2, [pc, #164]	@ (8002728 <ADC_GenerateJSON+0x184>)
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	3306      	adds	r3, #6
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	edd3 7a00 	vldr	s15, [r3]
 8002690:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002694:	eeb0 0b47 	vmov.f64	d0, d7
 8002698:	4921      	ldr	r1, [pc, #132]	@ (8002720 <ADC_GenerateJSON+0x17c>)
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff fb2c 	bl	8001cf8 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u17_array, sensor);
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	6978      	ldr	r0, [r7, #20]
 80026a4:	f7ff faa3 	bl	8001bee <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	3301      	adds	r3, #1
 80026ac:	623b      	str	r3, [r7, #32]
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	2b07      	cmp	r3, #7
 80026b2:	ddc9      	ble.n	8002648 <ADC_GenerateJSON+0xa4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 80026b4:	697a      	ldr	r2, [r7, #20]
 80026b6:	491d      	ldr	r1, [pc, #116]	@ (800272c <ADC_GenerateJSON+0x188>)
 80026b8:	69f8      	ldr	r0, [r7, #28]
 80026ba:	f7ff fb07 	bl	8001ccc <cJSON_AddItemToObject>

	// Converte para string
	char *json_string = cJSON_PrintUnformatted(root);
 80026be:	69f8      	ldr	r0, [r7, #28]
 80026c0:	f7fe ffb6 	bl	8001630 <cJSON_PrintUnformatted>
 80026c4:	6138      	str	r0, [r7, #16]

	// Adiciona o prefixo "ADCVALUES:"
	if (json_string != NULL) {
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d01b      	beq.n	8002704 <ADC_GenerateJSON+0x160>
		size_t total_len = strlen(json_string) + 1;
 80026cc:	6938      	ldr	r0, [r7, #16]
 80026ce:	f7fd fe57 	bl	8000380 <strlen>
 80026d2:	4603      	mov	r3, r0
 80026d4:	3301      	adds	r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
		char *final_string = (char*) malloc(total_len);
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f00d fdef 	bl	80102bc <malloc>
 80026de:	4603      	mov	r3, r0
 80026e0:	60bb      	str	r3, [r7, #8]
		if (final_string != NULL) {
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d005      	beq.n	80026f4 <ADC_GenerateJSON+0x150>
			snprintf(final_string, total_len, "%s", json_string);
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	4a11      	ldr	r2, [pc, #68]	@ (8002730 <ADC_GenerateJSON+0x18c>)
 80026ec:	68f9      	ldr	r1, [r7, #12]
 80026ee:	68b8      	ldr	r0, [r7, #8]
 80026f0:	f00e fc3e 	bl	8010f70 <sniprintf>
		}
		cJSON_free(json_string);
 80026f4:	6938      	ldr	r0, [r7, #16]
 80026f6:	f7ff fc25 	bl	8001f44 <cJSON_free>
		cJSON_Delete(root);
 80026fa:	69f8      	ldr	r0, [r7, #28]
 80026fc:	f7fe fb96 	bl	8000e2c <cJSON_Delete>
		return final_string;
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	e003      	b.n	800270c <ADC_GenerateJSON+0x168>
	}

	cJSON_Delete(root);
 8002704:	69f8      	ldr	r0, [r7, #28]
 8002706:	f7fe fb91 	bl	8000e2c <cJSON_Delete>
	return NULL;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3728      	adds	r7, #40	@ 0x28
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	08013c54 	.word	0x08013c54
 8002718:	24000240 	.word	0x24000240
 800271c:	08013c5c 	.word	0x08013c5c
 8002720:	08013c60 	.word	0x08013c60
 8002724:	08013c68 	.word	0x08013c68
 8002728:	24000284 	.word	0x24000284
 800272c:	08013c70 	.word	0x08013c70
 8002730:	08013c78 	.word	0x08013c78

08002734 <VR_GenerateJSON>:

char* VR_GenerateJSON(void) {
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 800273a:	f7ff fbef 	bl	8001f1c <cJSON_CreateObject>
 800273e:	6178      	str	r0, [r7, #20]
	if (root == NULL) {
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <VR_GenerateJSON+0x16>
		return NULL;
 8002746:	2300      	movs	r3, #0
 8002748:	e0b5      	b.n	80028b6 <VR_GenerateJSON+0x182>
	}

	cJSON *ckp = cJSON_CreateObject();
 800274a:	f7ff fbe7 	bl	8001f1c <cJSON_CreateObject>
 800274e:	6138      	str	r0, [r7, #16]
	cJSON *cmp = cJSON_CreateObject();
 8002750:	f7ff fbe4 	bl	8001f1c <cJSON_CreateObject>
 8002754:	60f8      	str	r0, [r7, #12]
	if (ckp == NULL || cmp == NULL) {
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d002      	beq.n	8002762 <VR_GenerateJSON+0x2e>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d104      	bne.n	800276c <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 8002762:	6978      	ldr	r0, [r7, #20]
 8002764:	f7fe fb62 	bl	8000e2c <cJSON_Delete>
		return NULL;
 8002768:	2300      	movs	r3, #0
 800276a:	e0a4      	b.n	80028b6 <VR_GenerateJSON+0x182>
	}

	cJSON_AddNumberToObject(ckp, "rpm", ckp_sensor.rpm);
 800276c:	4b54      	ldr	r3, [pc, #336]	@ (80028c0 <VR_GenerateJSON+0x18c>)
 800276e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002772:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002776:	eeb0 0b47 	vmov.f64	d0, d7
 800277a:	4952      	ldr	r1, [pc, #328]	@ (80028c4 <VR_GenerateJSON+0x190>)
 800277c:	6938      	ldr	r0, [r7, #16]
 800277e:	f7ff fabb 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "freq", ckp_sensor.frequency_hz);
 8002782:	4b4f      	ldr	r3, [pc, #316]	@ (80028c0 <VR_GenerateJSON+0x18c>)
 8002784:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002788:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800278c:	eeb0 0b47 	vmov.f64	d0, d7
 8002790:	494d      	ldr	r1, [pc, #308]	@ (80028c8 <VR_GenerateJSON+0x194>)
 8002792:	6938      	ldr	r0, [r7, #16]
 8002794:	f7ff fab0 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 8002798:	4b49      	ldr	r3, [pc, #292]	@ (80028c0 <VR_GenerateJSON+0x18c>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	ee07 3a90 	vmov	s15, r3
 80027a0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80027a4:	eeb0 0b47 	vmov.f64	d0, d7
 80027a8:	4948      	ldr	r1, [pc, #288]	@ (80028cc <VR_GenerateJSON+0x198>)
 80027aa:	6938      	ldr	r0, [r7, #16]
 80027ac:	f7ff faa4 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 80027b0:	4b43      	ldr	r3, [pc, #268]	@ (80028c0 <VR_GenerateJSON+0x18c>)
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	ee07 3a90 	vmov	s15, r3
 80027b8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80027bc:	eeb0 0b47 	vmov.f64	d0, d7
 80027c0:	4943      	ldr	r1, [pc, #268]	@ (80028d0 <VR_GenerateJSON+0x19c>)
 80027c2:	6938      	ldr	r0, [r7, #16]
 80027c4:	f7ff fa98 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "period", ckp_sensor.period);
 80027c8:	4b3d      	ldr	r3, [pc, #244]	@ (80028c0 <VR_GenerateJSON+0x18c>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	ee07 3a90 	vmov	s15, r3
 80027d0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80027d4:	eeb0 0b47 	vmov.f64	d0, d7
 80027d8:	493e      	ldr	r1, [pc, #248]	@ (80028d4 <VR_GenerateJSON+0x1a0>)
 80027da:	6938      	ldr	r0, [r7, #16]
 80027dc:	f7ff fa8c 	bl	8001cf8 <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(cmp, "rpm", cmp_sensor.rpm);
 80027e0:	4b3d      	ldr	r3, [pc, #244]	@ (80028d8 <VR_GenerateJSON+0x1a4>)
 80027e2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80027e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027ea:	eeb0 0b47 	vmov.f64	d0, d7
 80027ee:	4935      	ldr	r1, [pc, #212]	@ (80028c4 <VR_GenerateJSON+0x190>)
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f7ff fa81 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "freq", cmp_sensor.frequency_hz);
 80027f6:	4b38      	ldr	r3, [pc, #224]	@ (80028d8 <VR_GenerateJSON+0x1a4>)
 80027f8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80027fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002800:	eeb0 0b47 	vmov.f64	d0, d7
 8002804:	4930      	ldr	r1, [pc, #192]	@ (80028c8 <VR_GenerateJSON+0x194>)
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f7ff fa76 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 800280c:	4b32      	ldr	r3, [pc, #200]	@ (80028d8 <VR_GenerateJSON+0x1a4>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	ee07 3a90 	vmov	s15, r3
 8002814:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002818:	eeb0 0b47 	vmov.f64	d0, d7
 800281c:	492b      	ldr	r1, [pc, #172]	@ (80028cc <VR_GenerateJSON+0x198>)
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f7ff fa6a 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 8002824:	4b2c      	ldr	r3, [pc, #176]	@ (80028d8 <VR_GenerateJSON+0x1a4>)
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	ee07 3a90 	vmov	s15, r3
 800282c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002830:	eeb0 0b47 	vmov.f64	d0, d7
 8002834:	4926      	ldr	r1, [pc, #152]	@ (80028d0 <VR_GenerateJSON+0x19c>)
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f7ff fa5e 	bl	8001cf8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "period", cmp_sensor.period);
 800283c:	4b26      	ldr	r3, [pc, #152]	@ (80028d8 <VR_GenerateJSON+0x1a4>)
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002848:	eeb0 0b47 	vmov.f64	d0, d7
 800284c:	4921      	ldr	r1, [pc, #132]	@ (80028d4 <VR_GenerateJSON+0x1a0>)
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f7ff fa52 	bl	8001cf8 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4921      	ldr	r1, [pc, #132]	@ (80028dc <VR_GenerateJSON+0x1a8>)
 8002858:	6978      	ldr	r0, [r7, #20]
 800285a:	f7ff fa37 	bl	8001ccc <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	491f      	ldr	r1, [pc, #124]	@ (80028e0 <VR_GenerateJSON+0x1ac>)
 8002862:	6978      	ldr	r0, [r7, #20]
 8002864:	f7ff fa32 	bl	8001ccc <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002868:	6978      	ldr	r0, [r7, #20]
 800286a:	f7fe fee1 	bl	8001630 <cJSON_PrintUnformatted>
 800286e:	60b8      	str	r0, [r7, #8]

	if (json_string != NULL) {
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d01b      	beq.n	80028ae <VR_GenerateJSON+0x17a>
		size_t total_len = strlen(json_string) + 1;
 8002876:	68b8      	ldr	r0, [r7, #8]
 8002878:	f7fd fd82 	bl	8000380 <strlen>
 800287c:	4603      	mov	r3, r0
 800287e:	3301      	adds	r3, #1
 8002880:	607b      	str	r3, [r7, #4]
		char *final_string = (char*) malloc(total_len);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f00d fd1a 	bl	80102bc <malloc>
 8002888:	4603      	mov	r3, r0
 800288a:	603b      	str	r3, [r7, #0]
		if (final_string != NULL) {
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d005      	beq.n	800289e <VR_GenerateJSON+0x16a>
			snprintf(final_string, total_len, "%s", json_string);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	4a13      	ldr	r2, [pc, #76]	@ (80028e4 <VR_GenerateJSON+0x1b0>)
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	6838      	ldr	r0, [r7, #0]
 800289a:	f00e fb69 	bl	8010f70 <sniprintf>
		}
		cJSON_free(json_string);
 800289e:	68b8      	ldr	r0, [r7, #8]
 80028a0:	f7ff fb50 	bl	8001f44 <cJSON_free>
		cJSON_Delete(root);
 80028a4:	6978      	ldr	r0, [r7, #20]
 80028a6:	f7fe fac1 	bl	8000e2c <cJSON_Delete>
		return final_string;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	e003      	b.n	80028b6 <VR_GenerateJSON+0x182>
	}

	cJSON_Delete(root);
 80028ae:	6978      	ldr	r0, [r7, #20]
 80028b0:	f7fe fabc 	bl	8000e2c <cJSON_Delete>
	return NULL;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	240002cc 	.word	0x240002cc
 80028c4:	08013c7c 	.word	0x08013c7c
 80028c8:	08013c80 	.word	0x08013c80
 80028cc:	08013c88 	.word	0x08013c88
 80028d0:	08013c90 	.word	0x08013c90
 80028d4:	08013c9c 	.word	0x08013c9c
 80028d8:	24000304 	.word	0x24000304
 80028dc:	08013ca4 	.word	0x08013ca4
 80028e0:	08013ca8 	.word	0x08013ca8
 80028e4:	08013c78 	.word	0x08013c78

080028e8 <BATTERY_GenerateJSON>:

char* BATTERY_GenerateJSON(void) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08c      	sub	sp, #48	@ 0x30
 80028ec:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 80028ee:	f7ff fb15 	bl	8001f1c <cJSON_CreateObject>
 80028f2:	6278      	str	r0, [r7, #36]	@ 0x24
	if (root == NULL) {
 80028f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <BATTERY_GenerateJSON+0x16>
		return NULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e049      	b.n	8002992 <BATTERY_GenerateJSON+0xaa>
	}

	cJSON *battery_object = cJSON_CreateObject();
 80028fe:	f7ff fb0d 	bl	8001f1c <cJSON_CreateObject>
 8002902:	6238      	str	r0, [r7, #32]
	if (battery_object == NULL) {
 8002904:	6a3b      	ldr	r3, [r7, #32]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d104      	bne.n	8002914 <BATTERY_GenerateJSON+0x2c>
		cJSON_Delete(root);
 800290a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800290c:	f7fe fa8e 	bl	8000e2c <cJSON_Delete>
		return NULL;
 8002910:	2300      	movs	r3, #0
 8002912:	e03e      	b.n	8002992 <BATTERY_GenerateJSON+0xaa>
	}

	char str_buffer[16];
	snprintf(str_buffer, sizeof(str_buffer), "%.3f", battery.voltage);
 8002914:	4b21      	ldr	r3, [pc, #132]	@ (800299c <BATTERY_GenerateJSON+0xb4>)
 8002916:	edd3 7a00 	vldr	s15, [r3]
 800291a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	ed8d 7b00 	vstr	d7, [sp]
 8002924:	4a1e      	ldr	r2, [pc, #120]	@ (80029a0 <BATTERY_GenerateJSON+0xb8>)
 8002926:	2110      	movs	r1, #16
 8002928:	4618      	mov	r0, r3
 800292a:	f00e fb21 	bl	8010f70 <sniprintf>
	cJSON_AddRawToObject(battery_object, "voltage", str_buffer);
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	461a      	mov	r2, r3
 8002932:	491c      	ldr	r1, [pc, #112]	@ (80029a4 <BATTERY_GenerateJSON+0xbc>)
 8002934:	6a38      	ldr	r0, [r7, #32]
 8002936:	f7ff fa25 	bl	8001d84 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "battery", battery_object);
 800293a:	6a3a      	ldr	r2, [r7, #32]
 800293c:	491a      	ldr	r1, [pc, #104]	@ (80029a8 <BATTERY_GenerateJSON+0xc0>)
 800293e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002940:	f7ff f9c4 	bl	8001ccc <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002944:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002946:	f7fe fe73 	bl	8001630 <cJSON_PrintUnformatted>
 800294a:	61f8      	str	r0, [r7, #28]

	if (json_string != NULL) {
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d01b      	beq.n	800298a <BATTERY_GenerateJSON+0xa2>
		size_t total_len = strlen(json_string) + 1;
 8002952:	69f8      	ldr	r0, [r7, #28]
 8002954:	f7fd fd14 	bl	8000380 <strlen>
 8002958:	4603      	mov	r3, r0
 800295a:	3301      	adds	r3, #1
 800295c:	61bb      	str	r3, [r7, #24]
		char *final_string = (char*) malloc(total_len);
 800295e:	69b8      	ldr	r0, [r7, #24]
 8002960:	f00d fcac 	bl	80102bc <malloc>
 8002964:	4603      	mov	r3, r0
 8002966:	617b      	str	r3, [r7, #20]
		if (final_string != NULL) {
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d005      	beq.n	800297a <BATTERY_GenerateJSON+0x92>
			snprintf(final_string, total_len, "%s", json_string);
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	4a0e      	ldr	r2, [pc, #56]	@ (80029ac <BATTERY_GenerateJSON+0xc4>)
 8002972:	69b9      	ldr	r1, [r7, #24]
 8002974:	6978      	ldr	r0, [r7, #20]
 8002976:	f00e fafb 	bl	8010f70 <sniprintf>
		}
		cJSON_free(json_string);
 800297a:	69f8      	ldr	r0, [r7, #28]
 800297c:	f7ff fae2 	bl	8001f44 <cJSON_free>
		cJSON_Delete(root);
 8002980:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002982:	f7fe fa53 	bl	8000e2c <cJSON_Delete>
		return final_string;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	e003      	b.n	8002992 <BATTERY_GenerateJSON+0xaa>
	}

	cJSON_Delete(root);
 800298a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800298c:	f7fe fa4e 	bl	8000e2c <cJSON_Delete>
	return NULL;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3728      	adds	r7, #40	@ 0x28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	240002c8 	.word	0x240002c8
 80029a0:	08013cac 	.word	0x08013cac
 80029a4:	08013c60 	.word	0x08013c60
 80029a8:	08013cb4 	.word	0x08013cb4
 80029ac:	08013c78 	.word	0x08013c78

080029b0 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 80029b4:	f7fd ffda 	bl	800096c <AD7998_U16_ReadAllChannels>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 80029be:	4807      	ldr	r0, [pc, #28]	@ (80029dc <ADC_Read_Cycle+0x2c>)
 80029c0:	f00e face 	bl	8010f60 <puts>
		return;
 80029c4:	e008      	b.n	80029d8 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 80029c6:	f7fd ffff 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 80029d0:	4803      	ldr	r0, [pc, #12]	@ (80029e0 <ADC_Read_Cycle+0x30>)
 80029d2:	f00e fac5 	bl	8010f60 <puts>
		return;
 80029d6:	bf00      	nop
	}
}
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	08013cbc 	.word	0x08013cbc
 80029e0:	08013cd4 	.word	0x08013cd4

080029e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80029ea:	f000 fe45 	bl	8003678 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029ee:	f001 fb69 	bl	80040c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029f2:	f000 f911 	bl	8002c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029f6:	f000 fd4f 	bl	8003498 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80029fa:	f000 fd01 	bl	8003400 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80029fe:	f000 fa03 	bl	8002e08 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002a02:	f000 fa41 	bl	8002e88 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002a06:	f000 fcaf 	bl	8003368 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002a0a:	f000 fc09 	bl	8003220 <MX_TIM5_Init>
  MX_TIM4_Init();
 8002a0e:	f000 fb6f 	bl	80030f0 <MX_TIM4_Init>
  MX_TIM1_Init();
 8002a12:	f000 fa79 	bl	8002f08 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002a16:	f000 f97b 	bl	8002d10 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 8002a1a:	4869      	ldr	r0, [pc, #420]	@ (8002bc0 <main+0x1dc>)
 8002a1c:	f7ff fd72 	bl	8002504 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 8002a20:	4868      	ldr	r0, [pc, #416]	@ (8002bc4 <main+0x1e0>)
 8002a22:	f7ff fd6f 	bl	8002504 <I2C_Scanner>

	TIM1_Init_Config();
 8002a26:	f000 fd8d 	bl	8003544 <TIM1_Init_Config>
	TIM4_Init_Config();
 8002a2a:	f000 fdb7 	bl	800359c <TIM4_Init_Config>
	TIM5_Init_Config();
 8002a2e:	f000 fdcf 	bl	80035d0 <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002a32:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002a36:	2100      	movs	r1, #0
 8002a38:	4863      	ldr	r0, [pc, #396]	@ (8002bc8 <main+0x1e4>)
 8002a3a:	f003 f809 	bl	8005a50 <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	huart_instance = huart1;
 8002a3e:	4a63      	ldr	r2, [pc, #396]	@ (8002bcc <main+0x1e8>)
 8002a40:	4b63      	ldr	r3, [pc, #396]	@ (8002bd0 <main+0x1ec>)
 8002a42:	4610      	mov	r0, r2
 8002a44:	4619      	mov	r1, r3
 8002a46:	2394      	movs	r3, #148	@ 0x94
 8002a48:	461a      	mov	r2, r3
 8002a4a:	f00e fc94 	bl	8011376 <memcpy>

	SERIAL_ResetBuffers();
 8002a4e:	f7ff fac7 	bl	8001fe0 <SERIAL_ResetBuffers>
	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002a52:	2201      	movs	r2, #1
 8002a54:	495f      	ldr	r1, [pc, #380]	@ (8002bd4 <main+0x1f0>)
 8002a56:	485d      	ldr	r0, [pc, #372]	@ (8002bcc <main+0x1e8>)
 8002a58:	f00a ff2c 	bl	800d8b4 <HAL_UART_Receive_IT>

	if (SERIAL_CheckConnection()) {
 8002a5c:	f7ff fb8e 	bl	800217c <SERIAL_CheckConnection>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <main+0x88>
		printf("Connected to Software!\r\n");
 8002a66:	485c      	ldr	r0, [pc, #368]	@ (8002bd8 <main+0x1f4>)
 8002a68:	f00e fa7a 	bl	8010f60 <puts>
	}

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 8002a6c:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 8002bdc <main+0x1f8>
 8002a70:	4854      	ldr	r0, [pc, #336]	@ (8002bc4 <main+0x1e0>)
 8002a72:	f7fd fee9 	bl	8000848 <AD7998_Init>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d002      	beq.n	8002a82 <main+0x9e>
		printf("Failed to initialize ADCs!\r\n");
 8002a7c:	4858      	ldr	r0, [pc, #352]	@ (8002be0 <main+0x1fc>)
 8002a7e:	f00e fa6f 	bl	8010f60 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 8002a82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a86:	2101      	movs	r1, #1
 8002a88:	203a      	movs	r0, #58	@ 0x3a
 8002a8a:	f7fe f871 	bl	8000b70 <VR_Init>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d103      	bne.n	8002a9c <main+0xb8>
		printf("VR sensors successfully initialized!\r\n");
 8002a94:	4853      	ldr	r0, [pc, #332]	@ (8002be4 <main+0x200>)
 8002a96:	f00e fa63 	bl	8010f60 <puts>
 8002a9a:	e002      	b.n	8002aa2 <main+0xbe>
	} else
		printf("Error starting VR sensors!\r\n");
 8002a9c:	4852      	ldr	r0, [pc, #328]	@ (8002be8 <main+0x204>)
 8002a9e:	f00e fa5f 	bl	8010f60 <puts>

	printf("\r\n");
 8002aa2:	4852      	ldr	r0, [pc, #328]	@ (8002bec <main+0x208>)
 8002aa4:	f00e fa5c 	bl	8010f60 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 8002aa8:	f001 fb92 	bl	80041d0 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	4b50      	ldr	r3, [pc, #320]	@ (8002bf0 <main+0x20c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d906      	bls.n	8002ac6 <main+0xe2>
			last_ADC_read = HAL_GetTick();
 8002ab8:	f001 fb8a 	bl	80041d0 <HAL_GetTick>
 8002abc:	4603      	mov	r3, r0
 8002abe:	4a4c      	ldr	r2, [pc, #304]	@ (8002bf0 <main+0x20c>)
 8002ac0:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 8002ac2:	f7ff ff75 	bl	80029b0 <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 8002ac6:	f001 fb83 	bl	80041d0 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	4b49      	ldr	r3, [pc, #292]	@ (8002bf4 <main+0x210>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b0e      	cmp	r3, #14
 8002ad4:	d906      	bls.n	8002ae4 <main+0x100>
			last_BATTERY_read = HAL_GetTick();
 8002ad6:	f001 fb7b 	bl	80041d0 <HAL_GetTick>
 8002ada:	4603      	mov	r3, r0
 8002adc:	4a45      	ldr	r2, [pc, #276]	@ (8002bf4 <main+0x210>)
 8002ade:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltageFiltered();
 8002ae0:	f7fe f804 	bl	8000aec <BATTERY_ReadVoltageFiltered>
		}

		if (is_connected) {
 8002ae4:	4b44      	ldr	r3, [pc, #272]	@ (8002bf8 <main+0x214>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0dc      	beq.n	8002aa8 <main+0xc4>
			static uint32_t last_vr_send = 0;
			if (HAL_GetTick() - last_vr_send >= 1000) {
 8002aee:	f001 fb6f 	bl	80041d0 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	4b41      	ldr	r3, [pc, #260]	@ (8002bfc <main+0x218>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002afe:	d317      	bcc.n	8002b30 <main+0x14c>
				last_vr_send = HAL_GetTick();
 8002b00:	f001 fb66 	bl	80041d0 <HAL_GetTick>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4a3d      	ldr	r2, [pc, #244]	@ (8002bfc <main+0x218>)
 8002b08:	6013      	str	r3, [r2, #0]

				char *vr_json = VR_GenerateJSON();
 8002b0a:	f7ff fe13 	bl	8002734 <VR_GenerateJSON>
 8002b0e:	60f8      	str	r0, [r7, #12]
				if (vr_json != NULL) {
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d009      	beq.n	8002b2a <main+0x146>
					//printf("%s", vr_json);
					SERIAL_SendCommand(vr_json, "OK", 5000);
 8002b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b1a:	4939      	ldr	r1, [pc, #228]	@ (8002c00 <main+0x21c>)
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f7ff fa75 	bl	800200c <SERIAL_SendCommand>

					free(vr_json);
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f00d fbd2 	bl	80102cc <free>
 8002b28:	e002      	b.n	8002b30 <main+0x14c>
				} else {
					printf("Error generating JSON from VR sensors\r\n");
 8002b2a:	4836      	ldr	r0, [pc, #216]	@ (8002c04 <main+0x220>)
 8002b2c:	f00e fa18 	bl	8010f60 <puts>
				}
			}

			static uint32_t last_ADC_send = 0;
			if (HAL_GetTick() - last_ADC_send >= 1000) {
 8002b30:	f001 fb4e 	bl	80041d0 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4b34      	ldr	r3, [pc, #208]	@ (8002c08 <main+0x224>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b40:	d319      	bcc.n	8002b76 <main+0x192>
				last_ADC_send = HAL_GetTick();
 8002b42:	f001 fb45 	bl	80041d0 <HAL_GetTick>
 8002b46:	4603      	mov	r3, r0
 8002b48:	4a2f      	ldr	r2, [pc, #188]	@ (8002c08 <main+0x224>)
 8002b4a:	6013      	str	r3, [r2, #0]

				char *adc_json = ADC_GenerateJSON();
 8002b4c:	f7ff fd2a 	bl	80025a4 <ADC_GenerateJSON>
 8002b50:	60b8      	str	r0, [r7, #8]

				if (adc_json != NULL) {
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d008      	beq.n	8002b6a <main+0x186>
					//printf("%s\r\n", adc_json);
					SERIAL_SendCommand(adc_json, "OK", 200);
 8002b58:	22c8      	movs	r2, #200	@ 0xc8
 8002b5a:	4929      	ldr	r1, [pc, #164]	@ (8002c00 <main+0x21c>)
 8002b5c:	68b8      	ldr	r0, [r7, #8]
 8002b5e:	f7ff fa55 	bl	800200c <SERIAL_SendCommand>

					free(adc_json);
 8002b62:	68b8      	ldr	r0, [r7, #8]
 8002b64:	f00d fbb2 	bl	80102cc <free>
 8002b68:	e002      	b.n	8002b70 <main+0x18c>
				} else {
					printf("Error generating JSON from ADCs sensors\r\n");
 8002b6a:	4828      	ldr	r0, [pc, #160]	@ (8002c0c <main+0x228>)
 8002b6c:	f00e f9f8 	bl	8010f60 <puts>
				}

				printf("\r\n");
 8002b70:	481e      	ldr	r0, [pc, #120]	@ (8002bec <main+0x208>)
 8002b72:	f00e f9f5 	bl	8010f60 <puts>
			}

			static uint32_t last_BATTERY_send = 0;
			if (HAL_GetTick() - last_BATTERY_send >= 1000) {
 8002b76:	f001 fb2b 	bl	80041d0 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <main+0x22c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b86:	d38f      	bcc.n	8002aa8 <main+0xc4>
				last_BATTERY_send = HAL_GetTick();
 8002b88:	f001 fb22 	bl	80041d0 <HAL_GetTick>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4a20      	ldr	r2, [pc, #128]	@ (8002c10 <main+0x22c>)
 8002b90:	6013      	str	r3, [r2, #0]

				char *battery_json = BATTERY_GenerateJSON();
 8002b92:	f7ff fea9 	bl	80028e8 <BATTERY_GenerateJSON>
 8002b96:	6078      	str	r0, [r7, #4]

				if (battery_json != NULL) {
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d008      	beq.n	8002bb0 <main+0x1cc>
					//printf("%s\r\n", battery_json);
					SERIAL_SendCommand(battery_json, "OK", 200);
 8002b9e:	22c8      	movs	r2, #200	@ 0xc8
 8002ba0:	4917      	ldr	r1, [pc, #92]	@ (8002c00 <main+0x21c>)
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff fa32 	bl	800200c <SERIAL_SendCommand>

					free(battery_json);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f00d fb8f 	bl	80102cc <free>
 8002bae:	e002      	b.n	8002bb6 <main+0x1d2>
				} else {
					printf("Error generating JSON from Battery Manager\r\n");
 8002bb0:	4818      	ldr	r0, [pc, #96]	@ (8002c14 <main+0x230>)
 8002bb2:	f00e f9d5 	bl	8010f60 <puts>
				}

				printf("\r\n");
 8002bb6:	480d      	ldr	r0, [pc, #52]	@ (8002bec <main+0x208>)
 8002bb8:	f00e f9d2 	bl	8010f60 <puts>
	while (1) {
 8002bbc:	e774      	b.n	8002aa8 <main+0xc4>
 8002bbe:	bf00      	nop
 8002bc0:	24000668 	.word	0x24000668
 8002bc4:	240006bc 	.word	0x240006bc
 8002bc8:	24000604 	.word	0x24000604
 8002bcc:	24000540 	.word	0x24000540
 8002bd0:	240007f4 	.word	0x240007f4
 8002bd4:	24000534 	.word	0x24000534
 8002bd8:	08013cec 	.word	0x08013cec
 8002bdc:	40533333 	.word	0x40533333
 8002be0:	08013d04 	.word	0x08013d04
 8002be4:	08013d20 	.word	0x08013d20
 8002be8:	08013d48 	.word	0x08013d48
 8002bec:	08013d64 	.word	0x08013d64
 8002bf0:	2400091c 	.word	0x2400091c
 8002bf4:	24000920 	.word	0x24000920
 8002bf8:	240005d8 	.word	0x240005d8
 8002bfc:	24000924 	.word	0x24000924
 8002c00:	08013d68 	.word	0x08013d68
 8002c04:	08013d6c 	.word	0x08013d6c
 8002c08:	24000928 	.word	0x24000928
 8002c0c:	08013d94 	.word	0x08013d94
 8002c10:	2400092c 	.word	0x2400092c
 8002c14:	08013dc0 	.word	0x08013dc0

08002c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b09c      	sub	sp, #112	@ 0x70
 8002c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c22:	224c      	movs	r2, #76	@ 0x4c
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f00e fb00 	bl	801122c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c2c:	1d3b      	adds	r3, r7, #4
 8002c2e:	2220      	movs	r2, #32
 8002c30:	2100      	movs	r1, #0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f00e fafa 	bl	801122c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002c38:	2002      	movs	r0, #2
 8002c3a:	f004 ffd5 	bl	8007be8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002c3e:	2300      	movs	r3, #0
 8002c40:	603b      	str	r3, [r7, #0]
 8002c42:	4b31      	ldr	r3, [pc, #196]	@ (8002d08 <SystemClock_Config+0xf0>)
 8002c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c46:	4a30      	ldr	r2, [pc, #192]	@ (8002d08 <SystemClock_Config+0xf0>)
 8002c48:	f023 0301 	bic.w	r3, r3, #1
 8002c4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002d08 <SystemClock_Config+0xf0>)
 8002c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	603b      	str	r3, [r7, #0]
 8002c58:	4b2c      	ldr	r3, [pc, #176]	@ (8002d0c <SystemClock_Config+0xf4>)
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002c60:	4a2a      	ldr	r2, [pc, #168]	@ (8002d0c <SystemClock_Config+0xf4>)
 8002c62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c66:	6193      	str	r3, [r2, #24]
 8002c68:	4b28      	ldr	r3, [pc, #160]	@ (8002d0c <SystemClock_Config+0xf4>)
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002c70:	603b      	str	r3, [r7, #0]
 8002c72:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002c74:	bf00      	nop
 8002c76:	4b25      	ldr	r3, [pc, #148]	@ (8002d0c <SystemClock_Config+0xf4>)
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c82:	d1f8      	bne.n	8002c76 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c84:	2302      	movs	r3, #2
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8002c88:	2309      	movs	r3, #9
 8002c8a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c8c:	2340      	movs	r3, #64	@ 0x40
 8002c8e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c90:	2302      	movs	r3, #2
 8002c92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c94:	2300      	movs	r3, #0
 8002c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002c9c:	230a      	movs	r3, #10
 8002c9e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002cac:	230c      	movs	r3, #12
 8002cae:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f004 ffcd 	bl	8007c5c <HAL_RCC_OscConfig>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002cc8:	f000 fd02 	bl	80036d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ccc:	233f      	movs	r3, #63	@ 0x3f
 8002cce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002ce0:	2340      	movs	r3, #64	@ 0x40
 8002ce2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002cec:	1d3b      	adds	r3, r7, #4
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f005 fc0d 	bl	8008510 <HAL_RCC_ClockConfig>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8002cfc:	f000 fce8 	bl	80036d0 <Error_Handler>
  }
}
 8002d00:	bf00      	nop
 8002d02:	3770      	adds	r7, #112	@ 0x70
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	58000400 	.word	0x58000400
 8002d0c:	58024800 	.word	0x58024800

08002d10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	@ 0x28
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002d16:	f107 031c 	add.w	r3, r7, #28
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002d22:	463b      	mov	r3, r7
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	611a      	str	r2, [r3, #16]
 8002d30:	615a      	str	r2, [r3, #20]
 8002d32:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002d34:	4b31      	ldr	r3, [pc, #196]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d36:	4a32      	ldr	r2, [pc, #200]	@ (8002e00 <MX_ADC1_Init+0xf0>)
 8002d38:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002d3a:	4b30      	ldr	r3, [pc, #192]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d3c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002d40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8002d42:	4b2e      	ldr	r3, [pc, #184]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d48:	4b2c      	ldr	r3, [pc, #176]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d4e:	4b2b      	ldr	r3, [pc, #172]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d50:	2204      	movs	r2, #4
 8002d52:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d54:	4b29      	ldr	r3, [pc, #164]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d5a:	4b28      	ldr	r3, [pc, #160]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8002d60:	4b26      	ldr	r3, [pc, #152]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d66:	4b25      	ldr	r3, [pc, #148]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d6c:	4b23      	ldr	r3, [pc, #140]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d72:	4b22      	ldr	r3, [pc, #136]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002d78:	4b20      	ldr	r3, [pc, #128]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002d84:	4b1d      	ldr	r3, [pc, #116]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8002d92:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d98:	4818      	ldr	r0, [pc, #96]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002d9a:	f001 fcbb 	bl	8004714 <HAL_ADC_Init>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002da4:	f000 fc94 	bl	80036d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002da8:	2300      	movs	r3, #0
 8002daa:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002dac:	f107 031c 	add.w	r3, r7, #28
 8002db0:	4619      	mov	r1, r3
 8002db2:	4812      	ldr	r0, [pc, #72]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002db4:	f002 feb0 	bl	8005b18 <HAL_ADCEx_MultiModeConfigChannel>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002dbe:	f000 fc87 	bl	80036d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <MX_ADC1_Init+0xf4>)
 8002dc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002dc6:	2306      	movs	r3, #6
 8002dc8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002dce:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002dd2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002dd4:	2304      	movs	r3, #4
 8002dd6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002de0:	463b      	mov	r3, r7
 8002de2:	4619      	mov	r1, r3
 8002de4:	4805      	ldr	r0, [pc, #20]	@ (8002dfc <MX_ADC1_Init+0xec>)
 8002de6:	f002 f837 	bl	8004e58 <HAL_ADC_ConfigChannel>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002df0:	f000 fc6e 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002df4:	bf00      	nop
 8002df6:	3728      	adds	r7, #40	@ 0x28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	24000604 	.word	0x24000604
 8002e00:	40022000 	.word	0x40022000
 8002e04:	2a000400 	.word	0x2a000400

08002e08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002e80 <MX_I2C1_Init+0x78>)
 8002e10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 8002e12:	4b1a      	ldr	r3, [pc, #104]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e14:	4a1b      	ldr	r2, [pc, #108]	@ (8002e84 <MX_I2C1_Init+0x7c>)
 8002e16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e18:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e1e:	4b17      	ldr	r3, [pc, #92]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e24:	4b15      	ldr	r3, [pc, #84]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e2a:	4b14      	ldr	r3, [pc, #80]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e30:	4b12      	ldr	r3, [pc, #72]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e36:	4b11      	ldr	r3, [pc, #68]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e42:	480e      	ldr	r0, [pc, #56]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e44:	f003 ffe2 	bl	8006e0c <HAL_I2C_Init>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e4e:	f000 fc3f 	bl	80036d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e52:	2100      	movs	r1, #0
 8002e54:	4809      	ldr	r0, [pc, #36]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e56:	f004 fe2f 	bl	8007ab8 <HAL_I2CEx_ConfigAnalogFilter>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002e60:	f000 fc36 	bl	80036d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002e64:	2100      	movs	r1, #0
 8002e66:	4805      	ldr	r0, [pc, #20]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e68:	f004 fe71 	bl	8007b4e <HAL_I2CEx_ConfigDigitalFilter>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002e72:	f000 fc2d 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	24000668 	.word	0x24000668
 8002e80:	40005400 	.word	0x40005400
 8002e84:	00909beb 	.word	0x00909beb

08002e88 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002e8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f00 <MX_I2C2_Init+0x78>)
 8002e90:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 8002e92:	4b1a      	ldr	r3, [pc, #104]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002e94:	4a1b      	ldr	r2, [pc, #108]	@ (8002f04 <MX_I2C2_Init+0x7c>)
 8002e96:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002e98:	4b18      	ldr	r3, [pc, #96]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e9e:	4b17      	ldr	r3, [pc, #92]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ea4:	4b15      	ldr	r3, [pc, #84]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002eaa:	4b14      	ldr	r3, [pc, #80]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002eb0:	4b12      	ldr	r3, [pc, #72]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002eb6:	4b11      	ldr	r3, [pc, #68]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002ec2:	480e      	ldr	r0, [pc, #56]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002ec4:	f003 ffa2 	bl	8006e0c <HAL_I2C_Init>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002ece:	f000 fbff 	bl	80036d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	4809      	ldr	r0, [pc, #36]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002ed6:	f004 fdef 	bl	8007ab8 <HAL_I2CEx_ConfigAnalogFilter>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002ee0:	f000 fbf6 	bl	80036d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	4805      	ldr	r0, [pc, #20]	@ (8002efc <MX_I2C2_Init+0x74>)
 8002ee8:	f004 fe31 	bl	8007b4e <HAL_I2CEx_ConfigDigitalFilter>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002ef2:	f000 fbed 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	240006bc 	.word	0x240006bc
 8002f00:	40005800 	.word	0x40005800
 8002f04:	00909beb 	.word	0x00909beb

08002f08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b09a      	sub	sp, #104	@ 0x68
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f0e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]
 8002f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f1c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	605a      	str	r2, [r3, #4]
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	60da      	str	r2, [r3, #12]
 8002f36:	611a      	str	r2, [r3, #16]
 8002f38:	615a      	str	r2, [r3, #20]
 8002f3a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f3c:	1d3b      	adds	r3, r7, #4
 8002f3e:	222c      	movs	r2, #44	@ 0x2c
 8002f40:	2100      	movs	r1, #0
 8002f42:	4618      	mov	r0, r3
 8002f44:	f00e f972 	bl	801122c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f48:	4b67      	ldr	r3, [pc, #412]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f4a:	4a68      	ldr	r2, [pc, #416]	@ (80030ec <MX_TIM1_Init+0x1e4>)
 8002f4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8002f4e:	4b66      	ldr	r3, [pc, #408]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f50:	224f      	movs	r2, #79	@ 0x4f
 8002f52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f54:	4b64      	ldr	r3, [pc, #400]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002f5a:	4b63      	ldr	r3, [pc, #396]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f62:	4b61      	ldr	r3, [pc, #388]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f68:	4b5f      	ldr	r3, [pc, #380]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f6e:	4b5e      	ldr	r3, [pc, #376]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f74:	485c      	ldr	r0, [pc, #368]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f76:	f008 fb55 	bl	800b624 <HAL_TIM_Base_Init>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002f80:	f000 fba6 	bl	80036d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f88:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f8a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4855      	ldr	r0, [pc, #340]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002f92:	f009 fb35 	bl	800c600 <HAL_TIM_ConfigClockSource>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002f9c:	f000 fb98 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002fa0:	4851      	ldr	r0, [pc, #324]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002fa2:	f008 fd51 	bl	800ba48 <HAL_TIM_PWM_Init>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002fac:	f000 fb90 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002fb0:	484d      	ldr	r0, [pc, #308]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002fb2:	f008 fb8e 	bl	800b6d2 <HAL_TIM_OC_Init>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8002fbc:	f000 fb88 	bl	80036d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fcc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4845      	ldr	r0, [pc, #276]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8002fd4:	f00a f9d2 	bl	800d37c <HAL_TIMEx_MasterConfigSynchronization>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002fde:	f000 fb77 	bl	80036d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fe2:	2360      	movs	r3, #96	@ 0x60
 8002fe4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fea:	2300      	movs	r3, #0
 8002fec:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ffe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003002:	2200      	movs	r2, #0
 8003004:	4619      	mov	r1, r3
 8003006:	4838      	ldr	r0, [pc, #224]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8003008:	f009 f9e6 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003012:	f000 fb5d 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003016:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800301a:	2204      	movs	r2, #4
 800301c:	4619      	mov	r1, r3
 800301e:	4832      	ldr	r0, [pc, #200]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8003020:	f009 f9da 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800302a:	f000 fb51 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800302e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003032:	2208      	movs	r2, #8
 8003034:	4619      	mov	r1, r3
 8003036:	482c      	ldr	r0, [pc, #176]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8003038:	f009 f9ce 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003042:	f000 fb45 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003046:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800304a:	220c      	movs	r2, #12
 800304c:	4619      	mov	r1, r3
 800304e:	4826      	ldr	r0, [pc, #152]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8003050:	f009 f9c2 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 800305a:	f000 fb39 	bl	80036d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800305e:	2300      	movs	r3, #0
 8003060:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003062:	2300      	movs	r3, #0
 8003064:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8003066:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800306a:	2210      	movs	r2, #16
 800306c:	4619      	mov	r1, r3
 800306e:	481e      	ldr	r0, [pc, #120]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8003070:	f009 f89c 	bl	800c1ac <HAL_TIM_OC_ConfigChannel>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 800307a:	f000 fb29 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK)
 800307e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003082:	2214      	movs	r2, #20
 8003084:	4619      	mov	r1, r3
 8003086:	4818      	ldr	r0, [pc, #96]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 8003088:	f009 f890 	bl	800c1ac <HAL_TIM_OC_ConfigChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <MX_TIM1_Init+0x18e>
  {
    Error_Handler();
 8003092:	f000 fb1d 	bl	80036d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003096:	2300      	movs	r3, #0
 8003098:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800309a:	2300      	movs	r3, #0
 800309c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80030aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80030b0:	2300      	movs	r3, #0
 80030b2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80030b4:	2300      	movs	r3, #0
 80030b6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80030b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030c2:	2300      	movs	r3, #0
 80030c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030c6:	1d3b      	adds	r3, r7, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	4807      	ldr	r0, [pc, #28]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 80030cc:	f00a f9e4 	bl	800d498 <HAL_TIMEx_ConfigBreakDeadTime>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <MX_TIM1_Init+0x1d2>
  {
    Error_Handler();
 80030d6:	f000 fafb 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80030da:	4803      	ldr	r0, [pc, #12]	@ (80030e8 <MX_TIM1_Init+0x1e0>)
 80030dc:	f000 fcda 	bl	8003a94 <HAL_TIM_MspPostInit>

}
 80030e0:	bf00      	nop
 80030e2:	3768      	adds	r7, #104	@ 0x68
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	24000710 	.word	0x24000710
 80030ec:	40010000 	.word	0x40010000

080030f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b08e      	sub	sp, #56	@ 0x38
 80030f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	605a      	str	r2, [r3, #4]
 8003100:	609a      	str	r2, [r3, #8]
 8003102:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003104:	f107 031c 	add.w	r3, r7, #28
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003110:	463b      	mov	r3, r7
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	605a      	str	r2, [r3, #4]
 8003118:	609a      	str	r2, [r3, #8]
 800311a:	60da      	str	r2, [r3, #12]
 800311c:	611a      	str	r2, [r3, #16]
 800311e:	615a      	str	r2, [r3, #20]
 8003120:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003122:	4b3d      	ldr	r3, [pc, #244]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003124:	4a3d      	ldr	r2, [pc, #244]	@ (800321c <MX_TIM4_Init+0x12c>)
 8003126:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8003128:	4b3b      	ldr	r3, [pc, #236]	@ (8003218 <MX_TIM4_Init+0x128>)
 800312a:	224f      	movs	r2, #79	@ 0x4f
 800312c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800312e:	4b3a      	ldr	r3, [pc, #232]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003130:	2200      	movs	r2, #0
 8003132:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003134:	4b38      	ldr	r3, [pc, #224]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003136:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800313a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800313c:	4b36      	ldr	r3, [pc, #216]	@ (8003218 <MX_TIM4_Init+0x128>)
 800313e:	2200      	movs	r2, #0
 8003140:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003142:	4b35      	ldr	r3, [pc, #212]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003144:	2200      	movs	r2, #0
 8003146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003148:	4833      	ldr	r0, [pc, #204]	@ (8003218 <MX_TIM4_Init+0x128>)
 800314a:	f008 fa6b 	bl	800b624 <HAL_TIM_Base_Init>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8003154:	f000 fabc 	bl	80036d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800315c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800315e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003162:	4619      	mov	r1, r3
 8003164:	482c      	ldr	r0, [pc, #176]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003166:	f009 fa4b 	bl	800c600 <HAL_TIM_ConfigClockSource>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8003170:	f000 faae 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003174:	4828      	ldr	r0, [pc, #160]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003176:	f008 fc67 	bl	800ba48 <HAL_TIM_PWM_Init>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8003180:	f000 faa6 	bl	80036d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003188:	2300      	movs	r3, #0
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800318c:	f107 031c 	add.w	r3, r7, #28
 8003190:	4619      	mov	r1, r3
 8003192:	4821      	ldr	r0, [pc, #132]	@ (8003218 <MX_TIM4_Init+0x128>)
 8003194:	f00a f8f2 	bl	800d37c <HAL_TIMEx_MasterConfigSynchronization>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800319e:	f000 fa97 	bl	80036d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031a2:	2360      	movs	r3, #96	@ 0x60
 80031a4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031aa:	2300      	movs	r3, #0
 80031ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031ae:	2300      	movs	r3, #0
 80031b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031b2:	463b      	mov	r3, r7
 80031b4:	2200      	movs	r2, #0
 80031b6:	4619      	mov	r1, r3
 80031b8:	4817      	ldr	r0, [pc, #92]	@ (8003218 <MX_TIM4_Init+0x128>)
 80031ba:	f009 f90d 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80031c4:	f000 fa84 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031c8:	463b      	mov	r3, r7
 80031ca:	2204      	movs	r2, #4
 80031cc:	4619      	mov	r1, r3
 80031ce:	4812      	ldr	r0, [pc, #72]	@ (8003218 <MX_TIM4_Init+0x128>)
 80031d0:	f009 f902 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80031da:	f000 fa79 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80031de:	463b      	mov	r3, r7
 80031e0:	2208      	movs	r2, #8
 80031e2:	4619      	mov	r1, r3
 80031e4:	480c      	ldr	r0, [pc, #48]	@ (8003218 <MX_TIM4_Init+0x128>)
 80031e6:	f009 f8f7 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80031f0:	f000 fa6e 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80031f4:	463b      	mov	r3, r7
 80031f6:	220c      	movs	r2, #12
 80031f8:	4619      	mov	r1, r3
 80031fa:	4807      	ldr	r0, [pc, #28]	@ (8003218 <MX_TIM4_Init+0x128>)
 80031fc:	f009 f8ec 	bl	800c3d8 <HAL_TIM_PWM_ConfigChannel>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8003206:	f000 fa63 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800320a:	4803      	ldr	r0, [pc, #12]	@ (8003218 <MX_TIM4_Init+0x128>)
 800320c:	f000 fc42 	bl	8003a94 <HAL_TIM_MspPostInit>

}
 8003210:	bf00      	nop
 8003212:	3738      	adds	r7, #56	@ 0x38
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	2400075c 	.word	0x2400075c
 800321c:	40000800 	.word	0x40000800

08003220 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b092      	sub	sp, #72	@ 0x48
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003226:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	605a      	str	r2, [r3, #4]
 8003230:	609a      	str	r2, [r3, #8]
 8003232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003234:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	605a      	str	r2, [r3, #4]
 800323e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003240:	f107 031c 	add.w	r3, r7, #28
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	605a      	str	r2, [r3, #4]
 800324a:	609a      	str	r2, [r3, #8]
 800324c:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800324e:	463b      	mov	r3, r7
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]
 800325c:	615a      	str	r2, [r3, #20]
 800325e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003260:	4b3f      	ldr	r3, [pc, #252]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003262:	4a40      	ldr	r2, [pc, #256]	@ (8003364 <MX_TIM5_Init+0x144>)
 8003264:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003266:	4b3e      	ldr	r3, [pc, #248]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003268:	224f      	movs	r2, #79	@ 0x4f
 800326a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800326c:	4b3c      	ldr	r3, [pc, #240]	@ (8003360 <MX_TIM5_Init+0x140>)
 800326e:	2200      	movs	r2, #0
 8003270:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 8003272:	4b3b      	ldr	r3, [pc, #236]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003274:	f04f 32ff 	mov.w	r2, #4294967295
 8003278:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327a:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <MX_TIM5_Init+0x140>)
 800327c:	2200      	movs	r2, #0
 800327e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003280:	4b37      	ldr	r3, [pc, #220]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003282:	2200      	movs	r2, #0
 8003284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003286:	4836      	ldr	r0, [pc, #216]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003288:	f008 f9cc 	bl	800b624 <HAL_TIM_Base_Init>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8003292:	f000 fa1d 	bl	80036d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003296:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800329a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800329c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80032a0:	4619      	mov	r1, r3
 80032a2:	482f      	ldr	r0, [pc, #188]	@ (8003360 <MX_TIM5_Init+0x140>)
 80032a4:	f009 f9ac 	bl	800c600 <HAL_TIM_ConfigClockSource>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80032ae:	f000 fa0f 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80032b2:	482b      	ldr	r0, [pc, #172]	@ (8003360 <MX_TIM5_Init+0x140>)
 80032b4:	f008 fcc0 	bl	800bc38 <HAL_TIM_IC_Init>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 80032be:	f000 fa07 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80032c2:	4827      	ldr	r0, [pc, #156]	@ (8003360 <MX_TIM5_Init+0x140>)
 80032c4:	f008 fa05 	bl	800b6d2 <HAL_TIM_OC_Init>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80032ce:	f000 f9ff 	bl	80036d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032d2:	2300      	movs	r3, #0
 80032d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d6:	2300      	movs	r3, #0
 80032d8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80032da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80032de:	4619      	mov	r1, r3
 80032e0:	481f      	ldr	r0, [pc, #124]	@ (8003360 <MX_TIM5_Init+0x140>)
 80032e2:	f00a f84b 	bl	800d37c <HAL_TIMEx_MasterConfigSynchronization>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80032ec:	f000 f9f0 	bl	80036d0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032f0:	2300      	movs	r3, #0
 80032f2:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80032f4:	2301      	movs	r3, #1
 80032f6:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80032f8:	2300      	movs	r3, #0
 80032fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 80032fc:	2300      	movs	r3, #0
 80032fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003300:	f107 031c 	add.w	r3, r7, #28
 8003304:	2200      	movs	r2, #0
 8003306:	4619      	mov	r1, r3
 8003308:	4815      	ldr	r0, [pc, #84]	@ (8003360 <MX_TIM5_Init+0x140>)
 800330a:	f008 ffc9 	bl	800c2a0 <HAL_TIM_IC_ConfigChannel>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 8003314:	f000 f9dc 	bl	80036d0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003318:	f107 031c 	add.w	r3, r7, #28
 800331c:	2204      	movs	r2, #4
 800331e:	4619      	mov	r1, r3
 8003320:	480f      	ldr	r0, [pc, #60]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003322:	f008 ffbd 	bl	800c2a0 <HAL_TIM_IC_ConfigChannel>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 800332c:	f000 f9d0 	bl	80036d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003330:	2300      	movs	r3, #0
 8003332:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003338:	2300      	movs	r3, #0
 800333a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003340:	463b      	mov	r3, r7
 8003342:	2208      	movs	r2, #8
 8003344:	4619      	mov	r1, r3
 8003346:	4806      	ldr	r0, [pc, #24]	@ (8003360 <MX_TIM5_Init+0x140>)
 8003348:	f008 ff30 	bl	800c1ac <HAL_TIM_OC_ConfigChannel>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <MX_TIM5_Init+0x136>
  {
    Error_Handler();
 8003352:	f000 f9bd 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003356:	bf00      	nop
 8003358:	3748      	adds	r7, #72	@ 0x48
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	240007a8 	.word	0x240007a8
 8003364:	40000c00 	.word	0x40000c00

08003368 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800336c:	4b22      	ldr	r3, [pc, #136]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 800336e:	4a23      	ldr	r2, [pc, #140]	@ (80033fc <MX_USART1_UART_Init+0x94>)
 8003370:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003372:	4b21      	ldr	r3, [pc, #132]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 8003374:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003378:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800337a:	4b1f      	ldr	r3, [pc, #124]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 800337c:	2200      	movs	r2, #0
 800337e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003380:	4b1d      	ldr	r3, [pc, #116]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 8003382:	2200      	movs	r2, #0
 8003384:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003386:	4b1c      	ldr	r3, [pc, #112]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 8003388:	2200      	movs	r2, #0
 800338a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800338c:	4b1a      	ldr	r3, [pc, #104]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 800338e:	220c      	movs	r2, #12
 8003390:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003392:	4b19      	ldr	r3, [pc, #100]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 8003394:	2200      	movs	r2, #0
 8003396:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003398:	4b17      	ldr	r3, [pc, #92]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 800339a:	2200      	movs	r2, #0
 800339c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800339e:	4b16      	ldr	r3, [pc, #88]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80033a4:	4b14      	ldr	r3, [pc, #80]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033aa:	4b13      	ldr	r3, [pc, #76]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80033b0:	4811      	ldr	r0, [pc, #68]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033b2:	f00a f90d 	bl	800d5d0 <HAL_UART_Init>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80033bc:	f000 f988 	bl	80036d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033c0:	2100      	movs	r1, #0
 80033c2:	480d      	ldr	r0, [pc, #52]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033c4:	f00c feaf 	bl	8010126 <HAL_UARTEx_SetTxFifoThreshold>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80033ce:	f000 f97f 	bl	80036d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033d2:	2100      	movs	r1, #0
 80033d4:	4808      	ldr	r0, [pc, #32]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033d6:	f00c fee4 	bl	80101a2 <HAL_UARTEx_SetRxFifoThreshold>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80033e0:	f000 f976 	bl	80036d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80033e4:	4804      	ldr	r0, [pc, #16]	@ (80033f8 <MX_USART1_UART_Init+0x90>)
 80033e6:	f00c fe65 	bl	80100b4 <HAL_UARTEx_DisableFifoMode>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80033f0:	f000 f96e 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033f4:	bf00      	nop
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	240007f4 	.word	0x240007f4
 80033fc:	40011000 	.word	0x40011000

08003400 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003404:	4b22      	ldr	r3, [pc, #136]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003406:	4a23      	ldr	r2, [pc, #140]	@ (8003494 <MX_USART3_UART_Init+0x94>)
 8003408:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800340a:	4b21      	ldr	r3, [pc, #132]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800340c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003410:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003412:	4b1f      	ldr	r3, [pc, #124]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003414:	2200      	movs	r2, #0
 8003416:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003418:	4b1d      	ldr	r3, [pc, #116]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800341a:	2200      	movs	r2, #0
 800341c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800341e:	4b1c      	ldr	r3, [pc, #112]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003420:	2200      	movs	r2, #0
 8003422:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003424:	4b1a      	ldr	r3, [pc, #104]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003426:	220c      	movs	r2, #12
 8003428:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800342a:	4b19      	ldr	r3, [pc, #100]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800342c:	2200      	movs	r2, #0
 800342e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003430:	4b17      	ldr	r3, [pc, #92]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003432:	2200      	movs	r2, #0
 8003434:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003436:	4b16      	ldr	r3, [pc, #88]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003438:	2200      	movs	r2, #0
 800343a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800343c:	4b14      	ldr	r3, [pc, #80]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800343e:	2200      	movs	r2, #0
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003442:	4b13      	ldr	r3, [pc, #76]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 8003444:	2200      	movs	r2, #0
 8003446:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003448:	4811      	ldr	r0, [pc, #68]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800344a:	f00a f8c1 	bl	800d5d0 <HAL_UART_Init>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003454:	f000 f93c 	bl	80036d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003458:	2100      	movs	r1, #0
 800345a:	480d      	ldr	r0, [pc, #52]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800345c:	f00c fe63 	bl	8010126 <HAL_UARTEx_SetTxFifoThreshold>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003466:	f000 f933 	bl	80036d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800346a:	2100      	movs	r1, #0
 800346c:	4808      	ldr	r0, [pc, #32]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800346e:	f00c fe98 	bl	80101a2 <HAL_UARTEx_SetRxFifoThreshold>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003478:	f000 f92a 	bl	80036d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800347c:	4804      	ldr	r0, [pc, #16]	@ (8003490 <MX_USART3_UART_Init+0x90>)
 800347e:	f00c fe19 	bl	80100b4 <HAL_UARTEx_DisableFifoMode>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003488:	f000 f922 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800348c:	bf00      	nop
 800348e:	bd80      	pop	{r7, pc}
 8003490:	24000888 	.word	0x24000888
 8003494:	40004800 	.word	0x40004800

08003498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800349e:	4b28      	ldr	r3, [pc, #160]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034a4:	4a26      	ldr	r2, [pc, #152]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034a6:	f043 0304 	orr.w	r3, r3, #4
 80034aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034ae:	4b24      	ldr	r3, [pc, #144]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034bc:	4b20      	ldr	r3, [pc, #128]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	613b      	str	r3, [r7, #16]
 80034d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80034da:	4b19      	ldr	r3, [pc, #100]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034e0:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034e2:	f043 0310 	orr.w	r3, r3, #16
 80034e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034f0:	f003 0310 	and.w	r3, r3, #16
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f8:	4b11      	ldr	r3, [pc, #68]	@ (8003540 <MX_GPIO_Init+0xa8>)
 80034fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034fe:	4a10      	ldr	r2, [pc, #64]	@ (8003540 <MX_GPIO_Init+0xa8>)
 8003500:	f043 0302 	orr.w	r3, r3, #2
 8003504:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003508:	4b0d      	ldr	r3, [pc, #52]	@ (8003540 <MX_GPIO_Init+0xa8>)
 800350a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003516:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <MX_GPIO_Init+0xa8>)
 8003518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800351c:	4a08      	ldr	r2, [pc, #32]	@ (8003540 <MX_GPIO_Init+0xa8>)
 800351e:	f043 0308 	orr.w	r3, r3, #8
 8003522:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003526:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <MX_GPIO_Init+0xa8>)
 8003528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800352c:	f003 0308 	and.w	r3, r3, #8
 8003530:	607b      	str	r3, [r7, #4]
 8003532:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003534:	bf00      	nop
 8003536:	371c      	adds	r7, #28
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	58024400 	.word	0x58024400

08003544 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */
void TIM1_Init_Config(void) {
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8003548:	4b13      	ldr	r3, [pc, #76]	@ (8003598 <TIM1_Init_Config+0x54>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2200      	movs	r2, #0
 800354e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8003550:	4b11      	ldr	r3, [pc, #68]	@ (8003598 <TIM1_Init_Config+0x54>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2200      	movs	r2, #0
 8003556:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8003558:	4b0f      	ldr	r3, [pc, #60]	@ (8003598 <TIM1_Init_Config+0x54>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2200      	movs	r2, #0
 800355e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8003560:	4b0d      	ldr	r3, [pc, #52]	@ (8003598 <TIM1_Init_Config+0x54>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2200      	movs	r2, #0
 8003566:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 8003568:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <TIM1_Init_Config+0x54>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800356e:	4b0a      	ldr	r3, [pc, #40]	@ (8003598 <TIM1_Init_Config+0x54>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	320a      	adds	r2, #10
 8003574:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 8003576:	2110      	movs	r1, #16
 8003578:	4807      	ldr	r0, [pc, #28]	@ (8003598 <TIM1_Init_Config+0x54>)
 800357a:	f008 f90b 	bl	800b794 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 800357e:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <TIM1_Init_Config+0x54>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003584:	4b04      	ldr	r3, [pc, #16]	@ (8003598 <TIM1_Init_Config+0x54>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	320a      	adds	r2, #10
 800358a:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 800358c:	2114      	movs	r1, #20
 800358e:	4802      	ldr	r0, [pc, #8]	@ (8003598 <TIM1_Init_Config+0x54>)
 8003590:	f008 f900 	bl	800b794 <HAL_TIM_OC_Start_IT>
}
 8003594:	bf00      	nop
 8003596:	bd80      	pop	{r7, pc}
 8003598:	24000710 	.word	0x24000710

0800359c <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80035a0:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <TIM4_Init_Config+0x30>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2200      	movs	r2, #0
 80035a6:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 80035a8:	4b08      	ldr	r3, [pc, #32]	@ (80035cc <TIM4_Init_Config+0x30>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2200      	movs	r2, #0
 80035ae:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <TIM4_Init_Config+0x30>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2200      	movs	r2, #0
 80035b6:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80035b8:	4b04      	ldr	r3, [pc, #16]	@ (80035cc <TIM4_Init_Config+0x30>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2200      	movs	r2, #0
 80035be:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80035c0:	bf00      	nop
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	2400075c 	.word	0x2400075c

080035d0 <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80035d4:	2100      	movs	r1, #0
 80035d6:	480a      	ldr	r0, [pc, #40]	@ (8003600 <TIM5_Init_Config+0x30>)
 80035d8:	f008 fb90 	bl	800bcfc <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80035dc:	2104      	movs	r1, #4
 80035de:	4808      	ldr	r0, [pc, #32]	@ (8003600 <TIM5_Init_Config+0x30>)
 80035e0:	f008 fb8c 	bl	800bcfc <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 80035e4:	4b06      	ldr	r3, [pc, #24]	@ (8003600 <TIM5_Init_Config+0x30>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035ea:	4b05      	ldr	r3, [pc, #20]	@ (8003600 <TIM5_Init_Config+0x30>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	320a      	adds	r2, #10
 80035f0:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 80035f2:	2108      	movs	r1, #8
 80035f4:	4802      	ldr	r0, [pc, #8]	@ (8003600 <TIM5_Init_Config+0x30>)
 80035f6:	f008 f8cd 	bl	800b794 <HAL_TIM_OC_Start_IT>
}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	240007a8 	.word	0x240007a8

08003604 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a04      	ldr	r2, [pc, #16]	@ (8003624 <HAL_UART_RxCpltCallback+0x20>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d101      	bne.n	800361a <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 8003616:	f7fe fca5 	bl	8001f64 <PROTOCOL_RX_Callback>
	}
}
 800361a:	bf00      	nop
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40011000 	.word	0x40011000

08003628 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a04      	ldr	r2, [pc, #16]	@ (8003648 <HAL_UART_TxCpltCallback+0x20>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d101      	bne.n	800363e <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 800363a:	f7fe fcbb 	bl	8001fb4 <PROTOCOL_TX_Callback>
	}
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40011000 	.word	0x40011000

0800364c <_write>:

int _write(int file, char *ptr, int len) {
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	b29a      	uxth	r2, r3
 800365c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003660:	68b9      	ldr	r1, [r7, #8]
 8003662:	4804      	ldr	r0, [pc, #16]	@ (8003674 <_write+0x28>)
 8003664:	f00a f804 	bl	800d670 <HAL_UART_Transmit>
	return len;
 8003668:	687b      	ldr	r3, [r7, #4]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	24000888 	.word	0x24000888

08003678 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800367e:	463b      	mov	r3, r7
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	609a      	str	r2, [r3, #8]
 8003688:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800368a:	f002 fc33 	bl	8005ef4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800368e:	2301      	movs	r3, #1
 8003690:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003692:	2300      	movs	r3, #0
 8003694:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8003696:	2300      	movs	r3, #0
 8003698:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800369a:	231f      	movs	r3, #31
 800369c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800369e:	2387      	movs	r3, #135	@ 0x87
 80036a0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80036a2:	2300      	movs	r3, #0
 80036a4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80036a6:	2300      	movs	r3, #0
 80036a8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80036aa:	2301      	movs	r3, #1
 80036ac:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80036ae:	2301      	movs	r3, #1
 80036b0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80036b2:	2300      	movs	r3, #0
 80036b4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80036ba:	463b      	mov	r3, r7
 80036bc:	4618      	mov	r0, r3
 80036be:	f002 fc51 	bl	8005f64 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80036c2:	2004      	movs	r0, #4
 80036c4:	f002 fc2e 	bl	8005f24 <HAL_MPU_Enable>

}
 80036c8:	bf00      	nop
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036d4:	b672      	cpsid	i
}
 80036d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80036d8:	bf00      	nop
 80036da:	e7fd      	b.n	80036d8 <Error_Handler+0x8>

080036dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_MspInit+0x30>)
 80036e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036e8:	4a08      	ldr	r2, [pc, #32]	@ (800370c <HAL_MspInit+0x30>)
 80036ea:	f043 0302 	orr.w	r3, r3, #2
 80036ee:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80036f2:	4b06      	ldr	r3, [pc, #24]	@ (800370c <HAL_MspInit+0x30>)
 80036f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	607b      	str	r3, [r7, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr
 800370c:	58024400 	.word	0x58024400

08003710 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b0ba      	sub	sp, #232	@ 0xe8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003718:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
 8003722:	609a      	str	r2, [r3, #8]
 8003724:	60da      	str	r2, [r3, #12]
 8003726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003728:	f107 0310 	add.w	r3, r7, #16
 800372c:	22c0      	movs	r2, #192	@ 0xc0
 800372e:	2100      	movs	r1, #0
 8003730:	4618      	mov	r0, r3
 8003732:	f00d fd7b 	bl	801122c <memset>
  if(hadc->Instance==ADC1)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a2b      	ldr	r2, [pc, #172]	@ (80037e8 <HAL_ADC_MspInit+0xd8>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d14f      	bne.n	80037e0 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003740:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003744:	f04f 0300 	mov.w	r3, #0
 8003748:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 800374c:	2320      	movs	r3, #32
 800374e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8003750:	2396      	movs	r3, #150	@ 0x96
 8003752:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003754:	2302      	movs	r3, #2
 8003756:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003758:	2302      	movs	r3, #2
 800375a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800375c:	2302      	movs	r3, #2
 800375e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8003760:	2300      	movs	r3, #0
 8003762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003764:	2320      	movs	r3, #32
 8003766:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8003768:	2300      	movs	r3, #0
 800376a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800376c:	2300      	movs	r3, #0
 800376e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003772:	f107 0310 	add.w	r3, r7, #16
 8003776:	4618      	mov	r0, r3
 8003778:	f005 fa56 	bl	8008c28 <HAL_RCCEx_PeriphCLKConfig>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8003782:	f7ff ffa5 	bl	80036d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003786:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <HAL_ADC_MspInit+0xdc>)
 8003788:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800378c:	4a17      	ldr	r2, [pc, #92]	@ (80037ec <HAL_ADC_MspInit+0xdc>)
 800378e:	f043 0320 	orr.w	r3, r3, #32
 8003792:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003796:	4b15      	ldr	r3, [pc, #84]	@ (80037ec <HAL_ADC_MspInit+0xdc>)
 8003798:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800379c:	f003 0320 	and.w	r3, r3, #32
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037a4:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <HAL_ADC_MspInit+0xdc>)
 80037a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037aa:	4a10      	ldr	r2, [pc, #64]	@ (80037ec <HAL_ADC_MspInit+0xdc>)
 80037ac:	f043 0304 	orr.w	r3, r3, #4
 80037b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037b4:	4b0d      	ldr	r3, [pc, #52]	@ (80037ec <HAL_ADC_MspInit+0xdc>)
 80037b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037ba:	f003 0304 	and.w	r3, r3, #4
 80037be:	60bb      	str	r3, [r7, #8]
 80037c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 80037c2:	2301      	movs	r3, #1
 80037c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037c8:	2303      	movs	r3, #3
 80037ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 80037d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80037d8:	4619      	mov	r1, r3
 80037da:	4805      	ldr	r0, [pc, #20]	@ (80037f0 <HAL_ADC_MspInit+0xe0>)
 80037dc:	f003 f966 	bl	8006aac <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80037e0:	bf00      	nop
 80037e2:	37e8      	adds	r7, #232	@ 0xe8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40022000 	.word	0x40022000
 80037ec:	58024400 	.word	0x58024400
 80037f0:	58020800 	.word	0x58020800

080037f4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b0bc      	sub	sp, #240	@ 0xf0
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	60da      	str	r2, [r3, #12]
 800380a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800380c:	f107 0318 	add.w	r3, r7, #24
 8003810:	22c0      	movs	r2, #192	@ 0xc0
 8003812:	2100      	movs	r1, #0
 8003814:	4618      	mov	r0, r3
 8003816:	f00d fd09 	bl	801122c <memset>
  if(hi2c->Instance==I2C1)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a4d      	ldr	r2, [pc, #308]	@ (8003954 <HAL_I2C_MspInit+0x160>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d146      	bne.n	80038b2 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003824:	f04f 0208 	mov.w	r2, #8
 8003828:	f04f 0300 	mov.w	r3, #0
 800382c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003830:	2300      	movs	r3, #0
 8003832:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003836:	f107 0318 	add.w	r3, r7, #24
 800383a:	4618      	mov	r0, r3
 800383c:	f005 f9f4 	bl	8008c28 <HAL_RCCEx_PeriphCLKConfig>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003846:	f7ff ff43 	bl	80036d0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800384a:	4b43      	ldr	r3, [pc, #268]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 800384c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003850:	4a41      	ldr	r2, [pc, #260]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 8003852:	f043 0302 	orr.w	r3, r3, #2
 8003856:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800385a:	4b3f      	ldr	r3, [pc, #252]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 800385c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003868:	23c0      	movs	r3, #192	@ 0xc0
 800386a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800386e:	2312      	movs	r3, #18
 8003870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003874:	2300      	movs	r3, #0
 8003876:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387a:	2300      	movs	r3, #0
 800387c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003880:	2304      	movs	r3, #4
 8003882:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003886:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800388a:	4619      	mov	r1, r3
 800388c:	4833      	ldr	r0, [pc, #204]	@ (800395c <HAL_I2C_MspInit+0x168>)
 800388e:	f003 f90d 	bl	8006aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003892:	4b31      	ldr	r3, [pc, #196]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 8003894:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003898:	4a2f      	ldr	r2, [pc, #188]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 800389a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800389e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80038a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 80038a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80038a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80038b0:	e04b      	b.n	800394a <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a2a      	ldr	r2, [pc, #168]	@ (8003960 <HAL_I2C_MspInit+0x16c>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d146      	bne.n	800394a <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80038bc:	f04f 0208 	mov.w	r2, #8
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80038c8:	2300      	movs	r3, #0
 80038ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038ce:	f107 0318 	add.w	r3, r7, #24
 80038d2:	4618      	mov	r0, r3
 80038d4:	f005 f9a8 	bl	8008c28 <HAL_RCCEx_PeriphCLKConfig>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 80038de:	f7ff fef7 	bl	80036d0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 80038e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 80038ea:	f043 0302 	orr.w	r3, r3, #2
 80038ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038f2:	4b19      	ldr	r3, [pc, #100]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 80038f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003900:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003904:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003908:	2312      	movs	r3, #18
 800390a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390e:	2300      	movs	r3, #0
 8003910:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003914:	2300      	movs	r3, #0
 8003916:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800391a:	2304      	movs	r3, #4
 800391c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003920:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003924:	4619      	mov	r1, r3
 8003926:	480d      	ldr	r0, [pc, #52]	@ (800395c <HAL_I2C_MspInit+0x168>)
 8003928:	f003 f8c0 	bl	8006aac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800392c:	4b0a      	ldr	r3, [pc, #40]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 800392e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003932:	4a09      	ldr	r2, [pc, #36]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 8003934:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003938:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800393c:	4b06      	ldr	r3, [pc, #24]	@ (8003958 <HAL_I2C_MspInit+0x164>)
 800393e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003946:	60bb      	str	r3, [r7, #8]
 8003948:	68bb      	ldr	r3, [r7, #8]
}
 800394a:	bf00      	nop
 800394c:	37f0      	adds	r7, #240	@ 0xf0
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40005400 	.word	0x40005400
 8003958:	58024400 	.word	0x58024400
 800395c:	58020400 	.word	0x58020400
 8003960:	40005800 	.word	0x40005800

08003964 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08c      	sub	sp, #48	@ 0x30
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396c:	f107 031c 	add.w	r3, r7, #28
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	605a      	str	r2, [r3, #4]
 8003976:	609a      	str	r2, [r3, #8]
 8003978:	60da      	str	r2, [r3, #12]
 800397a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a3f      	ldr	r2, [pc, #252]	@ (8003a80 <HAL_TIM_Base_MspInit+0x11c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d11f      	bne.n	80039c6 <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003986:	4b3f      	ldr	r3, [pc, #252]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003988:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800398c:	4a3d      	ldr	r2, [pc, #244]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003996:	4b3b      	ldr	r3, [pc, #236]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003998:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	61bb      	str	r3, [r7, #24]
 80039a2:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80039a4:	2200      	movs	r2, #0
 80039a6:	2100      	movs	r1, #0
 80039a8:	2019      	movs	r0, #25
 80039aa:	f002 fa6e 	bl	8005e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80039ae:	2019      	movs	r0, #25
 80039b0:	f002 fa85 	bl	8005ebe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80039b4:	2200      	movs	r2, #0
 80039b6:	2100      	movs	r1, #0
 80039b8:	201b      	movs	r0, #27
 80039ba:	f002 fa66 	bl	8005e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80039be:	201b      	movs	r0, #27
 80039c0:	f002 fa7d 	bl	8005ebe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80039c4:	e057      	b.n	8003a76 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003a88 <HAL_TIM_Base_MspInit+0x124>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d117      	bne.n	8003a00 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80039d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 80039d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80039d6:	4a2b      	ldr	r2, [pc, #172]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 80039d8:	f043 0304 	orr.w	r3, r3, #4
 80039dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80039e0:	4b28      	ldr	r3, [pc, #160]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 80039e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80039ee:	2200      	movs	r2, #0
 80039f0:	2100      	movs	r1, #0
 80039f2:	201e      	movs	r0, #30
 80039f4:	f002 fa49 	bl	8005e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80039f8:	201e      	movs	r0, #30
 80039fa:	f002 fa60 	bl	8005ebe <HAL_NVIC_EnableIRQ>
}
 80039fe:	e03a      	b.n	8003a76 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a21      	ldr	r2, [pc, #132]	@ (8003a8c <HAL_TIM_Base_MspInit+0x128>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d135      	bne.n	8003a76 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003a0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a10:	4a1c      	ldr	r2, [pc, #112]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003a12:	f043 0308 	orr.w	r3, r3, #8
 8003a16:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003a1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a28:	4b16      	ldr	r3, [pc, #88]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a2e:	4a15      	ldr	r2, [pc, #84]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003a30:	f043 0301 	orr.w	r3, r3, #1
 8003a34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a38:	4b12      	ldr	r3, [pc, #72]	@ (8003a84 <HAL_TIM_Base_MspInit+0x120>)
 8003a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 8003a46:	2303      	movs	r3, #3
 8003a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a52:	2300      	movs	r3, #0
 8003a54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003a56:	2302      	movs	r3, #2
 8003a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a5a:	f107 031c 	add.w	r3, r7, #28
 8003a5e:	4619      	mov	r1, r3
 8003a60:	480b      	ldr	r0, [pc, #44]	@ (8003a90 <HAL_TIM_Base_MspInit+0x12c>)
 8003a62:	f003 f823 	bl	8006aac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	2032      	movs	r0, #50	@ 0x32
 8003a6c:	f002 fa0d 	bl	8005e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003a70:	2032      	movs	r0, #50	@ 0x32
 8003a72:	f002 fa24 	bl	8005ebe <HAL_NVIC_EnableIRQ>
}
 8003a76:	bf00      	nop
 8003a78:	3730      	adds	r7, #48	@ 0x30
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40010000 	.word	0x40010000
 8003a84:	58024400 	.word	0x58024400
 8003a88:	40000800 	.word	0x40000800
 8003a8c:	40000c00 	.word	0x40000c00
 8003a90:	58020000 	.word	0x58020000

08003a94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	@ 0x28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a9c:	f107 0314 	add.w	r3, r7, #20
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	605a      	str	r2, [r3, #4]
 8003aa6:	609a      	str	r2, [r3, #8]
 8003aa8:	60da      	str	r2, [r3, #12]
 8003aaa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a26      	ldr	r2, [pc, #152]	@ (8003b4c <HAL_TIM_MspPostInit+0xb8>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d120      	bne.n	8003af8 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ab6:	4b26      	ldr	r3, [pc, #152]	@ (8003b50 <HAL_TIM_MspPostInit+0xbc>)
 8003ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003abc:	4a24      	ldr	r2, [pc, #144]	@ (8003b50 <HAL_TIM_MspPostInit+0xbc>)
 8003abe:	f043 0310 	orr.w	r3, r3, #16
 8003ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ac6:	4b22      	ldr	r3, [pc, #136]	@ (8003b50 <HAL_TIM_MspPostInit+0xbc>)
 8003ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003acc:	f003 0310 	and.w	r3, r3, #16
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8003ad4:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ada:	2302      	movs	r3, #2
 8003adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003aea:	f107 0314 	add.w	r3, r7, #20
 8003aee:	4619      	mov	r1, r3
 8003af0:	4818      	ldr	r0, [pc, #96]	@ (8003b54 <HAL_TIM_MspPostInit+0xc0>)
 8003af2:	f002 ffdb 	bl	8006aac <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003af6:	e024      	b.n	8003b42 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a16      	ldr	r2, [pc, #88]	@ (8003b58 <HAL_TIM_MspPostInit+0xc4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d11f      	bne.n	8003b42 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b02:	4b13      	ldr	r3, [pc, #76]	@ (8003b50 <HAL_TIM_MspPostInit+0xbc>)
 8003b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b08:	4a11      	ldr	r2, [pc, #68]	@ (8003b50 <HAL_TIM_MspPostInit+0xbc>)
 8003b0a:	f043 0308 	orr.w	r3, r3, #8
 8003b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b12:	4b0f      	ldr	r3, [pc, #60]	@ (8003b50 <HAL_TIM_MspPostInit+0xbc>)
 8003b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b18:	f003 0308 	and.w	r3, r3, #8
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 8003b20:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b26:	2302      	movs	r3, #2
 8003b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003b32:	2302      	movs	r3, #2
 8003b34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b36:	f107 0314 	add.w	r3, r7, #20
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	4807      	ldr	r0, [pc, #28]	@ (8003b5c <HAL_TIM_MspPostInit+0xc8>)
 8003b3e:	f002 ffb5 	bl	8006aac <HAL_GPIO_Init>
}
 8003b42:	bf00      	nop
 8003b44:	3728      	adds	r7, #40	@ 0x28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40010000 	.word	0x40010000
 8003b50:	58024400 	.word	0x58024400
 8003b54:	58021000 	.word	0x58021000
 8003b58:	40000800 	.word	0x40000800
 8003b5c:	58020c00 	.word	0x58020c00

08003b60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b0bc      	sub	sp, #240	@ 0xf0
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b68:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	605a      	str	r2, [r3, #4]
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	60da      	str	r2, [r3, #12]
 8003b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b78:	f107 0318 	add.w	r3, r7, #24
 8003b7c:	22c0      	movs	r2, #192	@ 0xc0
 8003b7e:	2100      	movs	r1, #0
 8003b80:	4618      	mov	r0, r3
 8003b82:	f00d fb53 	bl	801122c <memset>
  if(huart->Instance==USART1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a51      	ldr	r2, [pc, #324]	@ (8003cd0 <HAL_UART_MspInit+0x170>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d14f      	bne.n	8003c30 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003b90:	f04f 0201 	mov.w	r2, #1
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8003b9c:	2318      	movs	r3, #24
 8003b9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ba2:	f107 0318 	add.w	r3, r7, #24
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f005 f83e 	bl	8008c28 <HAL_RCCEx_PeriphCLKConfig>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003bb2:	f7ff fd8d 	bl	80036d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bb6:	4b47      	ldr	r3, [pc, #284]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003bb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bbc:	4a45      	ldr	r2, [pc, #276]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003bbe:	f043 0310 	orr.w	r3, r3, #16
 8003bc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bc6:	4b43      	ldr	r3, [pc, #268]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003bc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bd4:	4b3f      	ldr	r3, [pc, #252]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bda:	4a3e      	ldr	r2, [pc, #248]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003bdc:	f043 0302 	orr.w	r3, r3, #2
 8003be0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003be4:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003bf2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003bf6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c06:	2300      	movs	r3, #0
 8003c08:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003c0c:	2304      	movs	r3, #4
 8003c0e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c12:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003c16:	4619      	mov	r1, r3
 8003c18:	482f      	ldr	r0, [pc, #188]	@ (8003cd8 <HAL_UART_MspInit+0x178>)
 8003c1a:	f002 ff47 	bl	8006aac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c1e:	2200      	movs	r2, #0
 8003c20:	2100      	movs	r1, #0
 8003c22:	2025      	movs	r0, #37	@ 0x25
 8003c24:	f002 f931 	bl	8005e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c28:	2025      	movs	r0, #37	@ 0x25
 8003c2a:	f002 f948 	bl	8005ebe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003c2e:	e04b      	b.n	8003cc8 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a29      	ldr	r2, [pc, #164]	@ (8003cdc <HAL_UART_MspInit+0x17c>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d146      	bne.n	8003cc8 <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003c3a:	f04f 0202 	mov.w	r2, #2
 8003c3e:	f04f 0300 	mov.w	r3, #0
 8003c42:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003c46:	2300      	movs	r3, #0
 8003c48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c4c:	f107 0318 	add.w	r3, r7, #24
 8003c50:	4618      	mov	r0, r3
 8003c52:	f004 ffe9 	bl	8008c28 <HAL_RCCEx_PeriphCLKConfig>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8003c5c:	f7ff fd38 	bl	80036d0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c60:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003c62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c66:	4a1b      	ldr	r2, [pc, #108]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003c68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c70:	4b18      	ldr	r3, [pc, #96]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003c72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c7e:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c84:	4a13      	ldr	r2, [pc, #76]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003c86:	f043 0308 	orr.w	r3, r3, #8
 8003c8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c8e:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <HAL_UART_MspInit+0x174>)
 8003c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c9c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003ca0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003caa:	2300      	movs	r3, #0
 8003cac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003cb6:	2307      	movs	r3, #7
 8003cb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cbc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4807      	ldr	r0, [pc, #28]	@ (8003ce0 <HAL_UART_MspInit+0x180>)
 8003cc4:	f002 fef2 	bl	8006aac <HAL_GPIO_Init>
}
 8003cc8:	bf00      	nop
 8003cca:	37f0      	adds	r7, #240	@ 0xf0
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40011000 	.word	0x40011000
 8003cd4:	58024400 	.word	0x58024400
 8003cd8:	58020400 	.word	0x58020400
 8003cdc:	40004800 	.word	0x40004800
 8003ce0:	58020c00 	.word	0x58020c00

08003ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ce8:	bf00      	nop
 8003cea:	e7fd      	b.n	8003ce8 <NMI_Handler+0x4>

08003cec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cf0:	bf00      	nop
 8003cf2:	e7fd      	b.n	8003cf0 <HardFault_Handler+0x4>

08003cf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cf8:	bf00      	nop
 8003cfa:	e7fd      	b.n	8003cf8 <MemManage_Handler+0x4>

08003cfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d00:	bf00      	nop
 8003d02:	e7fd      	b.n	8003d00 <BusFault_Handler+0x4>

08003d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d08:	bf00      	nop
 8003d0a:	e7fd      	b.n	8003d08 <UsageFault_Handler+0x4>

08003d0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d10:	bf00      	nop
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d1e:	bf00      	nop
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d2c:	bf00      	nop
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d3a:	f000 fa35 	bl	80041a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
	...

08003d44 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d48:	4802      	ldr	r0, [pc, #8]	@ (8003d54 <TIM1_UP_IRQHandler+0x10>)
 8003d4a:	f008 f927 	bl	800bf9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003d4e:	bf00      	nop
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	24000710 	.word	0x24000710

08003d58 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d5c:	4802      	ldr	r0, [pc, #8]	@ (8003d68 <TIM1_CC_IRQHandler+0x10>)
 8003d5e:	f008 f91d 	bl	800bf9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003d62:	bf00      	nop
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	24000710 	.word	0x24000710

08003d6c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003d70:	4802      	ldr	r0, [pc, #8]	@ (8003d7c <TIM4_IRQHandler+0x10>)
 8003d72:	f008 f913 	bl	800bf9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	2400075c 	.word	0x2400075c

08003d80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d84:	4802      	ldr	r0, [pc, #8]	@ (8003d90 <USART1_IRQHandler+0x10>)
 8003d86:	f009 fde1 	bl	800d94c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003d8a:	bf00      	nop
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	240007f4 	.word	0x240007f4

08003d94 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003d98:	4802      	ldr	r0, [pc, #8]	@ (8003da4 <TIM5_IRQHandler+0x10>)
 8003d9a:	f008 f8ff 	bl	800bf9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003d9e:	bf00      	nop
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	240007a8 	.word	0x240007a8

08003da8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  return 1;
 8003dac:	2301      	movs	r3, #1
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <_kill>:

int _kill(int pid, int sig)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003dc2:	f00d faab 	bl	801131c <__errno>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2216      	movs	r2, #22
 8003dca:	601a      	str	r2, [r3, #0]
  return -1;
 8003dcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <_exit>:

void _exit (int status)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003de0:	f04f 31ff 	mov.w	r1, #4294967295
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7ff ffe7 	bl	8003db8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003dea:	bf00      	nop
 8003dec:	e7fd      	b.n	8003dea <_exit+0x12>

08003dee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b086      	sub	sp, #24
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	e00a      	b.n	8003e16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e00:	f3af 8000 	nop.w
 8003e04:	4601      	mov	r1, r0
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	1c5a      	adds	r2, r3, #1
 8003e0a:	60ba      	str	r2, [r7, #8]
 8003e0c:	b2ca      	uxtb	r2, r1
 8003e0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	3301      	adds	r3, #1
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	dbf0      	blt.n	8003e00 <_read+0x12>
  }

  return len;
 8003e1e:	687b      	ldr	r3, [r7, #4]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e50:	605a      	str	r2, [r3, #4]
  return 0;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <_isatty>:

int _isatty(int file)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e68:	2301      	movs	r3, #1
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b085      	sub	sp, #20
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	60f8      	str	r0, [r7, #12]
 8003e7e:	60b9      	str	r1, [r7, #8]
 8003e80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3714      	adds	r7, #20
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e98:	4a14      	ldr	r2, [pc, #80]	@ (8003eec <_sbrk+0x5c>)
 8003e9a:	4b15      	ldr	r3, [pc, #84]	@ (8003ef0 <_sbrk+0x60>)
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ea4:	4b13      	ldr	r3, [pc, #76]	@ (8003ef4 <_sbrk+0x64>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003eac:	4b11      	ldr	r3, [pc, #68]	@ (8003ef4 <_sbrk+0x64>)
 8003eae:	4a12      	ldr	r2, [pc, #72]	@ (8003ef8 <_sbrk+0x68>)
 8003eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eb2:	4b10      	ldr	r3, [pc, #64]	@ (8003ef4 <_sbrk+0x64>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4413      	add	r3, r2
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d207      	bcs.n	8003ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ec0:	f00d fa2c 	bl	801131c <__errno>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eca:	f04f 33ff 	mov.w	r3, #4294967295
 8003ece:	e009      	b.n	8003ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ed0:	4b08      	ldr	r3, [pc, #32]	@ (8003ef4 <_sbrk+0x64>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ed6:	4b07      	ldr	r3, [pc, #28]	@ (8003ef4 <_sbrk+0x64>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4413      	add	r3, r2
 8003ede:	4a05      	ldr	r2, [pc, #20]	@ (8003ef4 <_sbrk+0x64>)
 8003ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	24080000 	.word	0x24080000
 8003ef0:	00000400 	.word	0x00000400
 8003ef4:	24000930 	.word	0x24000930
 8003ef8:	24000a88 	.word	0x24000a88

08003efc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003f00:	4b43      	ldr	r3, [pc, #268]	@ (8004010 <SystemInit+0x114>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f06:	4a42      	ldr	r2, [pc, #264]	@ (8004010 <SystemInit+0x114>)
 8003f08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003f10:	4b40      	ldr	r3, [pc, #256]	@ (8004014 <SystemInit+0x118>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	2b06      	cmp	r3, #6
 8003f1a:	d807      	bhi.n	8003f2c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8004014 <SystemInit+0x118>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 030f 	bic.w	r3, r3, #15
 8003f24:	4a3b      	ldr	r2, [pc, #236]	@ (8004014 <SystemInit+0x118>)
 8003f26:	f043 0307 	orr.w	r3, r3, #7
 8003f2a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003f2c:	4b3a      	ldr	r3, [pc, #232]	@ (8004018 <SystemInit+0x11c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a39      	ldr	r2, [pc, #228]	@ (8004018 <SystemInit+0x11c>)
 8003f32:	f043 0301 	orr.w	r3, r3, #1
 8003f36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f38:	4b37      	ldr	r3, [pc, #220]	@ (8004018 <SystemInit+0x11c>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003f3e:	4b36      	ldr	r3, [pc, #216]	@ (8004018 <SystemInit+0x11c>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4935      	ldr	r1, [pc, #212]	@ (8004018 <SystemInit+0x11c>)
 8003f44:	4b35      	ldr	r3, [pc, #212]	@ (800401c <SystemInit+0x120>)
 8003f46:	4013      	ands	r3, r2
 8003f48:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003f4a:	4b32      	ldr	r3, [pc, #200]	@ (8004014 <SystemInit+0x118>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003f56:	4b2f      	ldr	r3, [pc, #188]	@ (8004014 <SystemInit+0x118>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 030f 	bic.w	r3, r3, #15
 8003f5e:	4a2d      	ldr	r2, [pc, #180]	@ (8004014 <SystemInit+0x118>)
 8003f60:	f043 0307 	orr.w	r3, r3, #7
 8003f64:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003f66:	4b2c      	ldr	r3, [pc, #176]	@ (8004018 <SystemInit+0x11c>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8004018 <SystemInit+0x11c>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003f72:	4b29      	ldr	r3, [pc, #164]	@ (8004018 <SystemInit+0x11c>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003f78:	4b27      	ldr	r3, [pc, #156]	@ (8004018 <SystemInit+0x11c>)
 8003f7a:	4a29      	ldr	r2, [pc, #164]	@ (8004020 <SystemInit+0x124>)
 8003f7c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003f7e:	4b26      	ldr	r3, [pc, #152]	@ (8004018 <SystemInit+0x11c>)
 8003f80:	4a28      	ldr	r2, [pc, #160]	@ (8004024 <SystemInit+0x128>)
 8003f82:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003f84:	4b24      	ldr	r3, [pc, #144]	@ (8004018 <SystemInit+0x11c>)
 8003f86:	4a28      	ldr	r2, [pc, #160]	@ (8004028 <SystemInit+0x12c>)
 8003f88:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003f8a:	4b23      	ldr	r3, [pc, #140]	@ (8004018 <SystemInit+0x11c>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003f90:	4b21      	ldr	r3, [pc, #132]	@ (8004018 <SystemInit+0x11c>)
 8003f92:	4a25      	ldr	r2, [pc, #148]	@ (8004028 <SystemInit+0x12c>)
 8003f94:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003f96:	4b20      	ldr	r3, [pc, #128]	@ (8004018 <SystemInit+0x11c>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8004018 <SystemInit+0x11c>)
 8003f9e:	4a22      	ldr	r2, [pc, #136]	@ (8004028 <SystemInit+0x12c>)
 8003fa0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8004018 <SystemInit+0x11c>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8004018 <SystemInit+0x11c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <SystemInit+0x11c>)
 8003fae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003fb4:	4b18      	ldr	r3, [pc, #96]	@ (8004018 <SystemInit+0x11c>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003fba:	4b1c      	ldr	r3, [pc, #112]	@ (800402c <SystemInit+0x130>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004030 <SystemInit+0x134>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fc6:	d202      	bcs.n	8003fce <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8004034 <SystemInit+0x138>)
 8003fca:	2201      	movs	r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8003fce:	4b12      	ldr	r3, [pc, #72]	@ (8004018 <SystemInit+0x11c>)
 8003fd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003fd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d113      	bne.n	8004004 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8004018 <SystemInit+0x11c>)
 8003fde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003fe2:	4a0d      	ldr	r2, [pc, #52]	@ (8004018 <SystemInit+0x11c>)
 8003fe4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003fe8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003fec:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <SystemInit+0x13c>)
 8003fee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003ff2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003ff4:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <SystemInit+0x11c>)
 8003ff6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003ffa:	4a07      	ldr	r2, [pc, #28]	@ (8004018 <SystemInit+0x11c>)
 8003ffc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004000:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004004:	bf00      	nop
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	e000ed00 	.word	0xe000ed00
 8004014:	52002000 	.word	0x52002000
 8004018:	58024400 	.word	0x58024400
 800401c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004020:	02020200 	.word	0x02020200
 8004024:	01ff0000 	.word	0x01ff0000
 8004028:	01010280 	.word	0x01010280
 800402c:	5c001000 	.word	0x5c001000
 8004030:	ffff0000 	.word	0xffff0000
 8004034:	51008108 	.word	0x51008108
 8004038:	52004000 	.word	0x52004000

0800403c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004040:	4b09      	ldr	r3, [pc, #36]	@ (8004068 <ExitRun0Mode+0x2c>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4a08      	ldr	r2, [pc, #32]	@ (8004068 <ExitRun0Mode+0x2c>)
 8004046:	f043 0302 	orr.w	r3, r3, #2
 800404a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800404c:	bf00      	nop
 800404e:	4b06      	ldr	r3, [pc, #24]	@ (8004068 <ExitRun0Mode+0x2c>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f9      	beq.n	800404e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800405a:	bf00      	nop
 800405c:	bf00      	nop
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	58024800 	.word	0x58024800

0800406c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800406c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80040a8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004070:	f7ff ffe4 	bl	800403c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004074:	f7ff ff42 	bl	8003efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004078:	480c      	ldr	r0, [pc, #48]	@ (80040ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800407a:	490d      	ldr	r1, [pc, #52]	@ (80040b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800407c:	4a0d      	ldr	r2, [pc, #52]	@ (80040b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800407e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004080:	e002      	b.n	8004088 <LoopCopyDataInit>

08004082 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004082:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004084:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004086:	3304      	adds	r3, #4

08004088 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004088:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800408a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800408c:	d3f9      	bcc.n	8004082 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800408e:	4a0a      	ldr	r2, [pc, #40]	@ (80040b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004090:	4c0a      	ldr	r4, [pc, #40]	@ (80040bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8004092:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004094:	e001      	b.n	800409a <LoopFillZerobss>

08004096 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004096:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004098:	3204      	adds	r2, #4

0800409a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800409a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800409c:	d3fb      	bcc.n	8004096 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800409e:	f00d f943 	bl	8011328 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040a2:	f7fe fc9f 	bl	80029e4 <main>
  bx  lr
 80040a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040a8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80040ac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80040b0:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 80040b4:	080141e0 	.word	0x080141e0
  ldr r2, =_sbss
 80040b8:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 80040bc:	24000a84 	.word	0x24000a84

080040c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040c0:	e7fe      	b.n	80040c0 <ADC3_IRQHandler>
	...

080040c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040ca:	2003      	movs	r0, #3
 80040cc:	f001 fed2 	bl	8005e74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80040d0:	f004 fbd4 	bl	800887c <HAL_RCC_GetSysClockFreq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	4b15      	ldr	r3, [pc, #84]	@ (800412c <HAL_Init+0x68>)
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	0a1b      	lsrs	r3, r3, #8
 80040dc:	f003 030f 	and.w	r3, r3, #15
 80040e0:	4913      	ldr	r1, [pc, #76]	@ (8004130 <HAL_Init+0x6c>)
 80040e2:	5ccb      	ldrb	r3, [r1, r3]
 80040e4:	f003 031f 	and.w	r3, r3, #31
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
 80040ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040ee:	4b0f      	ldr	r3, [pc, #60]	@ (800412c <HAL_Init+0x68>)
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	f003 030f 	and.w	r3, r3, #15
 80040f6:	4a0e      	ldr	r2, [pc, #56]	@ (8004130 <HAL_Init+0x6c>)
 80040f8:	5cd3      	ldrb	r3, [r2, r3]
 80040fa:	f003 031f 	and.w	r3, r3, #31
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	fa22 f303 	lsr.w	r3, r2, r3
 8004104:	4a0b      	ldr	r2, [pc, #44]	@ (8004134 <HAL_Init+0x70>)
 8004106:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004108:	4a0b      	ldr	r2, [pc, #44]	@ (8004138 <HAL_Init+0x74>)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800410e:	200f      	movs	r0, #15
 8004110:	f000 f814 	bl	800413c <HAL_InitTick>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e002      	b.n	8004124 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800411e:	f7ff fadd 	bl	80036dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	58024400 	.word	0x58024400
 8004130:	08013e0c 	.word	0x08013e0c
 8004134:	24000050 	.word	0x24000050
 8004138:	2400004c 	.word	0x2400004c

0800413c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004144:	4b15      	ldr	r3, [pc, #84]	@ (800419c <HAL_InitTick+0x60>)
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e021      	b.n	8004194 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004150:	4b13      	ldr	r3, [pc, #76]	@ (80041a0 <HAL_InitTick+0x64>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	4b11      	ldr	r3, [pc, #68]	@ (800419c <HAL_InitTick+0x60>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	4619      	mov	r1, r3
 800415a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800415e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004162:	fbb2 f3f3 	udiv	r3, r2, r3
 8004166:	4618      	mov	r0, r3
 8004168:	f001 feb7 	bl	8005eda <HAL_SYSTICK_Config>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e00e      	b.n	8004194 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b0f      	cmp	r3, #15
 800417a:	d80a      	bhi.n	8004192 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800417c:	2200      	movs	r2, #0
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	f04f 30ff 	mov.w	r0, #4294967295
 8004184:	f001 fe81 	bl	8005e8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004188:	4a06      	ldr	r2, [pc, #24]	@ (80041a4 <HAL_InitTick+0x68>)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	e000      	b.n	8004194 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	24000058 	.word	0x24000058
 80041a0:	2400004c 	.word	0x2400004c
 80041a4:	24000054 	.word	0x24000054

080041a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041ac:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_IncTick+0x20>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	461a      	mov	r2, r3
 80041b2:	4b06      	ldr	r3, [pc, #24]	@ (80041cc <HAL_IncTick+0x24>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4413      	add	r3, r2
 80041b8:	4a04      	ldr	r2, [pc, #16]	@ (80041cc <HAL_IncTick+0x24>)
 80041ba:	6013      	str	r3, [r2, #0]
}
 80041bc:	bf00      	nop
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	24000058 	.word	0x24000058
 80041cc:	24000934 	.word	0x24000934

080041d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  return uwTick;
 80041d4:	4b03      	ldr	r3, [pc, #12]	@ (80041e4 <HAL_GetTick+0x14>)
 80041d6:	681b      	ldr	r3, [r3, #0]
}
 80041d8:	4618      	mov	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	24000934 	.word	0x24000934

080041e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041f0:	f7ff ffee 	bl	80041d0 <HAL_GetTick>
 80041f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d005      	beq.n	800420e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004202:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <HAL_Delay+0x44>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4413      	add	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800420e:	bf00      	nop
 8004210:	f7ff ffde 	bl	80041d0 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	429a      	cmp	r2, r3
 800421e:	d8f7      	bhi.n	8004210 <HAL_Delay+0x28>
  {
  }
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	24000058 	.word	0x24000058

08004230 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004234:	4b03      	ldr	r3, [pc, #12]	@ (8004244 <HAL_GetREVID+0x14>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	0c1b      	lsrs	r3, r3, #16
}
 800423a:	4618      	mov	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	5c001000 	.word	0x5c001000

08004248 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	609a      	str	r2, [r3, #8]
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
 8004276:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	609a      	str	r2, [r3, #8]
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d107      	bne.n	80042d4 <LL_ADC_SetChannelPreselection+0x24>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	0e9b      	lsrs	r3, r3, #26
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	2201      	movs	r2, #1
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	e015      	b.n	8004300 <LL_ADC_SetChannelPreselection+0x50>
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	fa93 f3a3 	rbit	r3, r3
 80042de:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80042ea:	2320      	movs	r3, #32
 80042ec:	e003      	b.n	80042f6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	fab3 f383 	clz	r3, r3
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	2201      	movs	r2, #1
 80042fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	69d2      	ldr	r2, [r2, #28]
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800430a:	bf00      	nop
 800430c:	371c      	adds	r7, #28
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004316:	b480      	push	{r7}
 8004318:	b087      	sub	sp, #28
 800431a:	af00      	add	r7, sp, #0
 800431c:	60f8      	str	r0, [r7, #12]
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	607a      	str	r2, [r7, #4]
 8004322:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3360      	adds	r3, #96	@ 0x60
 8004328:	461a      	mov	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4413      	add	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	430b      	orrs	r3, r1
 8004344:	431a      	orrs	r2, r3
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800434a:	bf00      	nop
 800434c:	371c      	adds	r7, #28
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004356:	b480      	push	{r7}
 8004358:	b085      	sub	sp, #20
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f003 031f 	and.w	r3, r3, #31
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	fa01 f303 	lsl.w	r3, r1, r3
 8004376:	431a      	orrs	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	611a      	str	r2, [r3, #16]
}
 800437c:	bf00      	nop
 800437e:	3714      	adds	r7, #20
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3360      	adds	r3, #96	@ 0x60
 8004398:	461a      	mov	r2, r3
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	431a      	orrs	r2, r3
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	601a      	str	r2, [r3, #0]
  }
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr

080043be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3330      	adds	r3, #48	@ 0x30
 80043f4:	461a      	mov	r2, r3
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	0a1b      	lsrs	r3, r3, #8
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	f003 030c 	and.w	r3, r3, #12
 8004400:	4413      	add	r3, r2
 8004402:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	f003 031f 	and.w	r3, r3, #31
 800440e:	211f      	movs	r1, #31
 8004410:	fa01 f303 	lsl.w	r3, r1, r3
 8004414:	43db      	mvns	r3, r3
 8004416:	401a      	ands	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	0e9b      	lsrs	r3, r3, #26
 800441c:	f003 011f 	and.w	r1, r3, #31
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	f003 031f 	and.w	r3, r3, #31
 8004426:	fa01 f303 	lsl.w	r3, r1, r3
 800442a:	431a      	orrs	r2, r3
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004430:	bf00      	nop
 8004432:	371c      	adds	r7, #28
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	3314      	adds	r3, #20
 800444c:	461a      	mov	r2, r3
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	0e5b      	lsrs	r3, r3, #25
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	4413      	add	r3, r2
 800445a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	0d1b      	lsrs	r3, r3, #20
 8004464:	f003 031f 	and.w	r3, r3, #31
 8004468:	2107      	movs	r1, #7
 800446a:	fa01 f303 	lsl.w	r3, r1, r3
 800446e:	43db      	mvns	r3, r3
 8004470:	401a      	ands	r2, r3
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	0d1b      	lsrs	r3, r3, #20
 8004476:	f003 031f 	and.w	r3, r3, #31
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	fa01 f303 	lsl.w	r3, r1, r3
 8004480:	431a      	orrs	r2, r3
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004486:	bf00      	nop
 8004488:	371c      	adds	r7, #28
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
	...

08004494 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044ac:	43db      	mvns	r3, r3
 80044ae:	401a      	ands	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f003 0318 	and.w	r3, r3, #24
 80044b6:	4908      	ldr	r1, [pc, #32]	@ (80044d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80044b8:	40d9      	lsrs	r1, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	400b      	ands	r3, r1
 80044be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044c2:	431a      	orrs	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80044ca:	bf00      	nop
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	000fffff 	.word	0x000fffff

080044dc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 031f 	and.w	r3, r3, #31
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8004508:	4618      	mov	r0, r3
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	4b04      	ldr	r3, [pc, #16]	@ (8004534 <LL_ADC_DisableDeepPowerDown+0x20>)
 8004522:	4013      	ands	r3, r2
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6093      	str	r3, [r2, #8]
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	5fffffc0 	.word	0x5fffffc0

08004538 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004548:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800454c:	d101      	bne.n	8004552 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800454e:	2301      	movs	r3, #1
 8004550:	e000      	b.n	8004554 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	4b05      	ldr	r3, [pc, #20]	@ (8004584 <LL_ADC_EnableInternalRegulator+0x24>)
 800456e:	4013      	ands	r3, r2
 8004570:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	6fffffc0 	.word	0x6fffffc0

08004588 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004598:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800459c:	d101      	bne.n	80045a2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800459e:	2301      	movs	r3, #1
 80045a0:	e000      	b.n	80045a4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80045a2:	2300      	movs	r3, #0
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	4b05      	ldr	r3, [pc, #20]	@ (80045d4 <LL_ADC_Enable+0x24>)
 80045be:	4013      	ands	r3, r2
 80045c0:	f043 0201 	orr.w	r2, r3, #1
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr
 80045d4:	7fffffc0 	.word	0x7fffffc0

080045d8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689a      	ldr	r2, [r3, #8]
 80045e4:	4b05      	ldr	r3, [pc, #20]	@ (80045fc <LL_ADC_Disable+0x24>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	f043 0202 	orr.w	r2, r3, #2
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	7fffffc0 	.word	0x7fffffc0

08004600 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <LL_ADC_IsEnabled+0x18>
 8004614:	2301      	movs	r3, #1
 8004616:	e000      	b.n	800461a <LL_ADC_IsEnabled+0x1a>
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004626:	b480      	push	{r7}
 8004628:	b083      	sub	sp, #12
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b02      	cmp	r3, #2
 8004638:	d101      	bne.n	800463e <LL_ADC_IsDisableOngoing+0x18>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <LL_ADC_IsDisableOngoing+0x1a>
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	4b05      	ldr	r3, [pc, #20]	@ (8004670 <LL_ADC_REG_StartConversion+0x24>)
 800465a:	4013      	ands	r3, r2
 800465c:	f043 0204 	orr.w	r2, r3, #4
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	7fffffc0 	.word	0x7fffffc0

08004674 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	4b05      	ldr	r3, [pc, #20]	@ (8004698 <LL_ADC_REG_StopConversion+0x24>)
 8004682:	4013      	ands	r3, r2
 8004684:	f043 0210 	orr.w	r2, r3, #16
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	7fffffc0 	.word	0x7fffffc0

0800469c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d101      	bne.n	80046b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80046b0:	2301      	movs	r3, #1
 80046b2:	e000      	b.n	80046b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
	...

080046c4 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	4b05      	ldr	r3, [pc, #20]	@ (80046e8 <LL_ADC_INJ_StopConversion+0x24>)
 80046d2:	4013      	ands	r3, r2
 80046d4:	f043 0220 	orr.w	r2, r3, #32
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	7fffffc0 	.word	0x7fffffc0

080046ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 0308 	and.w	r3, r3, #8
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	d101      	bne.n	8004704 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004700:	2301      	movs	r3, #1
 8004702:	e000      	b.n	8004706 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
	...

08004714 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004714:	b590      	push	{r4, r7, lr}
 8004716:	b089      	sub	sp, #36	@ 0x24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800471c:	2300      	movs	r3, #0
 800471e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004720:	2300      	movs	r3, #0
 8004722:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e18f      	b.n	8004a4e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004738:	2b00      	cmp	r3, #0
 800473a:	d109      	bne.n	8004750 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f7fe ffe7 	bl	8003710 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff feef 	bl	8004538 <LL_ADC_IsDeepPowerDownEnabled>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d004      	beq.n	800476a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4618      	mov	r0, r3
 8004766:	f7ff fed5 	bl	8004514 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff ff0a 	bl	8004588 <LL_ADC_IsInternalRegulatorEnabled>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d114      	bne.n	80047a4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f7ff feee 	bl	8004560 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004784:	4b87      	ldr	r3, [pc, #540]	@ (80049a4 <HAL_ADC_Init+0x290>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	099b      	lsrs	r3, r3, #6
 800478a:	4a87      	ldr	r2, [pc, #540]	@ (80049a8 <HAL_ADC_Init+0x294>)
 800478c:	fba2 2303 	umull	r2, r3, r2, r3
 8004790:	099b      	lsrs	r3, r3, #6
 8004792:	3301      	adds	r3, #1
 8004794:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004796:	e002      	b.n	800479e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	3b01      	subs	r3, #1
 800479c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f9      	bne.n	8004798 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7ff feed 	bl	8004588 <LL_ADC_IsInternalRegulatorEnabled>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d10d      	bne.n	80047d0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b8:	f043 0210 	orr.w	r2, r3, #16
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c4:	f043 0201 	orr.w	r2, r3, #1
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7ff ff61 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 80047da:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e0:	f003 0310 	and.w	r3, r3, #16
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f040 8129 	bne.w	8004a3c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f040 8125 	bne.w	8004a3c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80047fa:	f043 0202 	orr.w	r2, r3, #2
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f7ff fefa 	bl	8004600 <LL_ADC_IsEnabled>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d136      	bne.n	8004880 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a65      	ldr	r2, [pc, #404]	@ (80049ac <HAL_ADC_Init+0x298>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d004      	beq.n	8004826 <HAL_ADC_Init+0x112>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a63      	ldr	r2, [pc, #396]	@ (80049b0 <HAL_ADC_Init+0x29c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d10e      	bne.n	8004844 <HAL_ADC_Init+0x130>
 8004826:	4861      	ldr	r0, [pc, #388]	@ (80049ac <HAL_ADC_Init+0x298>)
 8004828:	f7ff feea 	bl	8004600 <LL_ADC_IsEnabled>
 800482c:	4604      	mov	r4, r0
 800482e:	4860      	ldr	r0, [pc, #384]	@ (80049b0 <HAL_ADC_Init+0x29c>)
 8004830:	f7ff fee6 	bl	8004600 <LL_ADC_IsEnabled>
 8004834:	4603      	mov	r3, r0
 8004836:	4323      	orrs	r3, r4
 8004838:	2b00      	cmp	r3, #0
 800483a:	bf0c      	ite	eq
 800483c:	2301      	moveq	r3, #1
 800483e:	2300      	movne	r3, #0
 8004840:	b2db      	uxtb	r3, r3
 8004842:	e008      	b.n	8004856 <HAL_ADC_Init+0x142>
 8004844:	485b      	ldr	r0, [pc, #364]	@ (80049b4 <HAL_ADC_Init+0x2a0>)
 8004846:	f7ff fedb 	bl	8004600 <LL_ADC_IsEnabled>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	bf0c      	ite	eq
 8004850:	2301      	moveq	r3, #1
 8004852:	2300      	movne	r3, #0
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d012      	beq.n	8004880 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a53      	ldr	r2, [pc, #332]	@ (80049ac <HAL_ADC_Init+0x298>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d004      	beq.n	800486e <HAL_ADC_Init+0x15a>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a51      	ldr	r2, [pc, #324]	@ (80049b0 <HAL_ADC_Init+0x29c>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d101      	bne.n	8004872 <HAL_ADC_Init+0x15e>
 800486e:	4a52      	ldr	r2, [pc, #328]	@ (80049b8 <HAL_ADC_Init+0x2a4>)
 8004870:	e000      	b.n	8004874 <HAL_ADC_Init+0x160>
 8004872:	4a52      	ldr	r2, [pc, #328]	@ (80049bc <HAL_ADC_Init+0x2a8>)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	4619      	mov	r1, r3
 800487a:	4610      	mov	r0, r2
 800487c:	f7ff fce4 	bl	8004248 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004880:	f7ff fcd6 	bl	8004230 <HAL_GetREVID>
 8004884:	4603      	mov	r3, r0
 8004886:	f241 0203 	movw	r2, #4099	@ 0x1003
 800488a:	4293      	cmp	r3, r2
 800488c:	d914      	bls.n	80048b8 <HAL_ADC_Init+0x1a4>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	2b10      	cmp	r3, #16
 8004894:	d110      	bne.n	80048b8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	7d5b      	ldrb	r3, [r3, #21]
 800489a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048a0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80048a6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	7f1b      	ldrb	r3, [r3, #28]
 80048ac:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80048ae:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048b0:	f043 030c 	orr.w	r3, r3, #12
 80048b4:	61bb      	str	r3, [r7, #24]
 80048b6:	e00d      	b.n	80048d4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	7d5b      	ldrb	r3, [r3, #21]
 80048bc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048c2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80048c8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	7f1b      	ldrb	r3, [r3, #28]
 80048ce:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048d0:	4313      	orrs	r3, r2
 80048d2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	7f1b      	ldrb	r3, [r3, #28]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d106      	bne.n	80048ea <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	3b01      	subs	r3, #1
 80048e2:	045b      	lsls	r3, r3, #17
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d009      	beq.n	8004906 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fe:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	4313      	orrs	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	4b2c      	ldr	r3, [pc, #176]	@ (80049c0 <HAL_ADC_Init+0x2ac>)
 800490e:	4013      	ands	r3, r2
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6812      	ldr	r2, [r2, #0]
 8004914:	69b9      	ldr	r1, [r7, #24]
 8004916:	430b      	orrs	r3, r1
 8004918:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff febc 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 8004924:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fede 	bl	80046ec <LL_ADC_INJ_IsConversionOngoing>
 8004930:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d15f      	bne.n	80049f8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d15c      	bne.n	80049f8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	7d1b      	ldrb	r3, [r3, #20]
 8004942:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8004948:	4313      	orrs	r3, r2
 800494a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	4b1c      	ldr	r3, [pc, #112]	@ (80049c4 <HAL_ADC_Init+0x2b0>)
 8004954:	4013      	ands	r3, r2
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	6812      	ldr	r2, [r2, #0]
 800495a:	69b9      	ldr	r1, [r7, #24]
 800495c:	430b      	orrs	r3, r1
 800495e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004966:	2b01      	cmp	r3, #1
 8004968:	d130      	bne.n	80049cc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	691a      	ldr	r2, [r3, #16]
 8004976:	4b14      	ldr	r3, [pc, #80]	@ (80049c8 <HAL_ADC_Init+0x2b4>)
 8004978:	4013      	ands	r3, r2
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800497e:	3a01      	subs	r2, #1
 8004980:	0411      	lsls	r1, r2, #16
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004986:	4311      	orrs	r1, r2
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800498c:	4311      	orrs	r1, r2
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004992:	430a      	orrs	r2, r1
 8004994:	431a      	orrs	r2, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	611a      	str	r2, [r3, #16]
 80049a0:	e01c      	b.n	80049dc <HAL_ADC_Init+0x2c8>
 80049a2:	bf00      	nop
 80049a4:	2400004c 	.word	0x2400004c
 80049a8:	053e2d63 	.word	0x053e2d63
 80049ac:	40022000 	.word	0x40022000
 80049b0:	40022100 	.word	0x40022100
 80049b4:	58026000 	.word	0x58026000
 80049b8:	40022300 	.word	0x40022300
 80049bc:	58026300 	.word	0x58026300
 80049c0:	fff0c003 	.word	0xfff0c003
 80049c4:	ffffbffc 	.word	0xffffbffc
 80049c8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0201 	bic.w	r2, r2, #1
 80049da:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fec6 	bl	8005784 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d10c      	bne.n	8004a1a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a06:	f023 010f 	bic.w	r1, r3, #15
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	1e5a      	subs	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a18:	e007      	b.n	8004a2a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 020f 	bic.w	r2, r2, #15
 8004a28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a2e:	f023 0303 	bic.w	r3, r3, #3
 8004a32:	f043 0201 	orr.w	r2, r3, #1
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	655a      	str	r2, [r3, #84]	@ 0x54
 8004a3a:	e007      	b.n	8004a4c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a40:	f043 0210 	orr.w	r2, r3, #16
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3724      	adds	r7, #36	@ 0x24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd90      	pop	{r4, r7, pc}
 8004a56:	bf00      	nop

08004a58 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a5c      	ldr	r2, [pc, #368]	@ (8004bd8 <HAL_ADC_Start+0x180>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d004      	beq.n	8004a74 <HAL_ADC_Start+0x1c>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a5b      	ldr	r2, [pc, #364]	@ (8004bdc <HAL_ADC_Start+0x184>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d101      	bne.n	8004a78 <HAL_ADC_Start+0x20>
 8004a74:	4b5a      	ldr	r3, [pc, #360]	@ (8004be0 <HAL_ADC_Start+0x188>)
 8004a76:	e000      	b.n	8004a7a <HAL_ADC_Start+0x22>
 8004a78:	4b5a      	ldr	r3, [pc, #360]	@ (8004be4 <HAL_ADC_Start+0x18c>)
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff fd2e 	bl	80044dc <LL_ADC_GetMultimode>
 8004a80:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff fe08 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f040 809a 	bne.w	8004bc8 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d101      	bne.n	8004aa2 <HAL_ADC_Start+0x4a>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	e095      	b.n	8004bce <HAL_ADC_Start+0x176>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 fd80 	bl	80055b0 <ADC_Enable>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004ab4:	7dfb      	ldrb	r3, [r7, #23]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f040 8081 	bne.w	8004bbe <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ac0:	4b49      	ldr	r3, [pc, #292]	@ (8004be8 <HAL_ADC_Start+0x190>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a42      	ldr	r2, [pc, #264]	@ (8004bdc <HAL_ADC_Start+0x184>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d002      	beq.n	8004adc <HAL_ADC_Start+0x84>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	e000      	b.n	8004ade <HAL_ADC_Start+0x86>
 8004adc:	4b3e      	ldr	r3, [pc, #248]	@ (8004bd8 <HAL_ADC_Start+0x180>)
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6812      	ldr	r2, [r2, #0]
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d002      	beq.n	8004aec <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d105      	bne.n	8004af8 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004afc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b04:	d106      	bne.n	8004b14 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0a:	f023 0206 	bic.w	r2, r3, #6
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b12:	e002      	b.n	8004b1a <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	221c      	movs	r2, #28
 8004b20:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a2b      	ldr	r2, [pc, #172]	@ (8004bdc <HAL_ADC_Start+0x184>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d002      	beq.n	8004b3a <HAL_ADC_Start+0xe2>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	e000      	b.n	8004b3c <HAL_ADC_Start+0xe4>
 8004b3a:	4b27      	ldr	r3, [pc, #156]	@ (8004bd8 <HAL_ADC_Start+0x180>)
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d008      	beq.n	8004b56 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d005      	beq.n	8004b56 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	2b05      	cmp	r3, #5
 8004b4e:	d002      	beq.n	8004b56 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	2b09      	cmp	r3, #9
 8004b54:	d114      	bne.n	8004b80 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d007      	beq.n	8004b74 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b68:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004b6c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7ff fd67 	bl	800464c <LL_ADC_REG_StartConversion>
 8004b7e:	e025      	b.n	8004bcc <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b84:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a12      	ldr	r2, [pc, #72]	@ (8004bdc <HAL_ADC_Start+0x184>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d002      	beq.n	8004b9c <HAL_ADC_Start+0x144>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	e000      	b.n	8004b9e <HAL_ADC_Start+0x146>
 8004b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd8 <HAL_ADC_Start+0x180>)
 8004b9e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00f      	beq.n	8004bcc <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004bb4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54
 8004bbc:	e006      	b.n	8004bcc <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004bc6:	e001      	b.n	8004bcc <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004bc8:	2302      	movs	r3, #2
 8004bca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40022000 	.word	0x40022000
 8004bdc:	40022100 	.word	0x40022100
 8004be0:	40022300 	.word	0x40022300
 8004be4:	58026300 	.word	0x58026300
 8004be8:	fffff0fe 	.word	0xfffff0fe

08004bec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <HAL_ADC_Stop+0x16>
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e021      	b.n	8004c46 <HAL_ADC_Stop+0x5a>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004c0a:	2103      	movs	r1, #3
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fc13 	bl	8005438 <ADC_ConversionStop>
 8004c12:	4603      	mov	r3, r0
 8004c14:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10f      	bne.n	8004c3c <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 fd51 	bl	80056c4 <ADC_Disable>
 8004c22:	4603      	mov	r3, r0
 8004c24:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d107      	bne.n	8004c3c <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c30:	4b07      	ldr	r3, [pc, #28]	@ (8004c50 <HAL_ADC_Stop+0x64>)
 8004c32:	4013      	ands	r3, r2
 8004c34:	f043 0201 	orr.w	r2, r3, #1
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	ffffeefe 	.word	0xffffeefe

08004c54 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a72      	ldr	r2, [pc, #456]	@ (8004e2c <HAL_ADC_PollForConversion+0x1d8>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d004      	beq.n	8004c72 <HAL_ADC_PollForConversion+0x1e>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a70      	ldr	r2, [pc, #448]	@ (8004e30 <HAL_ADC_PollForConversion+0x1dc>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d101      	bne.n	8004c76 <HAL_ADC_PollForConversion+0x22>
 8004c72:	4b70      	ldr	r3, [pc, #448]	@ (8004e34 <HAL_ADC_PollForConversion+0x1e0>)
 8004c74:	e000      	b.n	8004c78 <HAL_ADC_PollForConversion+0x24>
 8004c76:	4b70      	ldr	r3, [pc, #448]	@ (8004e38 <HAL_ADC_PollForConversion+0x1e4>)
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff fc2f 	bl	80044dc <LL_ADC_GetMultimode>
 8004c7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	2b08      	cmp	r3, #8
 8004c86:	d102      	bne.n	8004c8e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004c88:	2308      	movs	r3, #8
 8004c8a:	61fb      	str	r3, [r7, #28]
 8004c8c:	e037      	b.n	8004cfe <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2b05      	cmp	r3, #5
 8004c98:	d002      	beq.n	8004ca0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2b09      	cmp	r3, #9
 8004c9e:	d111      	bne.n	8004cc4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb2:	f043 0220 	orr.w	r2, r3, #32
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e0b1      	b.n	8004e22 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004cbe:	2304      	movs	r3, #4
 8004cc0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004cc2:	e01c      	b.n	8004cfe <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a58      	ldr	r2, [pc, #352]	@ (8004e2c <HAL_ADC_PollForConversion+0x1d8>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d004      	beq.n	8004cd8 <HAL_ADC_PollForConversion+0x84>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a57      	ldr	r2, [pc, #348]	@ (8004e30 <HAL_ADC_PollForConversion+0x1dc>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d101      	bne.n	8004cdc <HAL_ADC_PollForConversion+0x88>
 8004cd8:	4b56      	ldr	r3, [pc, #344]	@ (8004e34 <HAL_ADC_PollForConversion+0x1e0>)
 8004cda:	e000      	b.n	8004cde <HAL_ADC_PollForConversion+0x8a>
 8004cdc:	4b56      	ldr	r3, [pc, #344]	@ (8004e38 <HAL_ADC_PollForConversion+0x1e4>)
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff fc0a 	bl	80044f8 <LL_ADC_GetMultiDMATransfer>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d007      	beq.n	8004cfa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cee:	f043 0220 	orr.w	r2, r3, #32
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e093      	b.n	8004e22 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004cfa:	2304      	movs	r3, #4
 8004cfc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004cfe:	f7ff fa67 	bl	80041d0 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d04:	e021      	b.n	8004d4a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0c:	d01d      	beq.n	8004d4a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004d0e:	f7ff fa5f 	bl	80041d0 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d302      	bcc.n	8004d24 <HAL_ADC_PollForConversion+0xd0>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d112      	bne.n	8004d4a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10b      	bne.n	8004d4a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d36:	f043 0204 	orr.w	r2, r3, #4
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e06b      	b.n	8004e22 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d0d6      	beq.n	8004d06 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d5c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7ff fb28 	bl	80043be <LL_ADC_REG_IsTriggerSourceSWStart>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01c      	beq.n	8004dae <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	7d5b      	ldrb	r3, [r3, #21]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d118      	bne.n	8004dae <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b08      	cmp	r3, #8
 8004d88:	d111      	bne.n	8004dae <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d105      	bne.n	8004dae <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da6:	f043 0201 	orr.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a1f      	ldr	r2, [pc, #124]	@ (8004e30 <HAL_ADC_PollForConversion+0x1dc>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d002      	beq.n	8004dbe <HAL_ADC_PollForConversion+0x16a>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	e000      	b.n	8004dc0 <HAL_ADC_PollForConversion+0x16c>
 8004dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8004e2c <HAL_ADC_PollForConversion+0x1d8>)
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6812      	ldr	r2, [r2, #0]
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d008      	beq.n	8004dda <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d005      	beq.n	8004dda <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2b05      	cmp	r3, #5
 8004dd2:	d002      	beq.n	8004dda <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	2b09      	cmp	r3, #9
 8004dd8:	d104      	bne.n	8004de4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	61bb      	str	r3, [r7, #24]
 8004de2:	e00c      	b.n	8004dfe <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a11      	ldr	r2, [pc, #68]	@ (8004e30 <HAL_ADC_PollForConversion+0x1dc>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d002      	beq.n	8004df4 <HAL_ADC_PollForConversion+0x1a0>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	e000      	b.n	8004df6 <HAL_ADC_PollForConversion+0x1a2>
 8004df4:	4b0d      	ldr	r3, [pc, #52]	@ (8004e2c <HAL_ADC_PollForConversion+0x1d8>)
 8004df6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	2b08      	cmp	r3, #8
 8004e02:	d104      	bne.n	8004e0e <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2208      	movs	r2, #8
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	e008      	b.n	8004e20 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d103      	bne.n	8004e20 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	220c      	movs	r2, #12
 8004e1e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3720      	adds	r7, #32
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	40022000 	.word	0x40022000
 8004e30:	40022100 	.word	0x40022100
 8004e34:	40022300 	.word	0x40022300
 8004e38:	58026300 	.word	0x58026300

08004e3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
	...

08004e58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004e58:	b590      	push	{r4, r7, lr}
 8004e5a:	b08d      	sub	sp, #52	@ 0x34
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	4a65      	ldr	r2, [pc, #404]	@ (8005008 <HAL_ADC_ConfigChannel+0x1b0>)
 8004e72:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d101      	bne.n	8004e82 <HAL_ADC_ConfigChannel+0x2a>
 8004e7e:	2302      	movs	r3, #2
 8004e80:	e2c7      	b.n	8005412 <HAL_ADC_ConfigChannel+0x5ba>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7ff fc04 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f040 82ac 	bne.w	80053f4 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	db2c      	blt.n	8004efe <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d108      	bne.n	8004ec2 <HAL_ADC_ConfigChannel+0x6a>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	0e9b      	lsrs	r3, r3, #26
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	2201      	movs	r2, #1
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	e016      	b.n	8004ef0 <HAL_ADC_ConfigChannel+0x98>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	fa93 f3a3 	rbit	r3, r3
 8004ece:	613b      	str	r3, [r7, #16]
  return result;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8004eda:	2320      	movs	r3, #32
 8004edc:	e003      	b.n	8004ee6 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	fab3 f383 	clz	r3, r3
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	f003 031f 	and.w	r3, r3, #31
 8004eea:	2201      	movs	r2, #1
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	69d1      	ldr	r1, [r2, #28]
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	430b      	orrs	r3, r1
 8004efc:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6859      	ldr	r1, [r3, #4]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	f7ff fa6a 	bl	80043e4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7ff fbc1 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 8004f1a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff fbe3 	bl	80046ec <LL_ADC_INJ_IsConversionOngoing>
 8004f26:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f040 80b8 	bne.w	80050a0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f040 80b4 	bne.w	80050a0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	6819      	ldr	r1, [r3, #0]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	461a      	mov	r2, r3
 8004f46:	f7ff fa79 	bl	800443c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004f4a:	4b30      	ldr	r3, [pc, #192]	@ (800500c <HAL_ADC_ConfigChannel+0x1b4>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004f52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f56:	d10b      	bne.n	8004f70 <HAL_ADC_ConfigChannel+0x118>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	695a      	ldr	r2, [r3, #20]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	089b      	lsrs	r3, r3, #2
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6e:	e01d      	b.n	8004fac <HAL_ADC_ConfigChannel+0x154>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10b      	bne.n	8004f96 <HAL_ADC_ConfigChannel+0x13e>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	695a      	ldr	r2, [r3, #20]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	089b      	lsrs	r3, r3, #2
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	005b      	lsls	r3, r3, #1
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	e00a      	b.n	8004fac <HAL_ADC_ConfigChannel+0x154>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	695a      	ldr	r2, [r3, #20]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	089b      	lsrs	r3, r3, #2
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fac:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	2b04      	cmp	r3, #4
 8004fb4:	d02c      	beq.n	8005010 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6818      	ldr	r0, [r3, #0]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6919      	ldr	r1, [r3, #16]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	f7ff f9a7 	bl	8004316 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6818      	ldr	r0, [r3, #0]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	6919      	ldr	r1, [r3, #16]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	7e5b      	ldrb	r3, [r3, #25]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d102      	bne.n	8004fde <HAL_ADC_ConfigChannel+0x186>
 8004fd8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004fdc:	e000      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0x188>
 8004fde:	2300      	movs	r3, #0
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	f7ff f9d1 	bl	8004388 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	6919      	ldr	r1, [r3, #16]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	7e1b      	ldrb	r3, [r3, #24]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d102      	bne.n	8004ffc <HAL_ADC_ConfigChannel+0x1a4>
 8004ff6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ffa:	e000      	b.n	8004ffe <HAL_ADC_ConfigChannel+0x1a6>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	461a      	mov	r2, r3
 8005000:	f7ff f9a9 	bl	8004356 <LL_ADC_SetDataRightShift>
 8005004:	e04c      	b.n	80050a0 <HAL_ADC_ConfigChannel+0x248>
 8005006:	bf00      	nop
 8005008:	47ff0000 	.word	0x47ff0000
 800500c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005016:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	069b      	lsls	r3, r3, #26
 8005020:	429a      	cmp	r2, r3
 8005022:	d107      	bne.n	8005034 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005032:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800503a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	069b      	lsls	r3, r3, #26
 8005044:	429a      	cmp	r2, r3
 8005046:	d107      	bne.n	8005058 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005056:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800505e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	069b      	lsls	r3, r3, #26
 8005068:	429a      	cmp	r2, r3
 800506a:	d107      	bne.n	800507c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800507a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005082:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	069b      	lsls	r3, r3, #26
 800508c:	429a      	cmp	r2, r3
 800508e:	d107      	bne.n	80050a0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800509e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff faab 	bl	8004600 <LL_ADC_IsEnabled>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f040 81aa 	bne.w	8005406 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6818      	ldr	r0, [r3, #0]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	6819      	ldr	r1, [r3, #0]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	461a      	mov	r2, r3
 80050c0:	f7ff f9e8 	bl	8004494 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4a87      	ldr	r2, [pc, #540]	@ (80052e8 <HAL_ADC_ConfigChannel+0x490>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	f040 809a 	bne.w	8005204 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4984      	ldr	r1, [pc, #528]	@ (80052ec <HAL_ADC_ConfigChannel+0x494>)
 80050da:	428b      	cmp	r3, r1
 80050dc:	d147      	bne.n	800516e <HAL_ADC_ConfigChannel+0x316>
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4983      	ldr	r1, [pc, #524]	@ (80052f0 <HAL_ADC_ConfigChannel+0x498>)
 80050e4:	428b      	cmp	r3, r1
 80050e6:	d040      	beq.n	800516a <HAL_ADC_ConfigChannel+0x312>
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4981      	ldr	r1, [pc, #516]	@ (80052f4 <HAL_ADC_ConfigChannel+0x49c>)
 80050ee:	428b      	cmp	r3, r1
 80050f0:	d039      	beq.n	8005166 <HAL_ADC_ConfigChannel+0x30e>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4980      	ldr	r1, [pc, #512]	@ (80052f8 <HAL_ADC_ConfigChannel+0x4a0>)
 80050f8:	428b      	cmp	r3, r1
 80050fa:	d032      	beq.n	8005162 <HAL_ADC_ConfigChannel+0x30a>
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	497e      	ldr	r1, [pc, #504]	@ (80052fc <HAL_ADC_ConfigChannel+0x4a4>)
 8005102:	428b      	cmp	r3, r1
 8005104:	d02b      	beq.n	800515e <HAL_ADC_ConfigChannel+0x306>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	497d      	ldr	r1, [pc, #500]	@ (8005300 <HAL_ADC_ConfigChannel+0x4a8>)
 800510c:	428b      	cmp	r3, r1
 800510e:	d024      	beq.n	800515a <HAL_ADC_ConfigChannel+0x302>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	497b      	ldr	r1, [pc, #492]	@ (8005304 <HAL_ADC_ConfigChannel+0x4ac>)
 8005116:	428b      	cmp	r3, r1
 8005118:	d01d      	beq.n	8005156 <HAL_ADC_ConfigChannel+0x2fe>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	497a      	ldr	r1, [pc, #488]	@ (8005308 <HAL_ADC_ConfigChannel+0x4b0>)
 8005120:	428b      	cmp	r3, r1
 8005122:	d016      	beq.n	8005152 <HAL_ADC_ConfigChannel+0x2fa>
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4978      	ldr	r1, [pc, #480]	@ (800530c <HAL_ADC_ConfigChannel+0x4b4>)
 800512a:	428b      	cmp	r3, r1
 800512c:	d00f      	beq.n	800514e <HAL_ADC_ConfigChannel+0x2f6>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4977      	ldr	r1, [pc, #476]	@ (8005310 <HAL_ADC_ConfigChannel+0x4b8>)
 8005134:	428b      	cmp	r3, r1
 8005136:	d008      	beq.n	800514a <HAL_ADC_ConfigChannel+0x2f2>
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4975      	ldr	r1, [pc, #468]	@ (8005314 <HAL_ADC_ConfigChannel+0x4bc>)
 800513e:	428b      	cmp	r3, r1
 8005140:	d101      	bne.n	8005146 <HAL_ADC_ConfigChannel+0x2ee>
 8005142:	4b75      	ldr	r3, [pc, #468]	@ (8005318 <HAL_ADC_ConfigChannel+0x4c0>)
 8005144:	e05a      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 8005146:	2300      	movs	r3, #0
 8005148:	e058      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 800514a:	4b74      	ldr	r3, [pc, #464]	@ (800531c <HAL_ADC_ConfigChannel+0x4c4>)
 800514c:	e056      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 800514e:	4b74      	ldr	r3, [pc, #464]	@ (8005320 <HAL_ADC_ConfigChannel+0x4c8>)
 8005150:	e054      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 8005152:	4b6e      	ldr	r3, [pc, #440]	@ (800530c <HAL_ADC_ConfigChannel+0x4b4>)
 8005154:	e052      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 8005156:	4b6c      	ldr	r3, [pc, #432]	@ (8005308 <HAL_ADC_ConfigChannel+0x4b0>)
 8005158:	e050      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 800515a:	4b72      	ldr	r3, [pc, #456]	@ (8005324 <HAL_ADC_ConfigChannel+0x4cc>)
 800515c:	e04e      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 800515e:	4b72      	ldr	r3, [pc, #456]	@ (8005328 <HAL_ADC_ConfigChannel+0x4d0>)
 8005160:	e04c      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 8005162:	4b72      	ldr	r3, [pc, #456]	@ (800532c <HAL_ADC_ConfigChannel+0x4d4>)
 8005164:	e04a      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 8005166:	4b72      	ldr	r3, [pc, #456]	@ (8005330 <HAL_ADC_ConfigChannel+0x4d8>)
 8005168:	e048      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 800516a:	2301      	movs	r3, #1
 800516c:	e046      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4970      	ldr	r1, [pc, #448]	@ (8005334 <HAL_ADC_ConfigChannel+0x4dc>)
 8005174:	428b      	cmp	r3, r1
 8005176:	d140      	bne.n	80051fa <HAL_ADC_ConfigChannel+0x3a2>
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	495c      	ldr	r1, [pc, #368]	@ (80052f0 <HAL_ADC_ConfigChannel+0x498>)
 800517e:	428b      	cmp	r3, r1
 8005180:	d039      	beq.n	80051f6 <HAL_ADC_ConfigChannel+0x39e>
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	495b      	ldr	r1, [pc, #364]	@ (80052f4 <HAL_ADC_ConfigChannel+0x49c>)
 8005188:	428b      	cmp	r3, r1
 800518a:	d032      	beq.n	80051f2 <HAL_ADC_ConfigChannel+0x39a>
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4959      	ldr	r1, [pc, #356]	@ (80052f8 <HAL_ADC_ConfigChannel+0x4a0>)
 8005192:	428b      	cmp	r3, r1
 8005194:	d02b      	beq.n	80051ee <HAL_ADC_ConfigChannel+0x396>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4958      	ldr	r1, [pc, #352]	@ (80052fc <HAL_ADC_ConfigChannel+0x4a4>)
 800519c:	428b      	cmp	r3, r1
 800519e:	d024      	beq.n	80051ea <HAL_ADC_ConfigChannel+0x392>
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4956      	ldr	r1, [pc, #344]	@ (8005300 <HAL_ADC_ConfigChannel+0x4a8>)
 80051a6:	428b      	cmp	r3, r1
 80051a8:	d01d      	beq.n	80051e6 <HAL_ADC_ConfigChannel+0x38e>
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4955      	ldr	r1, [pc, #340]	@ (8005304 <HAL_ADC_ConfigChannel+0x4ac>)
 80051b0:	428b      	cmp	r3, r1
 80051b2:	d016      	beq.n	80051e2 <HAL_ADC_ConfigChannel+0x38a>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4953      	ldr	r1, [pc, #332]	@ (8005308 <HAL_ADC_ConfigChannel+0x4b0>)
 80051ba:	428b      	cmp	r3, r1
 80051bc:	d00f      	beq.n	80051de <HAL_ADC_ConfigChannel+0x386>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4952      	ldr	r1, [pc, #328]	@ (800530c <HAL_ADC_ConfigChannel+0x4b4>)
 80051c4:	428b      	cmp	r3, r1
 80051c6:	d008      	beq.n	80051da <HAL_ADC_ConfigChannel+0x382>
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4951      	ldr	r1, [pc, #324]	@ (8005314 <HAL_ADC_ConfigChannel+0x4bc>)
 80051ce:	428b      	cmp	r3, r1
 80051d0:	d101      	bne.n	80051d6 <HAL_ADC_ConfigChannel+0x37e>
 80051d2:	4b51      	ldr	r3, [pc, #324]	@ (8005318 <HAL_ADC_ConfigChannel+0x4c0>)
 80051d4:	e012      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051d6:	2300      	movs	r3, #0
 80051d8:	e010      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051da:	4b51      	ldr	r3, [pc, #324]	@ (8005320 <HAL_ADC_ConfigChannel+0x4c8>)
 80051dc:	e00e      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051de:	4b4b      	ldr	r3, [pc, #300]	@ (800530c <HAL_ADC_ConfigChannel+0x4b4>)
 80051e0:	e00c      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051e2:	4b49      	ldr	r3, [pc, #292]	@ (8005308 <HAL_ADC_ConfigChannel+0x4b0>)
 80051e4:	e00a      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051e6:	4b4f      	ldr	r3, [pc, #316]	@ (8005324 <HAL_ADC_ConfigChannel+0x4cc>)
 80051e8:	e008      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051ea:	4b4f      	ldr	r3, [pc, #316]	@ (8005328 <HAL_ADC_ConfigChannel+0x4d0>)
 80051ec:	e006      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051ee:	4b4f      	ldr	r3, [pc, #316]	@ (800532c <HAL_ADC_ConfigChannel+0x4d4>)
 80051f0:	e004      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005330 <HAL_ADC_ConfigChannel+0x4d8>)
 80051f4:	e002      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <HAL_ADC_ConfigChannel+0x3a4>
 80051fa:	2300      	movs	r3, #0
 80051fc:	4619      	mov	r1, r3
 80051fe:	4610      	mov	r0, r2
 8005200:	f7ff f856 	bl	80042b0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	f280 80fc 	bge.w	8005406 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a36      	ldr	r2, [pc, #216]	@ (80052ec <HAL_ADC_ConfigChannel+0x494>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d004      	beq.n	8005222 <HAL_ADC_ConfigChannel+0x3ca>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a45      	ldr	r2, [pc, #276]	@ (8005334 <HAL_ADC_ConfigChannel+0x4dc>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d101      	bne.n	8005226 <HAL_ADC_ConfigChannel+0x3ce>
 8005222:	4b45      	ldr	r3, [pc, #276]	@ (8005338 <HAL_ADC_ConfigChannel+0x4e0>)
 8005224:	e000      	b.n	8005228 <HAL_ADC_ConfigChannel+0x3d0>
 8005226:	4b45      	ldr	r3, [pc, #276]	@ (800533c <HAL_ADC_ConfigChannel+0x4e4>)
 8005228:	4618      	mov	r0, r3
 800522a:	f7ff f833 	bl	8004294 <LL_ADC_GetCommonPathInternalCh>
 800522e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a2d      	ldr	r2, [pc, #180]	@ (80052ec <HAL_ADC_ConfigChannel+0x494>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d004      	beq.n	8005244 <HAL_ADC_ConfigChannel+0x3ec>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a3d      	ldr	r2, [pc, #244]	@ (8005334 <HAL_ADC_ConfigChannel+0x4dc>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d10e      	bne.n	8005262 <HAL_ADC_ConfigChannel+0x40a>
 8005244:	4829      	ldr	r0, [pc, #164]	@ (80052ec <HAL_ADC_ConfigChannel+0x494>)
 8005246:	f7ff f9db 	bl	8004600 <LL_ADC_IsEnabled>
 800524a:	4604      	mov	r4, r0
 800524c:	4839      	ldr	r0, [pc, #228]	@ (8005334 <HAL_ADC_ConfigChannel+0x4dc>)
 800524e:	f7ff f9d7 	bl	8004600 <LL_ADC_IsEnabled>
 8005252:	4603      	mov	r3, r0
 8005254:	4323      	orrs	r3, r4
 8005256:	2b00      	cmp	r3, #0
 8005258:	bf0c      	ite	eq
 800525a:	2301      	moveq	r3, #1
 800525c:	2300      	movne	r3, #0
 800525e:	b2db      	uxtb	r3, r3
 8005260:	e008      	b.n	8005274 <HAL_ADC_ConfigChannel+0x41c>
 8005262:	4837      	ldr	r0, [pc, #220]	@ (8005340 <HAL_ADC_ConfigChannel+0x4e8>)
 8005264:	f7ff f9cc 	bl	8004600 <LL_ADC_IsEnabled>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	bf0c      	ite	eq
 800526e:	2301      	moveq	r3, #1
 8005270:	2300      	movne	r3, #0
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 80b3 	beq.w	80053e0 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a31      	ldr	r2, [pc, #196]	@ (8005344 <HAL_ADC_ConfigChannel+0x4ec>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d165      	bne.n	8005350 <HAL_ADC_ConfigChannel+0x4f8>
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d160      	bne.n	8005350 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a2b      	ldr	r2, [pc, #172]	@ (8005340 <HAL_ADC_ConfigChannel+0x4e8>)
 8005294:	4293      	cmp	r3, r2
 8005296:	f040 80b6 	bne.w	8005406 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a13      	ldr	r2, [pc, #76]	@ (80052ec <HAL_ADC_ConfigChannel+0x494>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d004      	beq.n	80052ae <HAL_ADC_ConfigChannel+0x456>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a22      	ldr	r2, [pc, #136]	@ (8005334 <HAL_ADC_ConfigChannel+0x4dc>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d101      	bne.n	80052b2 <HAL_ADC_ConfigChannel+0x45a>
 80052ae:	4a22      	ldr	r2, [pc, #136]	@ (8005338 <HAL_ADC_ConfigChannel+0x4e0>)
 80052b0:	e000      	b.n	80052b4 <HAL_ADC_ConfigChannel+0x45c>
 80052b2:	4a22      	ldr	r2, [pc, #136]	@ (800533c <HAL_ADC_ConfigChannel+0x4e4>)
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052ba:	4619      	mov	r1, r3
 80052bc:	4610      	mov	r0, r2
 80052be:	f7fe ffd6 	bl	800426e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052c2:	4b21      	ldr	r3, [pc, #132]	@ (8005348 <HAL_ADC_ConfigChannel+0x4f0>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	099b      	lsrs	r3, r3, #6
 80052c8:	4a20      	ldr	r2, [pc, #128]	@ (800534c <HAL_ADC_ConfigChannel+0x4f4>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	099b      	lsrs	r3, r3, #6
 80052d0:	3301      	adds	r3, #1
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80052d6:	e002      	b.n	80052de <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	3b01      	subs	r3, #1
 80052dc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1f9      	bne.n	80052d8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80052e4:	e08f      	b.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
 80052e6:	bf00      	nop
 80052e8:	47ff0000 	.word	0x47ff0000
 80052ec:	40022000 	.word	0x40022000
 80052f0:	04300002 	.word	0x04300002
 80052f4:	08600004 	.word	0x08600004
 80052f8:	0c900008 	.word	0x0c900008
 80052fc:	10c00010 	.word	0x10c00010
 8005300:	14f00020 	.word	0x14f00020
 8005304:	2a000400 	.word	0x2a000400
 8005308:	2e300800 	.word	0x2e300800
 800530c:	32601000 	.word	0x32601000
 8005310:	43210000 	.word	0x43210000
 8005314:	4b840000 	.word	0x4b840000
 8005318:	4fb80000 	.word	0x4fb80000
 800531c:	47520000 	.word	0x47520000
 8005320:	36902000 	.word	0x36902000
 8005324:	25b00200 	.word	0x25b00200
 8005328:	21800100 	.word	0x21800100
 800532c:	1d500080 	.word	0x1d500080
 8005330:	19200040 	.word	0x19200040
 8005334:	40022100 	.word	0x40022100
 8005338:	40022300 	.word	0x40022300
 800533c:	58026300 	.word	0x58026300
 8005340:	58026000 	.word	0x58026000
 8005344:	cb840000 	.word	0xcb840000
 8005348:	2400004c 	.word	0x2400004c
 800534c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a31      	ldr	r2, [pc, #196]	@ (800541c <HAL_ADC_ConfigChannel+0x5c4>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d11e      	bne.n	8005398 <HAL_ADC_ConfigChannel+0x540>
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d119      	bne.n	8005398 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a2d      	ldr	r2, [pc, #180]	@ (8005420 <HAL_ADC_ConfigChannel+0x5c8>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d14b      	bne.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a2c      	ldr	r2, [pc, #176]	@ (8005424 <HAL_ADC_ConfigChannel+0x5cc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d004      	beq.n	8005382 <HAL_ADC_ConfigChannel+0x52a>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a2a      	ldr	r2, [pc, #168]	@ (8005428 <HAL_ADC_ConfigChannel+0x5d0>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d101      	bne.n	8005386 <HAL_ADC_ConfigChannel+0x52e>
 8005382:	4a2a      	ldr	r2, [pc, #168]	@ (800542c <HAL_ADC_ConfigChannel+0x5d4>)
 8005384:	e000      	b.n	8005388 <HAL_ADC_ConfigChannel+0x530>
 8005386:	4a2a      	ldr	r2, [pc, #168]	@ (8005430 <HAL_ADC_ConfigChannel+0x5d8>)
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800538e:	4619      	mov	r1, r3
 8005390:	4610      	mov	r0, r2
 8005392:	f7fe ff6c 	bl	800426e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005396:	e036      	b.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a25      	ldr	r2, [pc, #148]	@ (8005434 <HAL_ADC_ConfigChannel+0x5dc>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d131      	bne.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d12c      	bne.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005420 <HAL_ADC_ConfigChannel+0x5c8>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d127      	bne.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005424 <HAL_ADC_ConfigChannel+0x5cc>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d004      	beq.n	80053ca <HAL_ADC_ConfigChannel+0x572>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a18      	ldr	r2, [pc, #96]	@ (8005428 <HAL_ADC_ConfigChannel+0x5d0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d101      	bne.n	80053ce <HAL_ADC_ConfigChannel+0x576>
 80053ca:	4a18      	ldr	r2, [pc, #96]	@ (800542c <HAL_ADC_ConfigChannel+0x5d4>)
 80053cc:	e000      	b.n	80053d0 <HAL_ADC_ConfigChannel+0x578>
 80053ce:	4a18      	ldr	r2, [pc, #96]	@ (8005430 <HAL_ADC_ConfigChannel+0x5d8>)
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80053d6:	4619      	mov	r1, r3
 80053d8:	4610      	mov	r0, r2
 80053da:	f7fe ff48 	bl	800426e <LL_ADC_SetCommonPathInternalCh>
 80053de:	e012      	b.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80053f2:	e008      	b.n	8005406 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f8:	f043 0220 	orr.w	r2, r3, #32
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800540e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005412:	4618      	mov	r0, r3
 8005414:	3734      	adds	r7, #52	@ 0x34
 8005416:	46bd      	mov	sp, r7
 8005418:	bd90      	pop	{r4, r7, pc}
 800541a:	bf00      	nop
 800541c:	c7520000 	.word	0xc7520000
 8005420:	58026000 	.word	0x58026000
 8005424:	40022000 	.word	0x40022000
 8005428:	40022100 	.word	0x40022100
 800542c:	40022300 	.word	0x40022300
 8005430:	58026300 	.word	0x58026300
 8005434:	cfb80000 	.word	0xcfb80000

08005438 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005442:	2300      	movs	r3, #0
 8005444:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4618      	mov	r0, r3
 8005450:	f7ff f924 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 8005454:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff f946 	bl	80046ec <LL_ADC_INJ_IsConversionOngoing>
 8005460:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d103      	bne.n	8005470 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 8098 	beq.w	80055a0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d02a      	beq.n	80054d4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	7d5b      	ldrb	r3, [r3, #21]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d126      	bne.n	80054d4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	7d1b      	ldrb	r3, [r3, #20]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d122      	bne.n	80054d4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800548e:	2301      	movs	r3, #1
 8005490:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005492:	e014      	b.n	80054be <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	4a45      	ldr	r2, [pc, #276]	@ (80055ac <ADC_ConversionStop+0x174>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d90d      	bls.n	80054b8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a0:	f043 0210 	orr.w	r2, r3, #16
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ac:	f043 0201 	orr.w	r2, r3, #1
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e074      	b.n	80055a2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	3301      	adds	r3, #1
 80054bc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c8:	2b40      	cmp	r3, #64	@ 0x40
 80054ca:	d1e3      	bne.n	8005494 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2240      	movs	r2, #64	@ 0x40
 80054d2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d014      	beq.n	8005504 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff f8dc 	bl	800469c <LL_ADC_REG_IsConversionOngoing>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00c      	beq.n	8005504 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff f899 	bl	8004626 <LL_ADC_IsDisableOngoing>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d104      	bne.n	8005504 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff f8b8 	bl	8004674 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d014      	beq.n	8005534 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4618      	mov	r0, r3
 8005510:	f7ff f8ec 	bl	80046ec <LL_ADC_INJ_IsConversionOngoing>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00c      	beq.n	8005534 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff f881 	bl	8004626 <LL_ADC_IsDisableOngoing>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d104      	bne.n	8005534 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff f8c8 	bl	80046c4 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d005      	beq.n	8005546 <ADC_ConversionStop+0x10e>
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	2b03      	cmp	r3, #3
 800553e:	d105      	bne.n	800554c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005540:	230c      	movs	r3, #12
 8005542:	617b      	str	r3, [r7, #20]
        break;
 8005544:	e005      	b.n	8005552 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005546:	2308      	movs	r3, #8
 8005548:	617b      	str	r3, [r7, #20]
        break;
 800554a:	e002      	b.n	8005552 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800554c:	2304      	movs	r3, #4
 800554e:	617b      	str	r3, [r7, #20]
        break;
 8005550:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005552:	f7fe fe3d 	bl	80041d0 <HAL_GetTick>
 8005556:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005558:	e01b      	b.n	8005592 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800555a:	f7fe fe39 	bl	80041d0 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b05      	cmp	r3, #5
 8005566:	d914      	bls.n	8005592 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689a      	ldr	r2, [r3, #8]
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	4013      	ands	r3, r2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00d      	beq.n	8005592 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557a:	f043 0210 	orr.w	r2, r3, #16
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005586:	f043 0201 	orr.w	r2, r3, #1
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e007      	b.n	80055a2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689a      	ldr	r2, [r3, #8]
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	4013      	ands	r3, r2
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1dc      	bne.n	800555a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	000cdbff 	.word	0x000cdbff

080055b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff f81f 	bl	8004600 <LL_ADC_IsEnabled>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d16e      	bne.n	80056a6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	4b38      	ldr	r3, [pc, #224]	@ (80056b0 <ADC_Enable+0x100>)
 80055d0:	4013      	ands	r3, r2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00d      	beq.n	80055f2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055da:	f043 0210 	orr.w	r2, r3, #16
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e6:	f043 0201 	orr.w	r2, r3, #1
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e05a      	b.n	80056a8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7fe ffda 	bl	80045b0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80055fc:	f7fe fde8 	bl	80041d0 <HAL_GetTick>
 8005600:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a2b      	ldr	r2, [pc, #172]	@ (80056b4 <ADC_Enable+0x104>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d004      	beq.n	8005616 <ADC_Enable+0x66>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a29      	ldr	r2, [pc, #164]	@ (80056b8 <ADC_Enable+0x108>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d101      	bne.n	800561a <ADC_Enable+0x6a>
 8005616:	4b29      	ldr	r3, [pc, #164]	@ (80056bc <ADC_Enable+0x10c>)
 8005618:	e000      	b.n	800561c <ADC_Enable+0x6c>
 800561a:	4b29      	ldr	r3, [pc, #164]	@ (80056c0 <ADC_Enable+0x110>)
 800561c:	4618      	mov	r0, r3
 800561e:	f7fe ff5d 	bl	80044dc <LL_ADC_GetMultimode>
 8005622:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a23      	ldr	r2, [pc, #140]	@ (80056b8 <ADC_Enable+0x108>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d002      	beq.n	8005634 <ADC_Enable+0x84>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	e000      	b.n	8005636 <ADC_Enable+0x86>
 8005634:	4b1f      	ldr	r3, [pc, #124]	@ (80056b4 <ADC_Enable+0x104>)
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	4293      	cmp	r3, r2
 800563c:	d02c      	beq.n	8005698 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d130      	bne.n	80056a6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005644:	e028      	b.n	8005698 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4618      	mov	r0, r3
 800564c:	f7fe ffd8 	bl	8004600 <LL_ADC_IsEnabled>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d104      	bne.n	8005660 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f7fe ffa8 	bl	80045b0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005660:	f7fe fdb6 	bl	80041d0 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b02      	cmp	r3, #2
 800566c:	d914      	bls.n	8005698 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b01      	cmp	r3, #1
 800567a:	d00d      	beq.n	8005698 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005680:	f043 0210 	orr.w	r2, r3, #16
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800568c:	f043 0201 	orr.w	r2, r3, #1
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e007      	b.n	80056a8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d1cf      	bne.n	8005646 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	8000003f 	.word	0x8000003f
 80056b4:	40022000 	.word	0x40022000
 80056b8:	40022100 	.word	0x40022100
 80056bc:	40022300 	.word	0x40022300
 80056c0:	58026300 	.word	0x58026300

080056c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7fe ffa8 	bl	8004626 <LL_ADC_IsDisableOngoing>
 80056d6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fe ff8f 	bl	8004600 <LL_ADC_IsEnabled>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d047      	beq.n	8005778 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d144      	bne.n	8005778 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f003 030d 	and.w	r3, r3, #13
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d10c      	bne.n	8005716 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4618      	mov	r0, r3
 8005702:	f7fe ff69 	bl	80045d8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2203      	movs	r2, #3
 800570c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800570e:	f7fe fd5f 	bl	80041d0 <HAL_GetTick>
 8005712:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005714:	e029      	b.n	800576a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800571a:	f043 0210 	orr.w	r2, r3, #16
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005726:	f043 0201 	orr.w	r2, r3, #1
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e023      	b.n	800577a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005732:	f7fe fd4d 	bl	80041d0 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	2b02      	cmp	r3, #2
 800573e:	d914      	bls.n	800576a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00d      	beq.n	800576a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005752:	f043 0210 	orr.w	r2, r3, #16
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575e:	f043 0201 	orr.w	r2, r3, #1
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e007      	b.n	800577a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1dc      	bne.n	8005732 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a7a      	ldr	r2, [pc, #488]	@ (800597c <ADC_ConfigureBoostMode+0x1f8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d004      	beq.n	80057a0 <ADC_ConfigureBoostMode+0x1c>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a79      	ldr	r2, [pc, #484]	@ (8005980 <ADC_ConfigureBoostMode+0x1fc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d109      	bne.n	80057b4 <ADC_ConfigureBoostMode+0x30>
 80057a0:	4b78      	ldr	r3, [pc, #480]	@ (8005984 <ADC_ConfigureBoostMode+0x200>)
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	bf14      	ite	ne
 80057ac:	2301      	movne	r3, #1
 80057ae:	2300      	moveq	r3, #0
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	e008      	b.n	80057c6 <ADC_ConfigureBoostMode+0x42>
 80057b4:	4b74      	ldr	r3, [pc, #464]	@ (8005988 <ADC_ConfigureBoostMode+0x204>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	bf14      	ite	ne
 80057c0:	2301      	movne	r3, #1
 80057c2:	2300      	moveq	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d01c      	beq.n	8005804 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80057ca:	f003 f9d1 	bl	8008b70 <HAL_RCC_GetHCLKFreq>
 80057ce:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057d8:	d010      	beq.n	80057fc <ADC_ConfigureBoostMode+0x78>
 80057da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057de:	d873      	bhi.n	80058c8 <ADC_ConfigureBoostMode+0x144>
 80057e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057e4:	d002      	beq.n	80057ec <ADC_ConfigureBoostMode+0x68>
 80057e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057ea:	d16d      	bne.n	80058c8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	0c1b      	lsrs	r3, r3, #16
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f8:	60fb      	str	r3, [r7, #12]
        break;
 80057fa:	e068      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	089b      	lsrs	r3, r3, #2
 8005800:	60fb      	str	r3, [r7, #12]
        break;
 8005802:	e064      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005804:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005808:	f04f 0100 	mov.w	r1, #0
 800580c:	f004 fc16 	bl	800a03c <HAL_RCCEx_GetPeriphCLKFreq>
 8005810:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800581a:	d051      	beq.n	80058c0 <ADC_ConfigureBoostMode+0x13c>
 800581c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005820:	d854      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 8005822:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005826:	d047      	beq.n	80058b8 <ADC_ConfigureBoostMode+0x134>
 8005828:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800582c:	d84e      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 800582e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005832:	d03d      	beq.n	80058b0 <ADC_ConfigureBoostMode+0x12c>
 8005834:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005838:	d848      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 800583a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800583e:	d033      	beq.n	80058a8 <ADC_ConfigureBoostMode+0x124>
 8005840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005844:	d842      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 8005846:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800584a:	d029      	beq.n	80058a0 <ADC_ConfigureBoostMode+0x11c>
 800584c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005850:	d83c      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 8005852:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005856:	d01a      	beq.n	800588e <ADC_ConfigureBoostMode+0x10a>
 8005858:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800585c:	d836      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 800585e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005862:	d014      	beq.n	800588e <ADC_ConfigureBoostMode+0x10a>
 8005864:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005868:	d830      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 800586a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800586e:	d00e      	beq.n	800588e <ADC_ConfigureBoostMode+0x10a>
 8005870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005874:	d82a      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 8005876:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800587a:	d008      	beq.n	800588e <ADC_ConfigureBoostMode+0x10a>
 800587c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005880:	d824      	bhi.n	80058cc <ADC_ConfigureBoostMode+0x148>
 8005882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005886:	d002      	beq.n	800588e <ADC_ConfigureBoostMode+0x10a>
 8005888:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800588c:	d11e      	bne.n	80058cc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	0c9b      	lsrs	r3, r3, #18
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	fbb2 f3f3 	udiv	r3, r2, r3
 800589c:	60fb      	str	r3, [r7, #12]
        break;
 800589e:	e016      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	091b      	lsrs	r3, r3, #4
 80058a4:	60fb      	str	r3, [r7, #12]
        break;
 80058a6:	e012      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	095b      	lsrs	r3, r3, #5
 80058ac:	60fb      	str	r3, [r7, #12]
        break;
 80058ae:	e00e      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	099b      	lsrs	r3, r3, #6
 80058b4:	60fb      	str	r3, [r7, #12]
        break;
 80058b6:	e00a      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	09db      	lsrs	r3, r3, #7
 80058bc:	60fb      	str	r3, [r7, #12]
        break;
 80058be:	e006      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	0a1b      	lsrs	r3, r3, #8
 80058c4:	60fb      	str	r3, [r7, #12]
        break;
 80058c6:	e002      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
        break;
 80058c8:	bf00      	nop
 80058ca:	e000      	b.n	80058ce <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80058cc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80058ce:	f7fe fcaf 	bl	8004230 <HAL_GetREVID>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80058d8:	4293      	cmp	r3, r2
 80058da:	d815      	bhi.n	8005908 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	4a2b      	ldr	r2, [pc, #172]	@ (800598c <ADC_ConfigureBoostMode+0x208>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d908      	bls.n	80058f6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058f2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80058f4:	e03e      	b.n	8005974 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005904:	609a      	str	r2, [r3, #8]
}
 8005906:	e035      	b.n	8005974 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	085b      	lsrs	r3, r3, #1
 800590c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	4a1f      	ldr	r2, [pc, #124]	@ (8005990 <ADC_ConfigureBoostMode+0x20c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d808      	bhi.n	8005928 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005924:	609a      	str	r2, [r3, #8]
}
 8005926:	e025      	b.n	8005974 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4a1a      	ldr	r2, [pc, #104]	@ (8005994 <ADC_ConfigureBoostMode+0x210>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d80a      	bhi.n	8005946 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005942:	609a      	str	r2, [r3, #8]
}
 8005944:	e016      	b.n	8005974 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	4a13      	ldr	r2, [pc, #76]	@ (8005998 <ADC_ConfigureBoostMode+0x214>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d80a      	bhi.n	8005964 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005960:	609a      	str	r2, [r3, #8]
}
 8005962:	e007      	b.n	8005974 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689a      	ldr	r2, [r3, #8]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005972:	609a      	str	r2, [r3, #8]
}
 8005974:	bf00      	nop
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	40022000 	.word	0x40022000
 8005980:	40022100 	.word	0x40022100
 8005984:	40022300 	.word	0x40022300
 8005988:	58026300 	.word	0x58026300
 800598c:	01312d00 	.word	0x01312d00
 8005990:	005f5e10 	.word	0x005f5e10
 8005994:	00bebc20 	.word	0x00bebc20
 8005998:	017d7840 	.word	0x017d7840

0800599c <LL_ADC_IsEnabled>:
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <LL_ADC_IsEnabled+0x18>
 80059b0:	2301      	movs	r3, #1
 80059b2:	e000      	b.n	80059b6 <LL_ADC_IsEnabled+0x1a>
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
	...

080059c4 <LL_ADC_StartCalibration>:
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	4b09      	ldr	r3, [pc, #36]	@ (80059fc <LL_ADC_StartCalibration+0x38>)
 80059d6:	4013      	ands	r3, r2
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80059e4:	430a      	orrs	r2, r1
 80059e6:	4313      	orrs	r3, r2
 80059e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	609a      	str	r2, [r3, #8]
}
 80059f0:	bf00      	nop
 80059f2:	3714      	adds	r7, #20
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr
 80059fc:	3ffeffc0 	.word	0x3ffeffc0

08005a00 <LL_ADC_IsCalibrationOnGoing>:
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a14:	d101      	bne.n	8005a1a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <LL_ADC_REG_IsConversionOngoing>:
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 0304 	and.w	r3, r3, #4
 8005a38:	2b04      	cmp	r3, #4
 8005a3a:	d101      	bne.n	8005a40 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e000      	b.n	8005a42 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
	...

08005a50 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b086      	sub	sp, #24
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_ADCEx_Calibration_Start+0x1e>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e04c      	b.n	8005b08 <HAL_ADCEx_Calibration_Start+0xb8>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f7ff fe24 	bl	80056c4 <ADC_Disable>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005a80:	7dfb      	ldrb	r3, [r7, #23]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d135      	bne.n	8005af2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a8a:	4b21      	ldr	r3, [pc, #132]	@ (8005b10 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	f043 0202 	orr.w	r2, r3, #2
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	68b9      	ldr	r1, [r7, #8]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7ff ff90 	bl	80059c4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005aa4:	e014      	b.n	8005ad0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	4a19      	ldr	r2, [pc, #100]	@ (8005b14 <HAL_ADCEx_Calibration_Start+0xc4>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d30d      	bcc.n	8005ad0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab8:	f023 0312 	bic.w	r3, r3, #18
 8005abc:	f043 0210 	orr.w	r2, r3, #16
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e01b      	b.n	8005b08 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7ff ff93 	bl	8005a00 <LL_ADC_IsCalibrationOnGoing>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1e2      	bne.n	8005aa6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae4:	f023 0303 	bic.w	r3, r3, #3
 8005ae8:	f043 0201 	orr.w	r2, r3, #1
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54
 8005af0:	e005      	b.n	8005afe <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af6:	f043 0210 	orr.w	r2, r3, #16
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3718      	adds	r7, #24
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	ffffeefd 	.word	0xffffeefd
 8005b14:	25c3f800 	.word	0x25c3f800

08005b18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005b18:	b590      	push	{r4, r7, lr}
 8005b1a:	b09f      	sub	sp, #124	@ 0x7c
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b22:	2300      	movs	r3, #0
 8005b24:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d101      	bne.n	8005b36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005b32:	2302      	movs	r3, #2
 8005b34:	e0be      	b.n	8005cb4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a5c      	ldr	r2, [pc, #368]	@ (8005cbc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d102      	bne.n	8005b56 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005b50:	4b5b      	ldr	r3, [pc, #364]	@ (8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005b52:	60bb      	str	r3, [r7, #8]
 8005b54:	e001      	b.n	8005b5a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005b56:	2300      	movs	r3, #0
 8005b58:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10b      	bne.n	8005b78 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b64:	f043 0220 	orr.w	r2, r3, #32
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e09d      	b.n	8005cb4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff ff54 	bl	8005a28 <LL_ADC_REG_IsConversionOngoing>
 8005b80:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7ff ff4e 	bl	8005a28 <LL_ADC_REG_IsConversionOngoing>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d17f      	bne.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005b92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d17c      	bne.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a47      	ldr	r2, [pc, #284]	@ (8005cbc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d004      	beq.n	8005bac <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a46      	ldr	r2, [pc, #280]	@ (8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d101      	bne.n	8005bb0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005bac:	4b45      	ldr	r3, [pc, #276]	@ (8005cc4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005bae:	e000      	b.n	8005bb2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005bb0:	4b45      	ldr	r3, [pc, #276]	@ (8005cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d039      	beq.n	8005c30 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005bbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bcc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a3a      	ldr	r2, [pc, #232]	@ (8005cbc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d004      	beq.n	8005be2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a38      	ldr	r2, [pc, #224]	@ (8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d10e      	bne.n	8005c00 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005be2:	4836      	ldr	r0, [pc, #216]	@ (8005cbc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005be4:	f7ff feda 	bl	800599c <LL_ADC_IsEnabled>
 8005be8:	4604      	mov	r4, r0
 8005bea:	4835      	ldr	r0, [pc, #212]	@ (8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005bec:	f7ff fed6 	bl	800599c <LL_ADC_IsEnabled>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	4323      	orrs	r3, r4
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	bf0c      	ite	eq
 8005bf8:	2301      	moveq	r3, #1
 8005bfa:	2300      	movne	r3, #0
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	e008      	b.n	8005c12 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8005c00:	4832      	ldr	r0, [pc, #200]	@ (8005ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005c02:	f7ff fecb 	bl	800599c <LL_ADC_IsEnabled>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	bf0c      	ite	eq
 8005c0c:	2301      	moveq	r3, #1
 8005c0e:	2300      	movne	r3, #0
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d047      	beq.n	8005ca6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005c16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c18:	689a      	ldr	r2, [r3, #8]
 8005c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8005cd0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	683a      	ldr	r2, [r7, #0]
 8005c20:	6811      	ldr	r1, [r2, #0]
 8005c22:	683a      	ldr	r2, [r7, #0]
 8005c24:	6892      	ldr	r2, [r2, #8]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c2c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005c2e:	e03a      	b.n	8005ca6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005c30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005c38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c3a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a1e      	ldr	r2, [pc, #120]	@ (8005cbc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d004      	beq.n	8005c50 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a1d      	ldr	r2, [pc, #116]	@ (8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d10e      	bne.n	8005c6e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005c50:	481a      	ldr	r0, [pc, #104]	@ (8005cbc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005c52:	f7ff fea3 	bl	800599c <LL_ADC_IsEnabled>
 8005c56:	4604      	mov	r4, r0
 8005c58:	4819      	ldr	r0, [pc, #100]	@ (8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005c5a:	f7ff fe9f 	bl	800599c <LL_ADC_IsEnabled>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	4323      	orrs	r3, r4
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	bf0c      	ite	eq
 8005c66:	2301      	moveq	r3, #1
 8005c68:	2300      	movne	r3, #0
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	e008      	b.n	8005c80 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005c6e:	4817      	ldr	r0, [pc, #92]	@ (8005ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005c70:	f7ff fe94 	bl	800599c <LL_ADC_IsEnabled>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	bf0c      	ite	eq
 8005c7a:	2301      	moveq	r3, #1
 8005c7c:	2300      	movne	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d010      	beq.n	8005ca6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005c84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c86:	689a      	ldr	r2, [r3, #8]
 8005c88:	4b11      	ldr	r3, [pc, #68]	@ (8005cd0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c8e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005c90:	e009      	b.n	8005ca6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c96:	f043 0220 	orr.w	r2, r3, #32
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8005ca4:	e000      	b.n	8005ca8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005ca6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005cb0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	377c      	adds	r7, #124	@ 0x7c
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd90      	pop	{r4, r7, pc}
 8005cbc:	40022000 	.word	0x40022000
 8005cc0:	40022100 	.word	0x40022100
 8005cc4:	40022300 	.word	0x40022300
 8005cc8:	58026300 	.word	0x58026300
 8005ccc:	58026000 	.word	0x58026000
 8005cd0:	fffff0e0 	.word	0xfffff0e0

08005cd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f003 0307 	and.w	r3, r3, #7
 8005ce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8005d14 <__NVIC_SetPriorityGrouping+0x40>)
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005cfc:	4b06      	ldr	r3, [pc, #24]	@ (8005d18 <__NVIC_SetPriorityGrouping+0x44>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d02:	4a04      	ldr	r2, [pc, #16]	@ (8005d14 <__NVIC_SetPriorityGrouping+0x40>)
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	60d3      	str	r3, [r2, #12]
}
 8005d08:	bf00      	nop
 8005d0a:	3714      	adds	r7, #20
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr
 8005d14:	e000ed00 	.word	0xe000ed00
 8005d18:	05fa0000 	.word	0x05fa0000

08005d1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d20:	4b04      	ldr	r3, [pc, #16]	@ (8005d34 <__NVIC_GetPriorityGrouping+0x18>)
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	0a1b      	lsrs	r3, r3, #8
 8005d26:	f003 0307 	and.w	r3, r3, #7
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr
 8005d34:	e000ed00 	.word	0xe000ed00

08005d38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005d42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	db0b      	blt.n	8005d62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d4a:	88fb      	ldrh	r3, [r7, #6]
 8005d4c:	f003 021f 	and.w	r2, r3, #31
 8005d50:	4907      	ldr	r1, [pc, #28]	@ (8005d70 <__NVIC_EnableIRQ+0x38>)
 8005d52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d56:	095b      	lsrs	r3, r3, #5
 8005d58:	2001      	movs	r0, #1
 8005d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	e000e100 	.word	0xe000e100

08005d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	6039      	str	r1, [r7, #0]
 8005d7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005d80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	db0a      	blt.n	8005d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	b2da      	uxtb	r2, r3
 8005d8c:	490c      	ldr	r1, [pc, #48]	@ (8005dc0 <__NVIC_SetPriority+0x4c>)
 8005d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d92:	0112      	lsls	r2, r2, #4
 8005d94:	b2d2      	uxtb	r2, r2
 8005d96:	440b      	add	r3, r1
 8005d98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d9c:	e00a      	b.n	8005db4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	b2da      	uxtb	r2, r3
 8005da2:	4908      	ldr	r1, [pc, #32]	@ (8005dc4 <__NVIC_SetPriority+0x50>)
 8005da4:	88fb      	ldrh	r3, [r7, #6]
 8005da6:	f003 030f 	and.w	r3, r3, #15
 8005daa:	3b04      	subs	r3, #4
 8005dac:	0112      	lsls	r2, r2, #4
 8005dae:	b2d2      	uxtb	r2, r2
 8005db0:	440b      	add	r3, r1
 8005db2:	761a      	strb	r2, [r3, #24]
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	e000e100 	.word	0xe000e100
 8005dc4:	e000ed00 	.word	0xe000ed00

08005dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b089      	sub	sp, #36	@ 0x24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	f1c3 0307 	rsb	r3, r3, #7
 8005de2:	2b04      	cmp	r3, #4
 8005de4:	bf28      	it	cs
 8005de6:	2304      	movcs	r3, #4
 8005de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	3304      	adds	r3, #4
 8005dee:	2b06      	cmp	r3, #6
 8005df0:	d902      	bls.n	8005df8 <NVIC_EncodePriority+0x30>
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	3b03      	subs	r3, #3
 8005df6:	e000      	b.n	8005dfa <NVIC_EncodePriority+0x32>
 8005df8:	2300      	movs	r3, #0
 8005dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	fa02 f303 	lsl.w	r3, r2, r3
 8005e06:	43da      	mvns	r2, r3
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	401a      	ands	r2, r3
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e10:	f04f 31ff 	mov.w	r1, #4294967295
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	fa01 f303 	lsl.w	r3, r1, r3
 8005e1a:	43d9      	mvns	r1, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e20:	4313      	orrs	r3, r2
         );
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3724      	adds	r7, #36	@ 0x24
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
	...

08005e30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e40:	d301      	bcc.n	8005e46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e42:	2301      	movs	r3, #1
 8005e44:	e00f      	b.n	8005e66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e46:	4a0a      	ldr	r2, [pc, #40]	@ (8005e70 <SysTick_Config+0x40>)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e4e:	210f      	movs	r1, #15
 8005e50:	f04f 30ff 	mov.w	r0, #4294967295
 8005e54:	f7ff ff8e 	bl	8005d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e58:	4b05      	ldr	r3, [pc, #20]	@ (8005e70 <SysTick_Config+0x40>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e5e:	4b04      	ldr	r3, [pc, #16]	@ (8005e70 <SysTick_Config+0x40>)
 8005e60:	2207      	movs	r2, #7
 8005e62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3708      	adds	r7, #8
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	e000e010 	.word	0xe000e010

08005e74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f7ff ff29 	bl	8005cd4 <__NVIC_SetPriorityGrouping>
}
 8005e82:	bf00      	nop
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b086      	sub	sp, #24
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	4603      	mov	r3, r0
 8005e92:	60b9      	str	r1, [r7, #8]
 8005e94:	607a      	str	r2, [r7, #4]
 8005e96:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e98:	f7ff ff40 	bl	8005d1c <__NVIC_GetPriorityGrouping>
 8005e9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	6978      	ldr	r0, [r7, #20]
 8005ea4:	f7ff ff90 	bl	8005dc8 <NVIC_EncodePriority>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005eae:	4611      	mov	r1, r2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff ff5f 	bl	8005d74 <__NVIC_SetPriority>
}
 8005eb6:	bf00      	nop
 8005eb8:	3718      	adds	r7, #24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b082      	sub	sp, #8
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ec8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff ff33 	bl	8005d38 <__NVIC_EnableIRQ>
}
 8005ed2:	bf00      	nop
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b082      	sub	sp, #8
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7ff ffa4 	bl	8005e30 <SysTick_Config>
 8005ee8:	4603      	mov	r3, r0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
	...

08005ef4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005ef8:	f3bf 8f5f 	dmb	sy
}
 8005efc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005efe:	4b07      	ldr	r3, [pc, #28]	@ (8005f1c <HAL_MPU_Disable+0x28>)
 8005f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f02:	4a06      	ldr	r2, [pc, #24]	@ (8005f1c <HAL_MPU_Disable+0x28>)
 8005f04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f08:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005f0a:	4b05      	ldr	r3, [pc, #20]	@ (8005f20 <HAL_MPU_Disable+0x2c>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	605a      	str	r2, [r3, #4]
}
 8005f10:	bf00      	nop
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	e000ed00 	.word	0xe000ed00
 8005f20:	e000ed90 	.word	0xe000ed90

08005f24 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8005f5c <HAL_MPU_Enable+0x38>)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005f36:	4b0a      	ldr	r3, [pc, #40]	@ (8005f60 <HAL_MPU_Enable+0x3c>)
 8005f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3a:	4a09      	ldr	r2, [pc, #36]	@ (8005f60 <HAL_MPU_Enable+0x3c>)
 8005f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f40:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005f42:	f3bf 8f4f 	dsb	sy
}
 8005f46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005f48:	f3bf 8f6f 	isb	sy
}
 8005f4c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005f4e:	bf00      	nop
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	e000ed90 	.word	0xe000ed90
 8005f60:	e000ed00 	.word	0xe000ed00

08005f64 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	785a      	ldrb	r2, [r3, #1]
 8005f70:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f72:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005f74:	4b1a      	ldr	r3, [pc, #104]	@ (8005fe0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	4a19      	ldr	r2, [pc, #100]	@ (8005fe0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f7a:	f023 0301 	bic.w	r3, r3, #1
 8005f7e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005f80:	4a17      	ldr	r2, [pc, #92]	@ (8005fe0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	7b1b      	ldrb	r3, [r3, #12]
 8005f8c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	7adb      	ldrb	r3, [r3, #11]
 8005f92:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005f94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	7a9b      	ldrb	r3, [r3, #10]
 8005f9a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005f9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	7b5b      	ldrb	r3, [r3, #13]
 8005fa2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005fa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	7b9b      	ldrb	r3, [r3, #14]
 8005faa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005fac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	7bdb      	ldrb	r3, [r3, #15]
 8005fb2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005fb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	7a5b      	ldrb	r3, [r3, #9]
 8005fba:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005fbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	7a1b      	ldrb	r3, [r3, #8]
 8005fc2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005fc4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	7812      	ldrb	r2, [r2, #0]
 8005fca:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005fcc:	4a04      	ldr	r2, [pc, #16]	@ (8005fe0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005fce:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005fd0:	6113      	str	r3, [r2, #16]
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	e000ed90 	.word	0xe000ed90

08005fe4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b086      	sub	sp, #24
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005fec:	f7fe f8f0 	bl	80041d0 <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e2dc      	b.n	80065b6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d008      	beq.n	800601a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2280      	movs	r2, #128	@ 0x80
 800600c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e2cd      	b.n	80065b6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a76      	ldr	r2, [pc, #472]	@ (80061f8 <HAL_DMA_Abort+0x214>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d04a      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a74      	ldr	r2, [pc, #464]	@ (80061fc <HAL_DMA_Abort+0x218>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d045      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a73      	ldr	r2, [pc, #460]	@ (8006200 <HAL_DMA_Abort+0x21c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d040      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a71      	ldr	r2, [pc, #452]	@ (8006204 <HAL_DMA_Abort+0x220>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d03b      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a70      	ldr	r2, [pc, #448]	@ (8006208 <HAL_DMA_Abort+0x224>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d036      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a6e      	ldr	r2, [pc, #440]	@ (800620c <HAL_DMA_Abort+0x228>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d031      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a6d      	ldr	r2, [pc, #436]	@ (8006210 <HAL_DMA_Abort+0x22c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d02c      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a6b      	ldr	r2, [pc, #428]	@ (8006214 <HAL_DMA_Abort+0x230>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d027      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a6a      	ldr	r2, [pc, #424]	@ (8006218 <HAL_DMA_Abort+0x234>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d022      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a68      	ldr	r2, [pc, #416]	@ (800621c <HAL_DMA_Abort+0x238>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d01d      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a67      	ldr	r2, [pc, #412]	@ (8006220 <HAL_DMA_Abort+0x23c>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d018      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a65      	ldr	r2, [pc, #404]	@ (8006224 <HAL_DMA_Abort+0x240>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d013      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a64      	ldr	r2, [pc, #400]	@ (8006228 <HAL_DMA_Abort+0x244>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d00e      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a62      	ldr	r2, [pc, #392]	@ (800622c <HAL_DMA_Abort+0x248>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d009      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a61      	ldr	r2, [pc, #388]	@ (8006230 <HAL_DMA_Abort+0x24c>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d004      	beq.n	80060ba <HAL_DMA_Abort+0xd6>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a5f      	ldr	r2, [pc, #380]	@ (8006234 <HAL_DMA_Abort+0x250>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d101      	bne.n	80060be <HAL_DMA_Abort+0xda>
 80060ba:	2301      	movs	r3, #1
 80060bc:	e000      	b.n	80060c0 <HAL_DMA_Abort+0xdc>
 80060be:	2300      	movs	r3, #0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d013      	beq.n	80060ec <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f022 021e 	bic.w	r2, r2, #30
 80060d2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	695a      	ldr	r2, [r3, #20]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060e2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	617b      	str	r3, [r7, #20]
 80060ea:	e00a      	b.n	8006102 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f022 020e 	bic.w	r2, r2, #14
 80060fa:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a3c      	ldr	r2, [pc, #240]	@ (80061f8 <HAL_DMA_Abort+0x214>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d072      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a3a      	ldr	r2, [pc, #232]	@ (80061fc <HAL_DMA_Abort+0x218>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d06d      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a39      	ldr	r2, [pc, #228]	@ (8006200 <HAL_DMA_Abort+0x21c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d068      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a37      	ldr	r2, [pc, #220]	@ (8006204 <HAL_DMA_Abort+0x220>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d063      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a36      	ldr	r2, [pc, #216]	@ (8006208 <HAL_DMA_Abort+0x224>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d05e      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a34      	ldr	r2, [pc, #208]	@ (800620c <HAL_DMA_Abort+0x228>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d059      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a33      	ldr	r2, [pc, #204]	@ (8006210 <HAL_DMA_Abort+0x22c>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d054      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a31      	ldr	r2, [pc, #196]	@ (8006214 <HAL_DMA_Abort+0x230>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d04f      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a30      	ldr	r2, [pc, #192]	@ (8006218 <HAL_DMA_Abort+0x234>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d04a      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a2e      	ldr	r2, [pc, #184]	@ (800621c <HAL_DMA_Abort+0x238>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d045      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a2d      	ldr	r2, [pc, #180]	@ (8006220 <HAL_DMA_Abort+0x23c>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d040      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a2b      	ldr	r2, [pc, #172]	@ (8006224 <HAL_DMA_Abort+0x240>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d03b      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a2a      	ldr	r2, [pc, #168]	@ (8006228 <HAL_DMA_Abort+0x244>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d036      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a28      	ldr	r2, [pc, #160]	@ (800622c <HAL_DMA_Abort+0x248>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d031      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a27      	ldr	r2, [pc, #156]	@ (8006230 <HAL_DMA_Abort+0x24c>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d02c      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a25      	ldr	r2, [pc, #148]	@ (8006234 <HAL_DMA_Abort+0x250>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d027      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a24      	ldr	r2, [pc, #144]	@ (8006238 <HAL_DMA_Abort+0x254>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d022      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a22      	ldr	r2, [pc, #136]	@ (800623c <HAL_DMA_Abort+0x258>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d01d      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a21      	ldr	r2, [pc, #132]	@ (8006240 <HAL_DMA_Abort+0x25c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d018      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1f      	ldr	r2, [pc, #124]	@ (8006244 <HAL_DMA_Abort+0x260>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d013      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a1e      	ldr	r2, [pc, #120]	@ (8006248 <HAL_DMA_Abort+0x264>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00e      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a1c      	ldr	r2, [pc, #112]	@ (800624c <HAL_DMA_Abort+0x268>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d009      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a1b      	ldr	r2, [pc, #108]	@ (8006250 <HAL_DMA_Abort+0x26c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d004      	beq.n	80061f2 <HAL_DMA_Abort+0x20e>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a19      	ldr	r2, [pc, #100]	@ (8006254 <HAL_DMA_Abort+0x270>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d132      	bne.n	8006258 <HAL_DMA_Abort+0x274>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e031      	b.n	800625a <HAL_DMA_Abort+0x276>
 80061f6:	bf00      	nop
 80061f8:	40020010 	.word	0x40020010
 80061fc:	40020028 	.word	0x40020028
 8006200:	40020040 	.word	0x40020040
 8006204:	40020058 	.word	0x40020058
 8006208:	40020070 	.word	0x40020070
 800620c:	40020088 	.word	0x40020088
 8006210:	400200a0 	.word	0x400200a0
 8006214:	400200b8 	.word	0x400200b8
 8006218:	40020410 	.word	0x40020410
 800621c:	40020428 	.word	0x40020428
 8006220:	40020440 	.word	0x40020440
 8006224:	40020458 	.word	0x40020458
 8006228:	40020470 	.word	0x40020470
 800622c:	40020488 	.word	0x40020488
 8006230:	400204a0 	.word	0x400204a0
 8006234:	400204b8 	.word	0x400204b8
 8006238:	58025408 	.word	0x58025408
 800623c:	5802541c 	.word	0x5802541c
 8006240:	58025430 	.word	0x58025430
 8006244:	58025444 	.word	0x58025444
 8006248:	58025458 	.word	0x58025458
 800624c:	5802546c 	.word	0x5802546c
 8006250:	58025480 	.word	0x58025480
 8006254:	58025494 	.word	0x58025494
 8006258:	2300      	movs	r3, #0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d007      	beq.n	800626e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006268:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800626c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a6d      	ldr	r2, [pc, #436]	@ (8006428 <HAL_DMA_Abort+0x444>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d04a      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a6b      	ldr	r2, [pc, #428]	@ (800642c <HAL_DMA_Abort+0x448>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d045      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a6a      	ldr	r2, [pc, #424]	@ (8006430 <HAL_DMA_Abort+0x44c>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d040      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a68      	ldr	r2, [pc, #416]	@ (8006434 <HAL_DMA_Abort+0x450>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d03b      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a67      	ldr	r2, [pc, #412]	@ (8006438 <HAL_DMA_Abort+0x454>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d036      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a65      	ldr	r2, [pc, #404]	@ (800643c <HAL_DMA_Abort+0x458>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d031      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a64      	ldr	r2, [pc, #400]	@ (8006440 <HAL_DMA_Abort+0x45c>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d02c      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a62      	ldr	r2, [pc, #392]	@ (8006444 <HAL_DMA_Abort+0x460>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d027      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a61      	ldr	r2, [pc, #388]	@ (8006448 <HAL_DMA_Abort+0x464>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d022      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a5f      	ldr	r2, [pc, #380]	@ (800644c <HAL_DMA_Abort+0x468>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d01d      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a5e      	ldr	r2, [pc, #376]	@ (8006450 <HAL_DMA_Abort+0x46c>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d018      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a5c      	ldr	r2, [pc, #368]	@ (8006454 <HAL_DMA_Abort+0x470>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d013      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a5b      	ldr	r2, [pc, #364]	@ (8006458 <HAL_DMA_Abort+0x474>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00e      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a59      	ldr	r2, [pc, #356]	@ (800645c <HAL_DMA_Abort+0x478>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d009      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a58      	ldr	r2, [pc, #352]	@ (8006460 <HAL_DMA_Abort+0x47c>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d004      	beq.n	800630e <HAL_DMA_Abort+0x32a>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a56      	ldr	r2, [pc, #344]	@ (8006464 <HAL_DMA_Abort+0x480>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d108      	bne.n	8006320 <HAL_DMA_Abort+0x33c>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0201 	bic.w	r2, r2, #1
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	e007      	b.n	8006330 <HAL_DMA_Abort+0x34c>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 0201 	bic.w	r2, r2, #1
 800632e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006330:	e013      	b.n	800635a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006332:	f7fd ff4d 	bl	80041d0 <HAL_GetTick>
 8006336:	4602      	mov	r2, r0
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	2b05      	cmp	r3, #5
 800633e:	d90c      	bls.n	800635a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2220      	movs	r2, #32
 8006344:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2203      	movs	r2, #3
 800634a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e12d      	b.n	80065b6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1e5      	bne.n	8006332 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a2f      	ldr	r2, [pc, #188]	@ (8006428 <HAL_DMA_Abort+0x444>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d04a      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a2d      	ldr	r2, [pc, #180]	@ (800642c <HAL_DMA_Abort+0x448>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d045      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a2c      	ldr	r2, [pc, #176]	@ (8006430 <HAL_DMA_Abort+0x44c>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d040      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a2a      	ldr	r2, [pc, #168]	@ (8006434 <HAL_DMA_Abort+0x450>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d03b      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a29      	ldr	r2, [pc, #164]	@ (8006438 <HAL_DMA_Abort+0x454>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d036      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a27      	ldr	r2, [pc, #156]	@ (800643c <HAL_DMA_Abort+0x458>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d031      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a26      	ldr	r2, [pc, #152]	@ (8006440 <HAL_DMA_Abort+0x45c>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d02c      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a24      	ldr	r2, [pc, #144]	@ (8006444 <HAL_DMA_Abort+0x460>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d027      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a23      	ldr	r2, [pc, #140]	@ (8006448 <HAL_DMA_Abort+0x464>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d022      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a21      	ldr	r2, [pc, #132]	@ (800644c <HAL_DMA_Abort+0x468>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d01d      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a20      	ldr	r2, [pc, #128]	@ (8006450 <HAL_DMA_Abort+0x46c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d018      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006454 <HAL_DMA_Abort+0x470>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d013      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a1d      	ldr	r2, [pc, #116]	@ (8006458 <HAL_DMA_Abort+0x474>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d00e      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a1b      	ldr	r2, [pc, #108]	@ (800645c <HAL_DMA_Abort+0x478>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d009      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006460 <HAL_DMA_Abort+0x47c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d004      	beq.n	8006406 <HAL_DMA_Abort+0x422>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a18      	ldr	r2, [pc, #96]	@ (8006464 <HAL_DMA_Abort+0x480>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d101      	bne.n	800640a <HAL_DMA_Abort+0x426>
 8006406:	2301      	movs	r3, #1
 8006408:	e000      	b.n	800640c <HAL_DMA_Abort+0x428>
 800640a:	2300      	movs	r3, #0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d02b      	beq.n	8006468 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006414:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800641a:	f003 031f 	and.w	r3, r3, #31
 800641e:	223f      	movs	r2, #63	@ 0x3f
 8006420:	409a      	lsls	r2, r3
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	609a      	str	r2, [r3, #8]
 8006426:	e02a      	b.n	800647e <HAL_DMA_Abort+0x49a>
 8006428:	40020010 	.word	0x40020010
 800642c:	40020028 	.word	0x40020028
 8006430:	40020040 	.word	0x40020040
 8006434:	40020058 	.word	0x40020058
 8006438:	40020070 	.word	0x40020070
 800643c:	40020088 	.word	0x40020088
 8006440:	400200a0 	.word	0x400200a0
 8006444:	400200b8 	.word	0x400200b8
 8006448:	40020410 	.word	0x40020410
 800644c:	40020428 	.word	0x40020428
 8006450:	40020440 	.word	0x40020440
 8006454:	40020458 	.word	0x40020458
 8006458:	40020470 	.word	0x40020470
 800645c:	40020488 	.word	0x40020488
 8006460:	400204a0 	.word	0x400204a0
 8006464:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800646c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006472:	f003 031f 	and.w	r3, r3, #31
 8006476:	2201      	movs	r2, #1
 8006478:	409a      	lsls	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a4f      	ldr	r2, [pc, #316]	@ (80065c0 <HAL_DMA_Abort+0x5dc>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d072      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a4d      	ldr	r2, [pc, #308]	@ (80065c4 <HAL_DMA_Abort+0x5e0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d06d      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a4c      	ldr	r2, [pc, #304]	@ (80065c8 <HAL_DMA_Abort+0x5e4>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d068      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a4a      	ldr	r2, [pc, #296]	@ (80065cc <HAL_DMA_Abort+0x5e8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d063      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a49      	ldr	r2, [pc, #292]	@ (80065d0 <HAL_DMA_Abort+0x5ec>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d05e      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a47      	ldr	r2, [pc, #284]	@ (80065d4 <HAL_DMA_Abort+0x5f0>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d059      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a46      	ldr	r2, [pc, #280]	@ (80065d8 <HAL_DMA_Abort+0x5f4>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d054      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a44      	ldr	r2, [pc, #272]	@ (80065dc <HAL_DMA_Abort+0x5f8>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d04f      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a43      	ldr	r2, [pc, #268]	@ (80065e0 <HAL_DMA_Abort+0x5fc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d04a      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a41      	ldr	r2, [pc, #260]	@ (80065e4 <HAL_DMA_Abort+0x600>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d045      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a40      	ldr	r2, [pc, #256]	@ (80065e8 <HAL_DMA_Abort+0x604>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d040      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a3e      	ldr	r2, [pc, #248]	@ (80065ec <HAL_DMA_Abort+0x608>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d03b      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a3d      	ldr	r2, [pc, #244]	@ (80065f0 <HAL_DMA_Abort+0x60c>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d036      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a3b      	ldr	r2, [pc, #236]	@ (80065f4 <HAL_DMA_Abort+0x610>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d031      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a3a      	ldr	r2, [pc, #232]	@ (80065f8 <HAL_DMA_Abort+0x614>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d02c      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a38      	ldr	r2, [pc, #224]	@ (80065fc <HAL_DMA_Abort+0x618>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d027      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a37      	ldr	r2, [pc, #220]	@ (8006600 <HAL_DMA_Abort+0x61c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d022      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a35      	ldr	r2, [pc, #212]	@ (8006604 <HAL_DMA_Abort+0x620>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d01d      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a34      	ldr	r2, [pc, #208]	@ (8006608 <HAL_DMA_Abort+0x624>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d018      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a32      	ldr	r2, [pc, #200]	@ (800660c <HAL_DMA_Abort+0x628>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d013      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a31      	ldr	r2, [pc, #196]	@ (8006610 <HAL_DMA_Abort+0x62c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00e      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a2f      	ldr	r2, [pc, #188]	@ (8006614 <HAL_DMA_Abort+0x630>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d009      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a2e      	ldr	r2, [pc, #184]	@ (8006618 <HAL_DMA_Abort+0x634>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d004      	beq.n	800656e <HAL_DMA_Abort+0x58a>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a2c      	ldr	r2, [pc, #176]	@ (800661c <HAL_DMA_Abort+0x638>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d101      	bne.n	8006572 <HAL_DMA_Abort+0x58e>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <HAL_DMA_Abort+0x590>
 8006572:	2300      	movs	r3, #0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d015      	beq.n	80065a4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006580:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00c      	beq.n	80065a4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006594:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006598:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80065a2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3718      	adds	r7, #24
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	40020010 	.word	0x40020010
 80065c4:	40020028 	.word	0x40020028
 80065c8:	40020040 	.word	0x40020040
 80065cc:	40020058 	.word	0x40020058
 80065d0:	40020070 	.word	0x40020070
 80065d4:	40020088 	.word	0x40020088
 80065d8:	400200a0 	.word	0x400200a0
 80065dc:	400200b8 	.word	0x400200b8
 80065e0:	40020410 	.word	0x40020410
 80065e4:	40020428 	.word	0x40020428
 80065e8:	40020440 	.word	0x40020440
 80065ec:	40020458 	.word	0x40020458
 80065f0:	40020470 	.word	0x40020470
 80065f4:	40020488 	.word	0x40020488
 80065f8:	400204a0 	.word	0x400204a0
 80065fc:	400204b8 	.word	0x400204b8
 8006600:	58025408 	.word	0x58025408
 8006604:	5802541c 	.word	0x5802541c
 8006608:	58025430 	.word	0x58025430
 800660c:	58025444 	.word	0x58025444
 8006610:	58025458 	.word	0x58025458
 8006614:	5802546c 	.word	0x5802546c
 8006618:	58025480 	.word	0x58025480
 800661c:	58025494 	.word	0x58025494

08006620 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e237      	b.n	8006aa2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006638:	b2db      	uxtb	r3, r3
 800663a:	2b02      	cmp	r3, #2
 800663c:	d004      	beq.n	8006648 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2280      	movs	r2, #128	@ 0x80
 8006642:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e22c      	b.n	8006aa2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a5c      	ldr	r2, [pc, #368]	@ (80067c0 <HAL_DMA_Abort_IT+0x1a0>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d04a      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a5b      	ldr	r2, [pc, #364]	@ (80067c4 <HAL_DMA_Abort_IT+0x1a4>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d045      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a59      	ldr	r2, [pc, #356]	@ (80067c8 <HAL_DMA_Abort_IT+0x1a8>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d040      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a58      	ldr	r2, [pc, #352]	@ (80067cc <HAL_DMA_Abort_IT+0x1ac>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d03b      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a56      	ldr	r2, [pc, #344]	@ (80067d0 <HAL_DMA_Abort_IT+0x1b0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d036      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a55      	ldr	r2, [pc, #340]	@ (80067d4 <HAL_DMA_Abort_IT+0x1b4>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d031      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a53      	ldr	r2, [pc, #332]	@ (80067d8 <HAL_DMA_Abort_IT+0x1b8>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d02c      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a52      	ldr	r2, [pc, #328]	@ (80067dc <HAL_DMA_Abort_IT+0x1bc>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d027      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a50      	ldr	r2, [pc, #320]	@ (80067e0 <HAL_DMA_Abort_IT+0x1c0>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d022      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a4f      	ldr	r2, [pc, #316]	@ (80067e4 <HAL_DMA_Abort_IT+0x1c4>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d01d      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a4d      	ldr	r2, [pc, #308]	@ (80067e8 <HAL_DMA_Abort_IT+0x1c8>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d018      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a4c      	ldr	r2, [pc, #304]	@ (80067ec <HAL_DMA_Abort_IT+0x1cc>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d013      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a4a      	ldr	r2, [pc, #296]	@ (80067f0 <HAL_DMA_Abort_IT+0x1d0>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d00e      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a49      	ldr	r2, [pc, #292]	@ (80067f4 <HAL_DMA_Abort_IT+0x1d4>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d009      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a47      	ldr	r2, [pc, #284]	@ (80067f8 <HAL_DMA_Abort_IT+0x1d8>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d004      	beq.n	80066e8 <HAL_DMA_Abort_IT+0xc8>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a46      	ldr	r2, [pc, #280]	@ (80067fc <HAL_DMA_Abort_IT+0x1dc>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d101      	bne.n	80066ec <HAL_DMA_Abort_IT+0xcc>
 80066e8:	2301      	movs	r3, #1
 80066ea:	e000      	b.n	80066ee <HAL_DMA_Abort_IT+0xce>
 80066ec:	2300      	movs	r3, #0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 8086 	beq.w	8006800 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2204      	movs	r2, #4
 80066f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a2f      	ldr	r2, [pc, #188]	@ (80067c0 <HAL_DMA_Abort_IT+0x1a0>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d04a      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a2e      	ldr	r2, [pc, #184]	@ (80067c4 <HAL_DMA_Abort_IT+0x1a4>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d045      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a2c      	ldr	r2, [pc, #176]	@ (80067c8 <HAL_DMA_Abort_IT+0x1a8>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d040      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a2b      	ldr	r2, [pc, #172]	@ (80067cc <HAL_DMA_Abort_IT+0x1ac>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d03b      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a29      	ldr	r2, [pc, #164]	@ (80067d0 <HAL_DMA_Abort_IT+0x1b0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d036      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a28      	ldr	r2, [pc, #160]	@ (80067d4 <HAL_DMA_Abort_IT+0x1b4>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d031      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a26      	ldr	r2, [pc, #152]	@ (80067d8 <HAL_DMA_Abort_IT+0x1b8>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d02c      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a25      	ldr	r2, [pc, #148]	@ (80067dc <HAL_DMA_Abort_IT+0x1bc>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d027      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a23      	ldr	r2, [pc, #140]	@ (80067e0 <HAL_DMA_Abort_IT+0x1c0>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d022      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a22      	ldr	r2, [pc, #136]	@ (80067e4 <HAL_DMA_Abort_IT+0x1c4>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d01d      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a20      	ldr	r2, [pc, #128]	@ (80067e8 <HAL_DMA_Abort_IT+0x1c8>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d018      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a1f      	ldr	r2, [pc, #124]	@ (80067ec <HAL_DMA_Abort_IT+0x1cc>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d013      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1d      	ldr	r2, [pc, #116]	@ (80067f0 <HAL_DMA_Abort_IT+0x1d0>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d00e      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1c      	ldr	r2, [pc, #112]	@ (80067f4 <HAL_DMA_Abort_IT+0x1d4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d009      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a1a      	ldr	r2, [pc, #104]	@ (80067f8 <HAL_DMA_Abort_IT+0x1d8>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <HAL_DMA_Abort_IT+0x17c>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a19      	ldr	r2, [pc, #100]	@ (80067fc <HAL_DMA_Abort_IT+0x1dc>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d108      	bne.n	80067ae <HAL_DMA_Abort_IT+0x18e>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f022 0201 	bic.w	r2, r2, #1
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	e178      	b.n	8006aa0 <HAL_DMA_Abort_IT+0x480>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f022 0201 	bic.w	r2, r2, #1
 80067bc:	601a      	str	r2, [r3, #0]
 80067be:	e16f      	b.n	8006aa0 <HAL_DMA_Abort_IT+0x480>
 80067c0:	40020010 	.word	0x40020010
 80067c4:	40020028 	.word	0x40020028
 80067c8:	40020040 	.word	0x40020040
 80067cc:	40020058 	.word	0x40020058
 80067d0:	40020070 	.word	0x40020070
 80067d4:	40020088 	.word	0x40020088
 80067d8:	400200a0 	.word	0x400200a0
 80067dc:	400200b8 	.word	0x400200b8
 80067e0:	40020410 	.word	0x40020410
 80067e4:	40020428 	.word	0x40020428
 80067e8:	40020440 	.word	0x40020440
 80067ec:	40020458 	.word	0x40020458
 80067f0:	40020470 	.word	0x40020470
 80067f4:	40020488 	.word	0x40020488
 80067f8:	400204a0 	.word	0x400204a0
 80067fc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f022 020e 	bic.w	r2, r2, #14
 800680e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a6c      	ldr	r2, [pc, #432]	@ (80069c8 <HAL_DMA_Abort_IT+0x3a8>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d04a      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a6b      	ldr	r2, [pc, #428]	@ (80069cc <HAL_DMA_Abort_IT+0x3ac>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d045      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a69      	ldr	r2, [pc, #420]	@ (80069d0 <HAL_DMA_Abort_IT+0x3b0>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d040      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a68      	ldr	r2, [pc, #416]	@ (80069d4 <HAL_DMA_Abort_IT+0x3b4>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d03b      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a66      	ldr	r2, [pc, #408]	@ (80069d8 <HAL_DMA_Abort_IT+0x3b8>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d036      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a65      	ldr	r2, [pc, #404]	@ (80069dc <HAL_DMA_Abort_IT+0x3bc>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d031      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a63      	ldr	r2, [pc, #396]	@ (80069e0 <HAL_DMA_Abort_IT+0x3c0>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d02c      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a62      	ldr	r2, [pc, #392]	@ (80069e4 <HAL_DMA_Abort_IT+0x3c4>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d027      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a60      	ldr	r2, [pc, #384]	@ (80069e8 <HAL_DMA_Abort_IT+0x3c8>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d022      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a5f      	ldr	r2, [pc, #380]	@ (80069ec <HAL_DMA_Abort_IT+0x3cc>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d01d      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a5d      	ldr	r2, [pc, #372]	@ (80069f0 <HAL_DMA_Abort_IT+0x3d0>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d018      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a5c      	ldr	r2, [pc, #368]	@ (80069f4 <HAL_DMA_Abort_IT+0x3d4>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d013      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a5a      	ldr	r2, [pc, #360]	@ (80069f8 <HAL_DMA_Abort_IT+0x3d8>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d00e      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a59      	ldr	r2, [pc, #356]	@ (80069fc <HAL_DMA_Abort_IT+0x3dc>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d009      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a57      	ldr	r2, [pc, #348]	@ (8006a00 <HAL_DMA_Abort_IT+0x3e0>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d004      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x290>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a56      	ldr	r2, [pc, #344]	@ (8006a04 <HAL_DMA_Abort_IT+0x3e4>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d108      	bne.n	80068c2 <HAL_DMA_Abort_IT+0x2a2>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 0201 	bic.w	r2, r2, #1
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	e007      	b.n	80068d2 <HAL_DMA_Abort_IT+0x2b2>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f022 0201 	bic.w	r2, r2, #1
 80068d0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a3c      	ldr	r2, [pc, #240]	@ (80069c8 <HAL_DMA_Abort_IT+0x3a8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d072      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a3a      	ldr	r2, [pc, #232]	@ (80069cc <HAL_DMA_Abort_IT+0x3ac>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d06d      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a39      	ldr	r2, [pc, #228]	@ (80069d0 <HAL_DMA_Abort_IT+0x3b0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d068      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a37      	ldr	r2, [pc, #220]	@ (80069d4 <HAL_DMA_Abort_IT+0x3b4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d063      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a36      	ldr	r2, [pc, #216]	@ (80069d8 <HAL_DMA_Abort_IT+0x3b8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d05e      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a34      	ldr	r2, [pc, #208]	@ (80069dc <HAL_DMA_Abort_IT+0x3bc>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d059      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a33      	ldr	r2, [pc, #204]	@ (80069e0 <HAL_DMA_Abort_IT+0x3c0>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d054      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a31      	ldr	r2, [pc, #196]	@ (80069e4 <HAL_DMA_Abort_IT+0x3c4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d04f      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a30      	ldr	r2, [pc, #192]	@ (80069e8 <HAL_DMA_Abort_IT+0x3c8>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d04a      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a2e      	ldr	r2, [pc, #184]	@ (80069ec <HAL_DMA_Abort_IT+0x3cc>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d045      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a2d      	ldr	r2, [pc, #180]	@ (80069f0 <HAL_DMA_Abort_IT+0x3d0>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d040      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a2b      	ldr	r2, [pc, #172]	@ (80069f4 <HAL_DMA_Abort_IT+0x3d4>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d03b      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a2a      	ldr	r2, [pc, #168]	@ (80069f8 <HAL_DMA_Abort_IT+0x3d8>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d036      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a28      	ldr	r2, [pc, #160]	@ (80069fc <HAL_DMA_Abort_IT+0x3dc>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d031      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a27      	ldr	r2, [pc, #156]	@ (8006a00 <HAL_DMA_Abort_IT+0x3e0>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d02c      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a25      	ldr	r2, [pc, #148]	@ (8006a04 <HAL_DMA_Abort_IT+0x3e4>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d027      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a24      	ldr	r2, [pc, #144]	@ (8006a08 <HAL_DMA_Abort_IT+0x3e8>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d022      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a22      	ldr	r2, [pc, #136]	@ (8006a0c <HAL_DMA_Abort_IT+0x3ec>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d01d      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a21      	ldr	r2, [pc, #132]	@ (8006a10 <HAL_DMA_Abort_IT+0x3f0>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d018      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a1f      	ldr	r2, [pc, #124]	@ (8006a14 <HAL_DMA_Abort_IT+0x3f4>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d013      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a1e      	ldr	r2, [pc, #120]	@ (8006a18 <HAL_DMA_Abort_IT+0x3f8>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d00e      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a1c      	ldr	r2, [pc, #112]	@ (8006a1c <HAL_DMA_Abort_IT+0x3fc>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d009      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a1b      	ldr	r2, [pc, #108]	@ (8006a20 <HAL_DMA_Abort_IT+0x400>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d004      	beq.n	80069c2 <HAL_DMA_Abort_IT+0x3a2>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a19      	ldr	r2, [pc, #100]	@ (8006a24 <HAL_DMA_Abort_IT+0x404>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d132      	bne.n	8006a28 <HAL_DMA_Abort_IT+0x408>
 80069c2:	2301      	movs	r3, #1
 80069c4:	e031      	b.n	8006a2a <HAL_DMA_Abort_IT+0x40a>
 80069c6:	bf00      	nop
 80069c8:	40020010 	.word	0x40020010
 80069cc:	40020028 	.word	0x40020028
 80069d0:	40020040 	.word	0x40020040
 80069d4:	40020058 	.word	0x40020058
 80069d8:	40020070 	.word	0x40020070
 80069dc:	40020088 	.word	0x40020088
 80069e0:	400200a0 	.word	0x400200a0
 80069e4:	400200b8 	.word	0x400200b8
 80069e8:	40020410 	.word	0x40020410
 80069ec:	40020428 	.word	0x40020428
 80069f0:	40020440 	.word	0x40020440
 80069f4:	40020458 	.word	0x40020458
 80069f8:	40020470 	.word	0x40020470
 80069fc:	40020488 	.word	0x40020488
 8006a00:	400204a0 	.word	0x400204a0
 8006a04:	400204b8 	.word	0x400204b8
 8006a08:	58025408 	.word	0x58025408
 8006a0c:	5802541c 	.word	0x5802541c
 8006a10:	58025430 	.word	0x58025430
 8006a14:	58025444 	.word	0x58025444
 8006a18:	58025458 	.word	0x58025458
 8006a1c:	5802546c 	.word	0x5802546c
 8006a20:	58025480 	.word	0x58025480
 8006a24:	58025494 	.word	0x58025494
 8006a28:	2300      	movs	r3, #0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d028      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a3c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a42:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a48:	f003 031f 	and.w	r3, r3, #31
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	409a      	lsls	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006a5c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00c      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a74:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a7e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d003      	beq.n	8006aa0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop

08006aac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b089      	sub	sp, #36	@ 0x24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006aba:	4b89      	ldr	r3, [pc, #548]	@ (8006ce0 <HAL_GPIO_Init+0x234>)
 8006abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006abe:	e194      	b.n	8006dea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8006acc:	4013      	ands	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f000 8186 	beq.w	8006de4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d005      	beq.n	8006af0 <HAL_GPIO_Init+0x44>
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	f003 0303 	and.w	r3, r3, #3
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d130      	bne.n	8006b52 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006af6:	69fb      	ldr	r3, [r7, #28]
 8006af8:	005b      	lsls	r3, r3, #1
 8006afa:	2203      	movs	r2, #3
 8006afc:	fa02 f303 	lsl.w	r3, r2, r3
 8006b00:	43db      	mvns	r3, r3
 8006b02:	69ba      	ldr	r2, [r7, #24]
 8006b04:	4013      	ands	r3, r2
 8006b06:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	68da      	ldr	r2, [r3, #12]
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	005b      	lsls	r3, r3, #1
 8006b10:	fa02 f303 	lsl.w	r3, r2, r3
 8006b14:	69ba      	ldr	r2, [r7, #24]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	69ba      	ldr	r2, [r7, #24]
 8006b1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006b26:	2201      	movs	r2, #1
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2e:	43db      	mvns	r3, r3
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	4013      	ands	r3, r2
 8006b34:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	091b      	lsrs	r3, r3, #4
 8006b3c:	f003 0201 	and.w	r2, r3, #1
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	fa02 f303 	lsl.w	r3, r2, r3
 8006b46:	69ba      	ldr	r2, [r7, #24]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	69ba      	ldr	r2, [r7, #24]
 8006b50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d017      	beq.n	8006b8e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	2203      	movs	r2, #3
 8006b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6e:	43db      	mvns	r3, r3
 8006b70:	69ba      	ldr	r2, [r7, #24]
 8006b72:	4013      	ands	r3, r2
 8006b74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	689a      	ldr	r2, [r3, #8]
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	005b      	lsls	r3, r3, #1
 8006b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	69ba      	ldr	r2, [r7, #24]
 8006b8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d123      	bne.n	8006be2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	08da      	lsrs	r2, r3, #3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	3208      	adds	r2, #8
 8006ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	f003 0307 	and.w	r3, r3, #7
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	220f      	movs	r2, #15
 8006bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb6:	43db      	mvns	r3, r3
 8006bb8:	69ba      	ldr	r2, [r7, #24]
 8006bba:	4013      	ands	r3, r2
 8006bbc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	691a      	ldr	r2, [r3, #16]
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	f003 0307 	and.w	r3, r3, #7
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	fa02 f303 	lsl.w	r3, r2, r3
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	08da      	lsrs	r2, r3, #3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	3208      	adds	r2, #8
 8006bdc:	69b9      	ldr	r1, [r7, #24]
 8006bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	005b      	lsls	r3, r3, #1
 8006bec:	2203      	movs	r2, #3
 8006bee:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf2:	43db      	mvns	r3, r3
 8006bf4:	69ba      	ldr	r2, [r7, #24]
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	f003 0203 	and.w	r2, r3, #3
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	005b      	lsls	r3, r3, #1
 8006c06:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0a:	69ba      	ldr	r2, [r7, #24]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	69ba      	ldr	r2, [r7, #24]
 8006c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f000 80e0 	beq.w	8006de4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c24:	4b2f      	ldr	r3, [pc, #188]	@ (8006ce4 <HAL_GPIO_Init+0x238>)
 8006c26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c2a:	4a2e      	ldr	r2, [pc, #184]	@ (8006ce4 <HAL_GPIO_Init+0x238>)
 8006c2c:	f043 0302 	orr.w	r3, r3, #2
 8006c30:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006c34:	4b2b      	ldr	r3, [pc, #172]	@ (8006ce4 <HAL_GPIO_Init+0x238>)
 8006c36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	60fb      	str	r3, [r7, #12]
 8006c40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006c42:	4a29      	ldr	r2, [pc, #164]	@ (8006ce8 <HAL_GPIO_Init+0x23c>)
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	089b      	lsrs	r3, r3, #2
 8006c48:	3302      	adds	r3, #2
 8006c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	f003 0303 	and.w	r3, r3, #3
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	220f      	movs	r2, #15
 8006c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5e:	43db      	mvns	r3, r3
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	4013      	ands	r3, r2
 8006c64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a20      	ldr	r2, [pc, #128]	@ (8006cec <HAL_GPIO_Init+0x240>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d052      	beq.n	8006d14 <HAL_GPIO_Init+0x268>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a1f      	ldr	r2, [pc, #124]	@ (8006cf0 <HAL_GPIO_Init+0x244>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d031      	beq.n	8006cda <HAL_GPIO_Init+0x22e>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a1e      	ldr	r2, [pc, #120]	@ (8006cf4 <HAL_GPIO_Init+0x248>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d02b      	beq.n	8006cd6 <HAL_GPIO_Init+0x22a>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a1d      	ldr	r2, [pc, #116]	@ (8006cf8 <HAL_GPIO_Init+0x24c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d025      	beq.n	8006cd2 <HAL_GPIO_Init+0x226>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a1c      	ldr	r2, [pc, #112]	@ (8006cfc <HAL_GPIO_Init+0x250>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d01f      	beq.n	8006cce <HAL_GPIO_Init+0x222>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a1b      	ldr	r2, [pc, #108]	@ (8006d00 <HAL_GPIO_Init+0x254>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d019      	beq.n	8006cca <HAL_GPIO_Init+0x21e>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a1a      	ldr	r2, [pc, #104]	@ (8006d04 <HAL_GPIO_Init+0x258>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d013      	beq.n	8006cc6 <HAL_GPIO_Init+0x21a>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a19      	ldr	r2, [pc, #100]	@ (8006d08 <HAL_GPIO_Init+0x25c>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00d      	beq.n	8006cc2 <HAL_GPIO_Init+0x216>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a18      	ldr	r2, [pc, #96]	@ (8006d0c <HAL_GPIO_Init+0x260>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d007      	beq.n	8006cbe <HAL_GPIO_Init+0x212>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a17      	ldr	r2, [pc, #92]	@ (8006d10 <HAL_GPIO_Init+0x264>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d101      	bne.n	8006cba <HAL_GPIO_Init+0x20e>
 8006cb6:	2309      	movs	r3, #9
 8006cb8:	e02d      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cba:	230a      	movs	r3, #10
 8006cbc:	e02b      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cbe:	2308      	movs	r3, #8
 8006cc0:	e029      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cc2:	2307      	movs	r3, #7
 8006cc4:	e027      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cc6:	2306      	movs	r3, #6
 8006cc8:	e025      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cca:	2305      	movs	r3, #5
 8006ccc:	e023      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cce:	2304      	movs	r3, #4
 8006cd0:	e021      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e01f      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cd6:	2302      	movs	r3, #2
 8006cd8:	e01d      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e01b      	b.n	8006d16 <HAL_GPIO_Init+0x26a>
 8006cde:	bf00      	nop
 8006ce0:	58000080 	.word	0x58000080
 8006ce4:	58024400 	.word	0x58024400
 8006ce8:	58000400 	.word	0x58000400
 8006cec:	58020000 	.word	0x58020000
 8006cf0:	58020400 	.word	0x58020400
 8006cf4:	58020800 	.word	0x58020800
 8006cf8:	58020c00 	.word	0x58020c00
 8006cfc:	58021000 	.word	0x58021000
 8006d00:	58021400 	.word	0x58021400
 8006d04:	58021800 	.word	0x58021800
 8006d08:	58021c00 	.word	0x58021c00
 8006d0c:	58022000 	.word	0x58022000
 8006d10:	58022400 	.word	0x58022400
 8006d14:	2300      	movs	r3, #0
 8006d16:	69fa      	ldr	r2, [r7, #28]
 8006d18:	f002 0203 	and.w	r2, r2, #3
 8006d1c:	0092      	lsls	r2, r2, #2
 8006d1e:	4093      	lsls	r3, r2
 8006d20:	69ba      	ldr	r2, [r7, #24]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d26:	4938      	ldr	r1, [pc, #224]	@ (8006e08 <HAL_GPIO_Init+0x35c>)
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	089b      	lsrs	r3, r3, #2
 8006d2c:	3302      	adds	r3, #2
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	43db      	mvns	r3, r3
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	4013      	ands	r3, r2
 8006d44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d003      	beq.n	8006d5a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006d52:	69ba      	ldr	r2, [r7, #24]
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006d5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d003      	beq.n	8006d88 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006d88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	43db      	mvns	r3, r3
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d003      	beq.n	8006db4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006dac:	69ba      	ldr	r2, [r7, #24]
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	43db      	mvns	r3, r3
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d003      	beq.n	8006dde <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006dd6:	69ba      	ldr	r2, [r7, #24]
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	69ba      	ldr	r2, [r7, #24]
 8006de2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	3301      	adds	r3, #1
 8006de8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	fa22 f303 	lsr.w	r3, r2, r3
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f47f ae63 	bne.w	8006ac0 <HAL_GPIO_Init+0x14>
  }
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	3724      	adds	r7, #36	@ 0x24
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	58000400 	.word	0x58000400

08006e0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e08b      	b.n	8006f36 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d106      	bne.n	8006e38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7fc fcde 	bl	80037f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2224      	movs	r2, #36	@ 0x24
 8006e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f022 0201 	bic.w	r2, r2, #1
 8006e4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006e5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	689a      	ldr	r2, [r3, #8]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d107      	bne.n	8006e86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	689a      	ldr	r2, [r3, #8]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e82:	609a      	str	r2, [r3, #8]
 8006e84:	e006      	b.n	8006e94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	689a      	ldr	r2, [r3, #8]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006e92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d108      	bne.n	8006eae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006eaa:	605a      	str	r2, [r3, #4]
 8006eac:	e007      	b.n	8006ebe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ebc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6859      	ldr	r1, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8006f40 <HAL_I2C_Init+0x134>)
 8006eca:	430b      	orrs	r3, r1
 8006ecc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68da      	ldr	r2, [r3, #12]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006edc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	691a      	ldr	r2, [r3, #16]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	430a      	orrs	r2, r1
 8006ef6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	69d9      	ldr	r1, [r3, #28]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a1a      	ldr	r2, [r3, #32]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	430a      	orrs	r2, r1
 8006f06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 0201 	orr.w	r2, r2, #1
 8006f16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2220      	movs	r2, #32
 8006f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3708      	adds	r7, #8
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	02008000 	.word	0x02008000

08006f44 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b088      	sub	sp, #32
 8006f48:	af02      	add	r7, sp, #8
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	607a      	str	r2, [r7, #4]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	460b      	mov	r3, r1
 8006f52:	817b      	strh	r3, [r7, #10]
 8006f54:	4613      	mov	r3, r2
 8006f56:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	2b20      	cmp	r3, #32
 8006f62:	f040 80fd 	bne.w	8007160 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d101      	bne.n	8006f74 <HAL_I2C_Master_Transmit+0x30>
 8006f70:	2302      	movs	r3, #2
 8006f72:	e0f6      	b.n	8007162 <HAL_I2C_Master_Transmit+0x21e>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f7c:	f7fd f928 	bl	80041d0 <HAL_GetTick>
 8006f80:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	2319      	movs	r3, #25
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f000 fb10 	bl	80075b4 <I2C_WaitOnFlagUntilTimeout>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d001      	beq.n	8006f9e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e0e1      	b.n	8007162 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2221      	movs	r2, #33	@ 0x21
 8006fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2210      	movs	r2, #16
 8006faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	893a      	ldrh	r2, [r7, #8]
 8006fbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	2bff      	cmp	r3, #255	@ 0xff
 8006fce:	d906      	bls.n	8006fde <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	22ff      	movs	r2, #255	@ 0xff
 8006fd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006fd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006fda:	617b      	str	r3, [r7, #20]
 8006fdc:	e007      	b.n	8006fee <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006fe8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006fec:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d024      	beq.n	8007040 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffa:	781a      	ldrb	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007006:	1c5a      	adds	r2, r3, #1
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007010:	b29b      	uxth	r3, r3
 8007012:	3b01      	subs	r3, #1
 8007014:	b29a      	uxth	r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800701e:	3b01      	subs	r3, #1
 8007020:	b29a      	uxth	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800702a:	b2db      	uxtb	r3, r3
 800702c:	3301      	adds	r3, #1
 800702e:	b2da      	uxtb	r2, r3
 8007030:	8979      	ldrh	r1, [r7, #10]
 8007032:	4b4e      	ldr	r3, [pc, #312]	@ (800716c <HAL_I2C_Master_Transmit+0x228>)
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	68f8      	ldr	r0, [r7, #12]
 800703a:	f000 fd0b 	bl	8007a54 <I2C_TransferConfig>
 800703e:	e066      	b.n	800710e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007044:	b2da      	uxtb	r2, r3
 8007046:	8979      	ldrh	r1, [r7, #10]
 8007048:	4b48      	ldr	r3, [pc, #288]	@ (800716c <HAL_I2C_Master_Transmit+0x228>)
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 fd00 	bl	8007a54 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007054:	e05b      	b.n	800710e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	6a39      	ldr	r1, [r7, #32]
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 fb03 	bl	8007666 <I2C_WaitOnTXISFlagUntilTimeout>
 8007060:	4603      	mov	r3, r0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d001      	beq.n	800706a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e07b      	b.n	8007162 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800706e:	781a      	ldrb	r2, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707a:	1c5a      	adds	r2, r3, #1
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007084:	b29b      	uxth	r3, r3
 8007086:	3b01      	subs	r3, #1
 8007088:	b29a      	uxth	r2, r3
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007092:	3b01      	subs	r3, #1
 8007094:	b29a      	uxth	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800709e:	b29b      	uxth	r3, r3
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d034      	beq.n	800710e <HAL_I2C_Master_Transmit+0x1ca>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d130      	bne.n	800710e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	9300      	str	r3, [sp, #0]
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	2200      	movs	r2, #0
 80070b4:	2180      	movs	r1, #128	@ 0x80
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 fa7c 	bl	80075b4 <I2C_WaitOnFlagUntilTimeout>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d001      	beq.n	80070c6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e04d      	b.n	8007162 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	2bff      	cmp	r3, #255	@ 0xff
 80070ce:	d90e      	bls.n	80070ee <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	22ff      	movs	r2, #255	@ 0xff
 80070d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	8979      	ldrh	r1, [r7, #10]
 80070de:	2300      	movs	r3, #0
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 fcb4 	bl	8007a54 <I2C_TransferConfig>
 80070ec:	e00f      	b.n	800710e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070f2:	b29a      	uxth	r2, r3
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070fc:	b2da      	uxtb	r2, r3
 80070fe:	8979      	ldrh	r1, [r7, #10]
 8007100:	2300      	movs	r3, #0
 8007102:	9300      	str	r3, [sp, #0]
 8007104:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f000 fca3 	bl	8007a54 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007112:	b29b      	uxth	r3, r3
 8007114:	2b00      	cmp	r3, #0
 8007116:	d19e      	bne.n	8007056 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	6a39      	ldr	r1, [r7, #32]
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 fae9 	bl	80076f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d001      	beq.n	800712c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e01a      	b.n	8007162 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2220      	movs	r2, #32
 8007132:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6859      	ldr	r1, [r3, #4]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <HAL_I2C_Master_Transmit+0x22c>)
 8007140:	400b      	ands	r3, r1
 8007142:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2220      	movs	r2, #32
 8007148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800715c:	2300      	movs	r3, #0
 800715e:	e000      	b.n	8007162 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8007160:	2302      	movs	r3, #2
  }
}
 8007162:	4618      	mov	r0, r3
 8007164:	3718      	adds	r7, #24
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	80002000 	.word	0x80002000
 8007170:	fe00e800 	.word	0xfe00e800

08007174 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b088      	sub	sp, #32
 8007178:	af02      	add	r7, sp, #8
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	607a      	str	r2, [r7, #4]
 800717e:	461a      	mov	r2, r3
 8007180:	460b      	mov	r3, r1
 8007182:	817b      	strh	r3, [r7, #10]
 8007184:	4613      	mov	r3, r2
 8007186:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b20      	cmp	r3, #32
 8007192:	f040 80db 	bne.w	800734c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800719c:	2b01      	cmp	r3, #1
 800719e:	d101      	bne.n	80071a4 <HAL_I2C_Master_Receive+0x30>
 80071a0:	2302      	movs	r3, #2
 80071a2:	e0d4      	b.n	800734e <HAL_I2C_Master_Receive+0x1da>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80071ac:	f7fd f810 	bl	80041d0 <HAL_GetTick>
 80071b0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	2319      	movs	r3, #25
 80071b8:	2201      	movs	r2, #1
 80071ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f000 f9f8 	bl	80075b4 <I2C_WaitOnFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e0bf      	b.n	800734e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2222      	movs	r2, #34	@ 0x22
 80071d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2210      	movs	r2, #16
 80071da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	893a      	ldrh	r2, [r7, #8]
 80071ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	2bff      	cmp	r3, #255	@ 0xff
 80071fe:	d90e      	bls.n	800721e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	22ff      	movs	r2, #255	@ 0xff
 8007204:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800720a:	b2da      	uxtb	r2, r3
 800720c:	8979      	ldrh	r1, [r7, #10]
 800720e:	4b52      	ldr	r3, [pc, #328]	@ (8007358 <HAL_I2C_Master_Receive+0x1e4>)
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f000 fc1c 	bl	8007a54 <I2C_TransferConfig>
 800721c:	e06d      	b.n	80072fa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007222:	b29a      	uxth	r2, r3
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800722c:	b2da      	uxtb	r2, r3
 800722e:	8979      	ldrh	r1, [r7, #10]
 8007230:	4b49      	ldr	r3, [pc, #292]	@ (8007358 <HAL_I2C_Master_Receive+0x1e4>)
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007238:	68f8      	ldr	r0, [r7, #12]
 800723a:	f000 fc0b 	bl	8007a54 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800723e:	e05c      	b.n	80072fa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	6a39      	ldr	r1, [r7, #32]
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f000 fa99 	bl	800777c <I2C_WaitOnRXNEFlagUntilTimeout>
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d001      	beq.n	8007254 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e07c      	b.n	800734e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800725e:	b2d2      	uxtb	r2, r2
 8007260:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007266:	1c5a      	adds	r2, r3, #1
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007270:	3b01      	subs	r3, #1
 8007272:	b29a      	uxth	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800727c:	b29b      	uxth	r3, r3
 800727e:	3b01      	subs	r3, #1
 8007280:	b29a      	uxth	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	d034      	beq.n	80072fa <HAL_I2C_Master_Receive+0x186>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007294:	2b00      	cmp	r3, #0
 8007296:	d130      	bne.n	80072fa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	2200      	movs	r2, #0
 80072a0:	2180      	movs	r1, #128	@ 0x80
 80072a2:	68f8      	ldr	r0, [r7, #12]
 80072a4:	f000 f986 	bl	80075b4 <I2C_WaitOnFlagUntilTimeout>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e04d      	b.n	800734e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	2bff      	cmp	r3, #255	@ 0xff
 80072ba:	d90e      	bls.n	80072da <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	22ff      	movs	r2, #255	@ 0xff
 80072c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072c6:	b2da      	uxtb	r2, r3
 80072c8:	8979      	ldrh	r1, [r7, #10]
 80072ca:	2300      	movs	r3, #0
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f000 fbbe 	bl	8007a54 <I2C_TransferConfig>
 80072d8:	e00f      	b.n	80072fa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072de:	b29a      	uxth	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072e8:	b2da      	uxtb	r2, r3
 80072ea:	8979      	ldrh	r1, [r7, #10]
 80072ec:	2300      	movs	r3, #0
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 fbad 	bl	8007a54 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072fe:	b29b      	uxth	r3, r3
 8007300:	2b00      	cmp	r3, #0
 8007302:	d19d      	bne.n	8007240 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	6a39      	ldr	r1, [r7, #32]
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 f9f3 	bl	80076f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e01a      	b.n	800734e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2220      	movs	r2, #32
 800731e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	6859      	ldr	r1, [r3, #4]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	4b0c      	ldr	r3, [pc, #48]	@ (800735c <HAL_I2C_Master_Receive+0x1e8>)
 800732c:	400b      	ands	r3, r1
 800732e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2220      	movs	r2, #32
 8007334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007348:	2300      	movs	r3, #0
 800734a:	e000      	b.n	800734e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800734c:	2302      	movs	r3, #2
  }
}
 800734e:	4618      	mov	r0, r3
 8007350:	3718      	adds	r7, #24
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	80002400 	.word	0x80002400
 800735c:	fe00e800 	.word	0xfe00e800

08007360 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b08a      	sub	sp, #40	@ 0x28
 8007364:	af02      	add	r7, sp, #8
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	607a      	str	r2, [r7, #4]
 800736a:	603b      	str	r3, [r7, #0]
 800736c:	460b      	mov	r3, r1
 800736e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007370:	2300      	movs	r3, #0
 8007372:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b20      	cmp	r3, #32
 8007382:	f040 80e9 	bne.w	8007558 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007394:	d101      	bne.n	800739a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8007396:	2302      	movs	r3, #2
 8007398:	e0df      	b.n	800755a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d101      	bne.n	80073a8 <HAL_I2C_IsDeviceReady+0x48>
 80073a4:	2302      	movs	r3, #2
 80073a6:	e0d8      	b.n	800755a <HAL_I2C_IsDeviceReady+0x1fa>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2224      	movs	r2, #36	@ 0x24
 80073b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d105      	bne.n	80073d2 <HAL_I2C_IsDeviceReady+0x72>
 80073c6:	897b      	ldrh	r3, [r7, #10]
 80073c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80073cc:	4b65      	ldr	r3, [pc, #404]	@ (8007564 <HAL_I2C_IsDeviceReady+0x204>)
 80073ce:	4313      	orrs	r3, r2
 80073d0:	e004      	b.n	80073dc <HAL_I2C_IsDeviceReady+0x7c>
 80073d2:	897b      	ldrh	r3, [r7, #10]
 80073d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80073d8:	4b63      	ldr	r3, [pc, #396]	@ (8007568 <HAL_I2C_IsDeviceReady+0x208>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	6812      	ldr	r2, [r2, #0]
 80073e0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80073e2:	f7fc fef5 	bl	80041d0 <HAL_GetTick>
 80073e6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b20      	cmp	r3, #32
 80073f4:	bf0c      	ite	eq
 80073f6:	2301      	moveq	r3, #1
 80073f8:	2300      	movne	r3, #0
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	f003 0310 	and.w	r3, r3, #16
 8007408:	2b10      	cmp	r3, #16
 800740a:	bf0c      	ite	eq
 800740c:	2301      	moveq	r3, #1
 800740e:	2300      	movne	r3, #0
 8007410:	b2db      	uxtb	r3, r3
 8007412:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007414:	e034      	b.n	8007480 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741c:	d01a      	beq.n	8007454 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800741e:	f7fc fed7 	bl	80041d0 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	683a      	ldr	r2, [r7, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d302      	bcc.n	8007434 <HAL_I2C_IsDeviceReady+0xd4>
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10f      	bne.n	8007454 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2220      	movs	r2, #32
 8007438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007440:	f043 0220 	orr.w	r2, r3, #32
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e082      	b.n	800755a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	f003 0320 	and.w	r3, r3, #32
 800745e:	2b20      	cmp	r3, #32
 8007460:	bf0c      	ite	eq
 8007462:	2301      	moveq	r3, #1
 8007464:	2300      	movne	r3, #0
 8007466:	b2db      	uxtb	r3, r3
 8007468:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	f003 0310 	and.w	r3, r3, #16
 8007474:	2b10      	cmp	r3, #16
 8007476:	bf0c      	ite	eq
 8007478:	2301      	moveq	r3, #1
 800747a:	2300      	movne	r3, #0
 800747c:	b2db      	uxtb	r3, r3
 800747e:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007480:	7fbb      	ldrb	r3, [r7, #30]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d102      	bne.n	800748c <HAL_I2C_IsDeviceReady+0x12c>
 8007486:	7f7b      	ldrb	r3, [r7, #29]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d0c4      	beq.n	8007416 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	f003 0310 	and.w	r3, r3, #16
 8007496:	2b10      	cmp	r3, #16
 8007498:	d027      	beq.n	80074ea <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2200      	movs	r2, #0
 80074a2:	2120      	movs	r1, #32
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 f885 	bl	80075b4 <I2C_WaitOnFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00e      	beq.n	80074ce <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b4:	2b04      	cmp	r3, #4
 80074b6:	d107      	bne.n	80074c8 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2220      	movs	r2, #32
 80074be:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80074c6:	e026      	b.n	8007516 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	77fb      	strb	r3, [r7, #31]
 80074cc:	e023      	b.n	8007516 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2220      	movs	r2, #32
 80074d4:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2220      	movs	r2, #32
 80074da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80074e6:	2300      	movs	r3, #0
 80074e8:	e037      	b.n	800755a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2210      	movs	r2, #16
 80074f0:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2200      	movs	r2, #0
 80074fa:	2120      	movs	r1, #32
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 f859 	bl	80075b4 <I2C_WaitOnFlagUntilTimeout>
 8007502:	4603      	mov	r3, r0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d002      	beq.n	800750e <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	77fb      	strb	r3, [r7, #31]
 800750c:	e003      	b.n	8007516 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2220      	movs	r2, #32
 8007514:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	3301      	adds	r3, #1
 800751a:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	429a      	cmp	r2, r3
 8007522:	d904      	bls.n	800752e <HAL_I2C_IsDeviceReady+0x1ce>
 8007524:	7ffb      	ldrb	r3, [r7, #31]
 8007526:	2b01      	cmp	r3, #1
 8007528:	d101      	bne.n	800752e <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800752a:	2300      	movs	r3, #0
 800752c:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	429a      	cmp	r2, r3
 8007534:	f63f af43 	bhi.w	80073be <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2220      	movs	r2, #32
 800753c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007544:	f043 0220 	orr.w	r2, r3, #32
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e000      	b.n	800755a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8007558:	2302      	movs	r3, #2
  }
}
 800755a:	4618      	mov	r0, r3
 800755c:	3720      	adds	r7, #32
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	02002000 	.word	0x02002000
 8007568:	02002800 	.word	0x02002800

0800756c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b02      	cmp	r3, #2
 8007580:	d103      	bne.n	800758a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2200      	movs	r2, #0
 8007588:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	699b      	ldr	r3, [r3, #24]
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b01      	cmp	r3, #1
 8007596:	d007      	beq.n	80075a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	699a      	ldr	r2, [r3, #24]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0201 	orr.w	r2, r2, #1
 80075a6:	619a      	str	r2, [r3, #24]
  }
}
 80075a8:	bf00      	nop
 80075aa:	370c      	adds	r7, #12
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	603b      	str	r3, [r7, #0]
 80075c0:	4613      	mov	r3, r2
 80075c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075c4:	e03b      	b.n	800763e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80075c6:	69ba      	ldr	r2, [r7, #24]
 80075c8:	6839      	ldr	r1, [r7, #0]
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 f962 	bl	8007894 <I2C_IsErrorOccurred>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e041      	b.n	800765e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e0:	d02d      	beq.n	800763e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075e2:	f7fc fdf5 	bl	80041d0 <HAL_GetTick>
 80075e6:	4602      	mov	r2, r0
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	683a      	ldr	r2, [r7, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d302      	bcc.n	80075f8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d122      	bne.n	800763e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	699a      	ldr	r2, [r3, #24]
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	4013      	ands	r3, r2
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	429a      	cmp	r2, r3
 8007606:	bf0c      	ite	eq
 8007608:	2301      	moveq	r3, #1
 800760a:	2300      	movne	r3, #0
 800760c:	b2db      	uxtb	r3, r3
 800760e:	461a      	mov	r2, r3
 8007610:	79fb      	ldrb	r3, [r7, #7]
 8007612:	429a      	cmp	r2, r3
 8007614:	d113      	bne.n	800763e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800761a:	f043 0220 	orr.w	r2, r3, #32
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2220      	movs	r2, #32
 8007626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e00f      	b.n	800765e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	699a      	ldr	r2, [r3, #24]
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	4013      	ands	r3, r2
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	429a      	cmp	r2, r3
 800764c:	bf0c      	ite	eq
 800764e:	2301      	moveq	r3, #1
 8007650:	2300      	movne	r3, #0
 8007652:	b2db      	uxtb	r3, r3
 8007654:	461a      	mov	r2, r3
 8007656:	79fb      	ldrb	r3, [r7, #7]
 8007658:	429a      	cmp	r2, r3
 800765a:	d0b4      	beq.n	80075c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	4618      	mov	r0, r3
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	60f8      	str	r0, [r7, #12]
 800766e:	60b9      	str	r1, [r7, #8]
 8007670:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007672:	e033      	b.n	80076dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	68b9      	ldr	r1, [r7, #8]
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f000 f90b 	bl	8007894 <I2C_IsErrorOccurred>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d001      	beq.n	8007688 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e031      	b.n	80076ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800768e:	d025      	beq.n	80076dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007690:	f7fc fd9e 	bl	80041d0 <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	68ba      	ldr	r2, [r7, #8]
 800769c:	429a      	cmp	r2, r3
 800769e:	d302      	bcc.n	80076a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d11a      	bne.n	80076dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	f003 0302 	and.w	r3, r3, #2
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d013      	beq.n	80076dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076b8:	f043 0220 	orr.w	r2, r3, #32
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2220      	movs	r2, #32
 80076c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	e007      	b.n	80076ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	f003 0302 	and.w	r3, r3, #2
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d1c4      	bne.n	8007674 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80076ea:	2300      	movs	r3, #0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007700:	e02f      	b.n	8007762 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	68b9      	ldr	r1, [r7, #8]
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f000 f8c4 	bl	8007894 <I2C_IsErrorOccurred>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e02d      	b.n	8007772 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007716:	f7fc fd5b 	bl	80041d0 <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	429a      	cmp	r2, r3
 8007724:	d302      	bcc.n	800772c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d11a      	bne.n	8007762 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	f003 0320 	and.w	r3, r3, #32
 8007736:	2b20      	cmp	r3, #32
 8007738:	d013      	beq.n	8007762 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800773e:	f043 0220 	orr.w	r2, r3, #32
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2220      	movs	r2, #32
 800774a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e007      	b.n	8007772 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	f003 0320 	and.w	r3, r3, #32
 800776c:	2b20      	cmp	r3, #32
 800776e:	d1c8      	bne.n	8007702 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3710      	adds	r7, #16
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
	...

0800777c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007788:	2300      	movs	r3, #0
 800778a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800778c:	e071      	b.n	8007872 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	68b9      	ldr	r1, [r7, #8]
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f000 f87e 	bl	8007894 <I2C_IsErrorOccurred>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	f003 0320 	and.w	r3, r3, #32
 80077ac:	2b20      	cmp	r3, #32
 80077ae:	d13b      	bne.n	8007828 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80077b0:	7dfb      	ldrb	r3, [r7, #23]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d138      	bne.n	8007828 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	f003 0304 	and.w	r3, r3, #4
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d105      	bne.n	80077d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d001      	beq.n	80077d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	f003 0310 	and.w	r3, r3, #16
 80077da:	2b10      	cmp	r3, #16
 80077dc:	d121      	bne.n	8007822 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2210      	movs	r2, #16
 80077e4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2204      	movs	r2, #4
 80077ea:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2220      	movs	r2, #32
 80077f2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	6859      	ldr	r1, [r3, #4]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	4b24      	ldr	r3, [pc, #144]	@ (8007890 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007800:	400b      	ands	r3, r1
 8007802:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2220      	movs	r2, #32
 8007808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2200      	movs	r2, #0
 8007818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	75fb      	strb	r3, [r7, #23]
 8007820:	e002      	b.n	8007828 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007828:	f7fc fcd2 	bl	80041d0 <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	429a      	cmp	r2, r3
 8007836:	d302      	bcc.n	800783e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d119      	bne.n	8007872 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800783e:	7dfb      	ldrb	r3, [r7, #23]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d116      	bne.n	8007872 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	f003 0304 	and.w	r3, r3, #4
 800784e:	2b04      	cmp	r3, #4
 8007850:	d00f      	beq.n	8007872 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007856:	f043 0220 	orr.w	r2, r3, #32
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2220      	movs	r2, #32
 8007862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	f003 0304 	and.w	r3, r3, #4
 800787c:	2b04      	cmp	r3, #4
 800787e:	d002      	beq.n	8007886 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007880:	7dfb      	ldrb	r3, [r7, #23]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d083      	beq.n	800778e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007886:	7dfb      	ldrb	r3, [r7, #23]
}
 8007888:	4618      	mov	r0, r3
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	fe00e800 	.word	0xfe00e800

08007894 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b08a      	sub	sp, #40	@ 0x28
 8007898:	af00      	add	r7, sp, #0
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	60b9      	str	r1, [r7, #8]
 800789e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80078ae:	2300      	movs	r3, #0
 80078b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	f003 0310 	and.w	r3, r3, #16
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d068      	beq.n	8007992 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2210      	movs	r2, #16
 80078c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80078c8:	e049      	b.n	800795e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d0:	d045      	beq.n	800795e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80078d2:	f7fc fc7d 	bl	80041d0 <HAL_GetTick>
 80078d6:	4602      	mov	r2, r0
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	68ba      	ldr	r2, [r7, #8]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d302      	bcc.n	80078e8 <I2C_IsErrorOccurred+0x54>
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d13a      	bne.n	800795e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007906:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800790a:	d121      	bne.n	8007950 <I2C_IsErrorOccurred+0xbc>
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007912:	d01d      	beq.n	8007950 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007914:	7cfb      	ldrb	r3, [r7, #19]
 8007916:	2b20      	cmp	r3, #32
 8007918:	d01a      	beq.n	8007950 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007928:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800792a:	f7fc fc51 	bl	80041d0 <HAL_GetTick>
 800792e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007930:	e00e      	b.n	8007950 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007932:	f7fc fc4d 	bl	80041d0 <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	2b19      	cmp	r3, #25
 800793e:	d907      	bls.n	8007950 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	f043 0320 	orr.w	r3, r3, #32
 8007946:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800794e:	e006      	b.n	800795e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	f003 0320 	and.w	r3, r3, #32
 800795a:	2b20      	cmp	r3, #32
 800795c:	d1e9      	bne.n	8007932 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	f003 0320 	and.w	r3, r3, #32
 8007968:	2b20      	cmp	r3, #32
 800796a:	d003      	beq.n	8007974 <I2C_IsErrorOccurred+0xe0>
 800796c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007970:	2b00      	cmp	r3, #0
 8007972:	d0aa      	beq.n	80078ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007974:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007978:	2b00      	cmp	r3, #0
 800797a:	d103      	bne.n	8007984 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2220      	movs	r2, #32
 8007982:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	f043 0304 	orr.w	r3, r3, #4
 800798a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00b      	beq.n	80079bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	f043 0301 	orr.w	r3, r3, #1
 80079aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00b      	beq.n	80079de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80079c6:	6a3b      	ldr	r3, [r7, #32]
 80079c8:	f043 0308 	orr.w	r3, r3, #8
 80079cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80079d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00b      	beq.n	8007a00 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80079e8:	6a3b      	ldr	r3, [r7, #32]
 80079ea:	f043 0302 	orr.w	r3, r3, #2
 80079ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007a00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d01c      	beq.n	8007a42 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a08:	68f8      	ldr	r0, [r7, #12]
 8007a0a:	f7ff fdaf 	bl	800756c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	6859      	ldr	r1, [r3, #4]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	4b0d      	ldr	r3, [pc, #52]	@ (8007a50 <I2C_IsErrorOccurred+0x1bc>)
 8007a1a:	400b      	ands	r3, r1
 8007a1c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a22:	6a3b      	ldr	r3, [r7, #32]
 8007a24:	431a      	orrs	r2, r3
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007a42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3728      	adds	r7, #40	@ 0x28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	fe00e800 	.word	0xfe00e800

08007a54 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b087      	sub	sp, #28
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	607b      	str	r3, [r7, #4]
 8007a5e:	460b      	mov	r3, r1
 8007a60:	817b      	strh	r3, [r7, #10]
 8007a62:	4613      	mov	r3, r2
 8007a64:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a66:	897b      	ldrh	r3, [r7, #10]
 8007a68:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a6c:	7a7b      	ldrb	r3, [r7, #9]
 8007a6e:	041b      	lsls	r3, r3, #16
 8007a70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a74:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a7a:	6a3b      	ldr	r3, [r7, #32]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a82:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685a      	ldr	r2, [r3, #4]
 8007a8a:	6a3b      	ldr	r3, [r7, #32]
 8007a8c:	0d5b      	lsrs	r3, r3, #21
 8007a8e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007a92:	4b08      	ldr	r3, [pc, #32]	@ (8007ab4 <I2C_TransferConfig+0x60>)
 8007a94:	430b      	orrs	r3, r1
 8007a96:	43db      	mvns	r3, r3
 8007a98:	ea02 0103 	and.w	r1, r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007aa6:	bf00      	nop
 8007aa8:	371c      	adds	r7, #28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	03ff63ff 	.word	0x03ff63ff

08007ab8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	2b20      	cmp	r3, #32
 8007acc:	d138      	bne.n	8007b40 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d101      	bne.n	8007adc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	e032      	b.n	8007b42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2224      	movs	r2, #36	@ 0x24
 8007ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f022 0201 	bic.w	r2, r2, #1
 8007afa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007b0a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6819      	ldr	r1, [r3, #0]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	430a      	orrs	r2, r1
 8007b1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f042 0201 	orr.w	r2, r2, #1
 8007b2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2220      	movs	r2, #32
 8007b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	e000      	b.n	8007b42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007b40:	2302      	movs	r3, #2
  }
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	370c      	adds	r7, #12
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr

08007b4e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b4e:	b480      	push	{r7}
 8007b50:	b085      	sub	sp, #20
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
 8007b56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b20      	cmp	r3, #32
 8007b62:	d139      	bne.n	8007bd8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e033      	b.n	8007bda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2224      	movs	r2, #36	@ 0x24
 8007b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f022 0201 	bic.w	r2, r2, #1
 8007b90:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007ba0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	021b      	lsls	r3, r3, #8
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f042 0201 	orr.w	r2, r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	e000      	b.n	8007bda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007bd8:	2302      	movs	r3, #2
  }
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
	...

08007be8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007bf0:	4b19      	ldr	r3, [pc, #100]	@ (8007c58 <HAL_PWREx_ConfigSupply+0x70>)
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	f003 0304 	and.w	r3, r3, #4
 8007bf8:	2b04      	cmp	r3, #4
 8007bfa:	d00a      	beq.n	8007c12 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007bfc:	4b16      	ldr	r3, [pc, #88]	@ (8007c58 <HAL_PWREx_ConfigSupply+0x70>)
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	f003 0307 	and.w	r3, r3, #7
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d001      	beq.n	8007c0e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e01f      	b.n	8007c4e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	e01d      	b.n	8007c4e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007c12:	4b11      	ldr	r3, [pc, #68]	@ (8007c58 <HAL_PWREx_ConfigSupply+0x70>)
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f023 0207 	bic.w	r2, r3, #7
 8007c1a:	490f      	ldr	r1, [pc, #60]	@ (8007c58 <HAL_PWREx_ConfigSupply+0x70>)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007c22:	f7fc fad5 	bl	80041d0 <HAL_GetTick>
 8007c26:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007c28:	e009      	b.n	8007c3e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007c2a:	f7fc fad1 	bl	80041d0 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c38:	d901      	bls.n	8007c3e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e007      	b.n	8007c4e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007c3e:	4b06      	ldr	r3, [pc, #24]	@ (8007c58 <HAL_PWREx_ConfigSupply+0x70>)
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c4a:	d1ee      	bne.n	8007c2a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3710      	adds	r7, #16
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	58024800 	.word	0x58024800

08007c5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b08c      	sub	sp, #48	@ 0x30
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d102      	bne.n	8007c70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	f000 bc48 	b.w	8008500 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8088 	beq.w	8007d8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c7e:	4b99      	ldr	r3, [pc, #612]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007c88:	4b96      	ldr	r3, [pc, #600]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c90:	2b10      	cmp	r3, #16
 8007c92:	d007      	beq.n	8007ca4 <HAL_RCC_OscConfig+0x48>
 8007c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c96:	2b18      	cmp	r3, #24
 8007c98:	d111      	bne.n	8007cbe <HAL_RCC_OscConfig+0x62>
 8007c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9c:	f003 0303 	and.w	r3, r3, #3
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d10c      	bne.n	8007cbe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d06d      	beq.n	8007d8c <HAL_RCC_OscConfig+0x130>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d169      	bne.n	8007d8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	f000 bc21 	b.w	8008500 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cc6:	d106      	bne.n	8007cd6 <HAL_RCC_OscConfig+0x7a>
 8007cc8:	4b86      	ldr	r3, [pc, #536]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a85      	ldr	r2, [pc, #532]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007cce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cd2:	6013      	str	r3, [r2, #0]
 8007cd4:	e02e      	b.n	8007d34 <HAL_RCC_OscConfig+0xd8>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10c      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x9c>
 8007cde:	4b81      	ldr	r3, [pc, #516]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a80      	ldr	r2, [pc, #512]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ce8:	6013      	str	r3, [r2, #0]
 8007cea:	4b7e      	ldr	r3, [pc, #504]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a7d      	ldr	r2, [pc, #500]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007cf0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007cf4:	6013      	str	r3, [r2, #0]
 8007cf6:	e01d      	b.n	8007d34 <HAL_RCC_OscConfig+0xd8>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d00:	d10c      	bne.n	8007d1c <HAL_RCC_OscConfig+0xc0>
 8007d02:	4b78      	ldr	r3, [pc, #480]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a77      	ldr	r2, [pc, #476]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d0c:	6013      	str	r3, [r2, #0]
 8007d0e:	4b75      	ldr	r3, [pc, #468]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a74      	ldr	r2, [pc, #464]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	e00b      	b.n	8007d34 <HAL_RCC_OscConfig+0xd8>
 8007d1c:	4b71      	ldr	r3, [pc, #452]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a70      	ldr	r2, [pc, #448]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d26:	6013      	str	r3, [r2, #0]
 8007d28:	4b6e      	ldr	r3, [pc, #440]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a6d      	ldr	r2, [pc, #436]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d013      	beq.n	8007d64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d3c:	f7fc fa48 	bl	80041d0 <HAL_GetTick>
 8007d40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d42:	e008      	b.n	8007d56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d44:	f7fc fa44 	bl	80041d0 <HAL_GetTick>
 8007d48:	4602      	mov	r2, r0
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	2b64      	cmp	r3, #100	@ 0x64
 8007d50:	d901      	bls.n	8007d56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e3d4      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d56:	4b63      	ldr	r3, [pc, #396]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d0f0      	beq.n	8007d44 <HAL_RCC_OscConfig+0xe8>
 8007d62:	e014      	b.n	8007d8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d64:	f7fc fa34 	bl	80041d0 <HAL_GetTick>
 8007d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007d6a:	e008      	b.n	8007d7e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d6c:	f7fc fa30 	bl	80041d0 <HAL_GetTick>
 8007d70:	4602      	mov	r2, r0
 8007d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	2b64      	cmp	r3, #100	@ 0x64
 8007d78:	d901      	bls.n	8007d7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e3c0      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007d7e:	4b59      	ldr	r3, [pc, #356]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1f0      	bne.n	8007d6c <HAL_RCC_OscConfig+0x110>
 8007d8a:	e000      	b.n	8007d8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 80ca 	beq.w	8007f30 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d9c:	4b51      	ldr	r3, [pc, #324]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007da4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007da6:	4b4f      	ldr	r3, [pc, #316]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007daa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007dac:	6a3b      	ldr	r3, [r7, #32]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d007      	beq.n	8007dc2 <HAL_RCC_OscConfig+0x166>
 8007db2:	6a3b      	ldr	r3, [r7, #32]
 8007db4:	2b18      	cmp	r3, #24
 8007db6:	d156      	bne.n	8007e66 <HAL_RCC_OscConfig+0x20a>
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	f003 0303 	and.w	r3, r3, #3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d151      	bne.n	8007e66 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007dc2:	4b48      	ldr	r3, [pc, #288]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0304 	and.w	r3, r3, #4
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d005      	beq.n	8007dda <HAL_RCC_OscConfig+0x17e>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e392      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007dda:	4b42      	ldr	r3, [pc, #264]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f023 0219 	bic.w	r2, r3, #25
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	493f      	ldr	r1, [pc, #252]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dec:	f7fc f9f0 	bl	80041d0 <HAL_GetTick>
 8007df0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007df2:	e008      	b.n	8007e06 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007df4:	f7fc f9ec 	bl	80041d0 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d901      	bls.n	8007e06 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e37c      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e06:	4b37      	ldr	r3, [pc, #220]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0304 	and.w	r3, r3, #4
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d0f0      	beq.n	8007df4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e12:	f7fc fa0d 	bl	8004230 <HAL_GetREVID>
 8007e16:	4603      	mov	r3, r0
 8007e18:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d817      	bhi.n	8007e50 <HAL_RCC_OscConfig+0x1f4>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	2b40      	cmp	r3, #64	@ 0x40
 8007e26:	d108      	bne.n	8007e3a <HAL_RCC_OscConfig+0x1de>
 8007e28:	4b2e      	ldr	r3, [pc, #184]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007e30:	4a2c      	ldr	r2, [pc, #176]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e36:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e38:	e07a      	b.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e3a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	031b      	lsls	r3, r3, #12
 8007e48:	4926      	ldr	r1, [pc, #152]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e4e:	e06f      	b.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e50:	4b24      	ldr	r3, [pc, #144]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	061b      	lsls	r3, r3, #24
 8007e5e:	4921      	ldr	r1, [pc, #132]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e60:	4313      	orrs	r3, r2
 8007e62:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e64:	e064      	b.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d047      	beq.n	8007efe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f023 0219 	bic.w	r2, r3, #25
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	491a      	ldr	r1, [pc, #104]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e80:	f7fc f9a6 	bl	80041d0 <HAL_GetTick>
 8007e84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e86:	e008      	b.n	8007e9a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e88:	f7fc f9a2 	bl	80041d0 <HAL_GetTick>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e90:	1ad3      	subs	r3, r2, r3
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d901      	bls.n	8007e9a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	e332      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e9a:	4b12      	ldr	r3, [pc, #72]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0304 	and.w	r3, r3, #4
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d0f0      	beq.n	8007e88 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ea6:	f7fc f9c3 	bl	8004230 <HAL_GetREVID>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d819      	bhi.n	8007ee8 <HAL_RCC_OscConfig+0x28c>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	2b40      	cmp	r3, #64	@ 0x40
 8007eba:	d108      	bne.n	8007ece <HAL_RCC_OscConfig+0x272>
 8007ebc:	4b09      	ldr	r3, [pc, #36]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007ec4:	4a07      	ldr	r2, [pc, #28]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ec6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007eca:	6053      	str	r3, [r2, #4]
 8007ecc:	e030      	b.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
 8007ece:	4b05      	ldr	r3, [pc, #20]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	031b      	lsls	r3, r3, #12
 8007edc:	4901      	ldr	r1, [pc, #4]	@ (8007ee4 <HAL_RCC_OscConfig+0x288>)
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	604b      	str	r3, [r1, #4]
 8007ee2:	e025      	b.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
 8007ee4:	58024400 	.word	0x58024400
 8007ee8:	4b9a      	ldr	r3, [pc, #616]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	061b      	lsls	r3, r3, #24
 8007ef6:	4997      	ldr	r1, [pc, #604]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	604b      	str	r3, [r1, #4]
 8007efc:	e018      	b.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007efe:	4b95      	ldr	r3, [pc, #596]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a94      	ldr	r2, [pc, #592]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f04:	f023 0301 	bic.w	r3, r3, #1
 8007f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f0a:	f7fc f961 	bl	80041d0 <HAL_GetTick>
 8007f0e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007f10:	e008      	b.n	8007f24 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f12:	f7fc f95d 	bl	80041d0 <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e2ed      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007f24:	4b8b      	ldr	r3, [pc, #556]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 0304 	and.w	r3, r3, #4
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d1f0      	bne.n	8007f12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 0310 	and.w	r3, r3, #16
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f000 80a9 	beq.w	8008090 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f3e:	4b85      	ldr	r3, [pc, #532]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f46:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f48:	4b82      	ldr	r3, [pc, #520]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	2b08      	cmp	r3, #8
 8007f52:	d007      	beq.n	8007f64 <HAL_RCC_OscConfig+0x308>
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	2b18      	cmp	r3, #24
 8007f58:	d13a      	bne.n	8007fd0 <HAL_RCC_OscConfig+0x374>
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	f003 0303 	and.w	r3, r3, #3
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d135      	bne.n	8007fd0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007f64:	4b7b      	ldr	r3, [pc, #492]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d005      	beq.n	8007f7c <HAL_RCC_OscConfig+0x320>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	2b80      	cmp	r3, #128	@ 0x80
 8007f76:	d001      	beq.n	8007f7c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e2c1      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007f7c:	f7fc f958 	bl	8004230 <HAL_GetREVID>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d817      	bhi.n	8007fba <HAL_RCC_OscConfig+0x35e>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	2b20      	cmp	r3, #32
 8007f90:	d108      	bne.n	8007fa4 <HAL_RCC_OscConfig+0x348>
 8007f92:	4b70      	ldr	r3, [pc, #448]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007f9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fa0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fa2:	e075      	b.n	8008090 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007fa4:	4b6b      	ldr	r3, [pc, #428]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6a1b      	ldr	r3, [r3, #32]
 8007fb0:	069b      	lsls	r3, r3, #26
 8007fb2:	4968      	ldr	r1, [pc, #416]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fb8:	e06a      	b.n	8008090 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007fba:	4b66      	ldr	r3, [pc, #408]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	061b      	lsls	r3, r3, #24
 8007fc8:	4962      	ldr	r1, [pc, #392]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fce:	e05f      	b.n	8008090 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d042      	beq.n	800805e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007fd8:	4b5e      	ldr	r3, [pc, #376]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a5d      	ldr	r2, [pc, #372]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8007fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fe4:	f7fc f8f4 	bl	80041d0 <HAL_GetTick>
 8007fe8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007fea:	e008      	b.n	8007ffe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007fec:	f7fc f8f0 	bl	80041d0 <HAL_GetTick>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d901      	bls.n	8007ffe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e280      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007ffe:	4b55      	ldr	r3, [pc, #340]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008006:	2b00      	cmp	r3, #0
 8008008:	d0f0      	beq.n	8007fec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800800a:	f7fc f911 	bl	8004230 <HAL_GetREVID>
 800800e:	4603      	mov	r3, r0
 8008010:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008014:	4293      	cmp	r3, r2
 8008016:	d817      	bhi.n	8008048 <HAL_RCC_OscConfig+0x3ec>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	2b20      	cmp	r3, #32
 800801e:	d108      	bne.n	8008032 <HAL_RCC_OscConfig+0x3d6>
 8008020:	4b4c      	ldr	r3, [pc, #304]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008028:	4a4a      	ldr	r2, [pc, #296]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 800802a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800802e:	6053      	str	r3, [r2, #4]
 8008030:	e02e      	b.n	8008090 <HAL_RCC_OscConfig+0x434>
 8008032:	4b48      	ldr	r3, [pc, #288]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	069b      	lsls	r3, r3, #26
 8008040:	4944      	ldr	r1, [pc, #272]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008042:	4313      	orrs	r3, r2
 8008044:	604b      	str	r3, [r1, #4]
 8008046:	e023      	b.n	8008090 <HAL_RCC_OscConfig+0x434>
 8008048:	4b42      	ldr	r3, [pc, #264]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	061b      	lsls	r3, r3, #24
 8008056:	493f      	ldr	r1, [pc, #252]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008058:	4313      	orrs	r3, r2
 800805a:	60cb      	str	r3, [r1, #12]
 800805c:	e018      	b.n	8008090 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800805e:	4b3d      	ldr	r3, [pc, #244]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a3c      	ldr	r2, [pc, #240]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008064:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008068:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800806a:	f7fc f8b1 	bl	80041d0 <HAL_GetTick>
 800806e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008070:	e008      	b.n	8008084 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008072:	f7fc f8ad 	bl	80041d0 <HAL_GetTick>
 8008076:	4602      	mov	r2, r0
 8008078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807a:	1ad3      	subs	r3, r2, r3
 800807c:	2b02      	cmp	r3, #2
 800807e:	d901      	bls.n	8008084 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008080:	2303      	movs	r3, #3
 8008082:	e23d      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008084:	4b33      	ldr	r3, [pc, #204]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1f0      	bne.n	8008072 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f003 0308 	and.w	r3, r3, #8
 8008098:	2b00      	cmp	r3, #0
 800809a:	d036      	beq.n	800810a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d019      	beq.n	80080d8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80080a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 80080a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080a8:	4a2a      	ldr	r2, [pc, #168]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 80080aa:	f043 0301 	orr.w	r3, r3, #1
 80080ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080b0:	f7fc f88e 	bl	80041d0 <HAL_GetTick>
 80080b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80080b6:	e008      	b.n	80080ca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80080b8:	f7fc f88a 	bl	80041d0 <HAL_GetTick>
 80080bc:	4602      	mov	r2, r0
 80080be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	2b02      	cmp	r3, #2
 80080c4:	d901      	bls.n	80080ca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e21a      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80080ca:	4b22      	ldr	r3, [pc, #136]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 80080cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080ce:	f003 0302 	and.w	r3, r3, #2
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d0f0      	beq.n	80080b8 <HAL_RCC_OscConfig+0x45c>
 80080d6:	e018      	b.n	800810a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80080d8:	4b1e      	ldr	r3, [pc, #120]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 80080da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 80080de:	f023 0301 	bic.w	r3, r3, #1
 80080e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080e4:	f7fc f874 	bl	80041d0 <HAL_GetTick>
 80080e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80080ea:	e008      	b.n	80080fe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80080ec:	f7fc f870 	bl	80041d0 <HAL_GetTick>
 80080f0:	4602      	mov	r2, r0
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e200      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80080fe:	4b15      	ldr	r3, [pc, #84]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008102:	f003 0302 	and.w	r3, r3, #2
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1f0      	bne.n	80080ec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0320 	and.w	r3, r3, #32
 8008112:	2b00      	cmp	r3, #0
 8008114:	d039      	beq.n	800818a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d01c      	beq.n	8008158 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800811e:	4b0d      	ldr	r3, [pc, #52]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a0c      	ldr	r2, [pc, #48]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008124:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008128:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800812a:	f7fc f851 	bl	80041d0 <HAL_GetTick>
 800812e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008130:	e008      	b.n	8008144 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008132:	f7fc f84d 	bl	80041d0 <HAL_GetTick>
 8008136:	4602      	mov	r2, r0
 8008138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	2b02      	cmp	r3, #2
 800813e:	d901      	bls.n	8008144 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008140:	2303      	movs	r3, #3
 8008142:	e1dd      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008144:	4b03      	ldr	r3, [pc, #12]	@ (8008154 <HAL_RCC_OscConfig+0x4f8>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d0f0      	beq.n	8008132 <HAL_RCC_OscConfig+0x4d6>
 8008150:	e01b      	b.n	800818a <HAL_RCC_OscConfig+0x52e>
 8008152:	bf00      	nop
 8008154:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008158:	4b9b      	ldr	r3, [pc, #620]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a9a      	ldr	r2, [pc, #616]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800815e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008162:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008164:	f7fc f834 	bl	80041d0 <HAL_GetTick>
 8008168:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800816a:	e008      	b.n	800817e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800816c:	f7fc f830 	bl	80041d0 <HAL_GetTick>
 8008170:	4602      	mov	r2, r0
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	1ad3      	subs	r3, r2, r3
 8008176:	2b02      	cmp	r3, #2
 8008178:	d901      	bls.n	800817e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800817a:	2303      	movs	r3, #3
 800817c:	e1c0      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800817e:	4b92      	ldr	r3, [pc, #584]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d1f0      	bne.n	800816c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0304 	and.w	r3, r3, #4
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 8081 	beq.w	800829a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008198:	4b8c      	ldr	r3, [pc, #560]	@ (80083cc <HAL_RCC_OscConfig+0x770>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a8b      	ldr	r2, [pc, #556]	@ (80083cc <HAL_RCC_OscConfig+0x770>)
 800819e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081a4:	f7fc f814 	bl	80041d0 <HAL_GetTick>
 80081a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081aa:	e008      	b.n	80081be <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081ac:	f7fc f810 	bl	80041d0 <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	2b64      	cmp	r3, #100	@ 0x64
 80081b8:	d901      	bls.n	80081be <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e1a0      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081be:	4b83      	ldr	r3, [pc, #524]	@ (80083cc <HAL_RCC_OscConfig+0x770>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d0f0      	beq.n	80081ac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d106      	bne.n	80081e0 <HAL_RCC_OscConfig+0x584>
 80081d2:	4b7d      	ldr	r3, [pc, #500]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80081d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081d6:	4a7c      	ldr	r2, [pc, #496]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80081d8:	f043 0301 	orr.w	r3, r3, #1
 80081dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80081de:	e02d      	b.n	800823c <HAL_RCC_OscConfig+0x5e0>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d10c      	bne.n	8008202 <HAL_RCC_OscConfig+0x5a6>
 80081e8:	4b77      	ldr	r3, [pc, #476]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80081ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ec:	4a76      	ldr	r2, [pc, #472]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80081ee:	f023 0301 	bic.w	r3, r3, #1
 80081f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80081f4:	4b74      	ldr	r3, [pc, #464]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80081f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081f8:	4a73      	ldr	r2, [pc, #460]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80081fa:	f023 0304 	bic.w	r3, r3, #4
 80081fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008200:	e01c      	b.n	800823c <HAL_RCC_OscConfig+0x5e0>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	2b05      	cmp	r3, #5
 8008208:	d10c      	bne.n	8008224 <HAL_RCC_OscConfig+0x5c8>
 800820a:	4b6f      	ldr	r3, [pc, #444]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800820c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800820e:	4a6e      	ldr	r2, [pc, #440]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008210:	f043 0304 	orr.w	r3, r3, #4
 8008214:	6713      	str	r3, [r2, #112]	@ 0x70
 8008216:	4b6c      	ldr	r3, [pc, #432]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800821a:	4a6b      	ldr	r2, [pc, #428]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800821c:	f043 0301 	orr.w	r3, r3, #1
 8008220:	6713      	str	r3, [r2, #112]	@ 0x70
 8008222:	e00b      	b.n	800823c <HAL_RCC_OscConfig+0x5e0>
 8008224:	4b68      	ldr	r3, [pc, #416]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008228:	4a67      	ldr	r2, [pc, #412]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800822a:	f023 0301 	bic.w	r3, r3, #1
 800822e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008230:	4b65      	ldr	r3, [pc, #404]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008234:	4a64      	ldr	r2, [pc, #400]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008236:	f023 0304 	bic.w	r3, r3, #4
 800823a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d015      	beq.n	8008270 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008244:	f7fb ffc4 	bl	80041d0 <HAL_GetTick>
 8008248:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800824a:	e00a      	b.n	8008262 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800824c:	f7fb ffc0 	bl	80041d0 <HAL_GetTick>
 8008250:	4602      	mov	r2, r0
 8008252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008254:	1ad3      	subs	r3, r2, r3
 8008256:	f241 3288 	movw	r2, #5000	@ 0x1388
 800825a:	4293      	cmp	r3, r2
 800825c:	d901      	bls.n	8008262 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e14e      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008262:	4b59      	ldr	r3, [pc, #356]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008266:	f003 0302 	and.w	r3, r3, #2
 800826a:	2b00      	cmp	r3, #0
 800826c:	d0ee      	beq.n	800824c <HAL_RCC_OscConfig+0x5f0>
 800826e:	e014      	b.n	800829a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008270:	f7fb ffae 	bl	80041d0 <HAL_GetTick>
 8008274:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008276:	e00a      	b.n	800828e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008278:	f7fb ffaa 	bl	80041d0 <HAL_GetTick>
 800827c:	4602      	mov	r2, r0
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008286:	4293      	cmp	r3, r2
 8008288:	d901      	bls.n	800828e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e138      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800828e:	4b4e      	ldr	r3, [pc, #312]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008292:	f003 0302 	and.w	r3, r3, #2
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1ee      	bne.n	8008278 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f000 812d 	beq.w	80084fe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80082a4:	4b48      	ldr	r3, [pc, #288]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082ac:	2b18      	cmp	r3, #24
 80082ae:	f000 80bd 	beq.w	800842c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	f040 809e 	bne.w	80083f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082bc:	4b42      	ldr	r3, [pc, #264]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a41      	ldr	r2, [pc, #260]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80082c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082c8:	f7fb ff82 	bl	80041d0 <HAL_GetTick>
 80082cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082ce:	e008      	b.n	80082e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082d0:	f7fb ff7e 	bl	80041d0 <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d901      	bls.n	80082e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e10e      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082e2:	4b39      	ldr	r3, [pc, #228]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1f0      	bne.n	80082d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082ee:	4b36      	ldr	r3, [pc, #216]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80082f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082f2:	4b37      	ldr	r3, [pc, #220]	@ (80083d0 <HAL_RCC_OscConfig+0x774>)
 80082f4:	4013      	ands	r3, r2
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80082fe:	0112      	lsls	r2, r2, #4
 8008300:	430a      	orrs	r2, r1
 8008302:	4931      	ldr	r1, [pc, #196]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008304:	4313      	orrs	r3, r2
 8008306:	628b      	str	r3, [r1, #40]	@ 0x28
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800830c:	3b01      	subs	r3, #1
 800830e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008316:	3b01      	subs	r3, #1
 8008318:	025b      	lsls	r3, r3, #9
 800831a:	b29b      	uxth	r3, r3
 800831c:	431a      	orrs	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008322:	3b01      	subs	r3, #1
 8008324:	041b      	lsls	r3, r3, #16
 8008326:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800832a:	431a      	orrs	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008330:	3b01      	subs	r3, #1
 8008332:	061b      	lsls	r3, r3, #24
 8008334:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008338:	4923      	ldr	r1, [pc, #140]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800833a:	4313      	orrs	r3, r2
 800833c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800833e:	4b22      	ldr	r3, [pc, #136]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008342:	4a21      	ldr	r2, [pc, #132]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008344:	f023 0301 	bic.w	r3, r3, #1
 8008348:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800834a:	4b1f      	ldr	r3, [pc, #124]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800834c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800834e:	4b21      	ldr	r3, [pc, #132]	@ (80083d4 <HAL_RCC_OscConfig+0x778>)
 8008350:	4013      	ands	r3, r2
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008356:	00d2      	lsls	r2, r2, #3
 8008358:	491b      	ldr	r1, [pc, #108]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800835a:	4313      	orrs	r3, r2
 800835c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800835e:	4b1a      	ldr	r3, [pc, #104]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008362:	f023 020c 	bic.w	r2, r3, #12
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836a:	4917      	ldr	r1, [pc, #92]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800836c:	4313      	orrs	r3, r2
 800836e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008370:	4b15      	ldr	r3, [pc, #84]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008374:	f023 0202 	bic.w	r2, r3, #2
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837c:	4912      	ldr	r1, [pc, #72]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800837e:	4313      	orrs	r3, r2
 8008380:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008382:	4b11      	ldr	r3, [pc, #68]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008386:	4a10      	ldr	r2, [pc, #64]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800838c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800838e:	4b0e      	ldr	r3, [pc, #56]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008392:	4a0d      	ldr	r2, [pc, #52]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 8008394:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008398:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800839a:	4b0b      	ldr	r3, [pc, #44]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 800839c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839e:	4a0a      	ldr	r2, [pc, #40]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80083a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80083a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80083a6:	4b08      	ldr	r3, [pc, #32]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80083a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083aa:	4a07      	ldr	r2, [pc, #28]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80083ac:	f043 0301 	orr.w	r3, r3, #1
 80083b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083b2:	4b05      	ldr	r3, [pc, #20]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a04      	ldr	r2, [pc, #16]	@ (80083c8 <HAL_RCC_OscConfig+0x76c>)
 80083b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80083bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083be:	f7fb ff07 	bl	80041d0 <HAL_GetTick>
 80083c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80083c4:	e011      	b.n	80083ea <HAL_RCC_OscConfig+0x78e>
 80083c6:	bf00      	nop
 80083c8:	58024400 	.word	0x58024400
 80083cc:	58024800 	.word	0x58024800
 80083d0:	fffffc0c 	.word	0xfffffc0c
 80083d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083d8:	f7fb fefa 	bl	80041d0 <HAL_GetTick>
 80083dc:	4602      	mov	r2, r0
 80083de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	d901      	bls.n	80083ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e08a      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80083ea:	4b47      	ldr	r3, [pc, #284]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d0f0      	beq.n	80083d8 <HAL_RCC_OscConfig+0x77c>
 80083f6:	e082      	b.n	80084fe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083f8:	4b43      	ldr	r3, [pc, #268]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a42      	ldr	r2, [pc, #264]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80083fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008402:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008404:	f7fb fee4 	bl	80041d0 <HAL_GetTick>
 8008408:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800840a:	e008      	b.n	800841e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800840c:	f7fb fee0 	bl	80041d0 <HAL_GetTick>
 8008410:	4602      	mov	r2, r0
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	1ad3      	subs	r3, r2, r3
 8008416:	2b02      	cmp	r3, #2
 8008418:	d901      	bls.n	800841e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800841a:	2303      	movs	r3, #3
 800841c:	e070      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800841e:	4b3a      	ldr	r3, [pc, #232]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1f0      	bne.n	800840c <HAL_RCC_OscConfig+0x7b0>
 800842a:	e068      	b.n	80084fe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800842c:	4b36      	ldr	r3, [pc, #216]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 800842e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008430:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008432:	4b35      	ldr	r3, [pc, #212]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 8008434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008436:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800843c:	2b01      	cmp	r3, #1
 800843e:	d031      	beq.n	80084a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	f003 0203 	and.w	r2, r3, #3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800844a:	429a      	cmp	r2, r3
 800844c:	d12a      	bne.n	80084a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	091b      	lsrs	r3, r3, #4
 8008452:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800845a:	429a      	cmp	r2, r3
 800845c:	d122      	bne.n	80084a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008468:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800846a:	429a      	cmp	r2, r3
 800846c:	d11a      	bne.n	80084a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	0a5b      	lsrs	r3, r3, #9
 8008472:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800847a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800847c:	429a      	cmp	r2, r3
 800847e:	d111      	bne.n	80084a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	0c1b      	lsrs	r3, r3, #16
 8008484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800848c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800848e:	429a      	cmp	r2, r3
 8008490:	d108      	bne.n	80084a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	0e1b      	lsrs	r3, r3, #24
 8008496:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800849e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d001      	beq.n	80084a8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	e02b      	b.n	8008500 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80084a8:	4b17      	ldr	r3, [pc, #92]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084ac:	08db      	lsrs	r3, r3, #3
 80084ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80084b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084b8:	693a      	ldr	r2, [r7, #16]
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d01f      	beq.n	80084fe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80084be:	4b12      	ldr	r3, [pc, #72]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c2:	4a11      	ldr	r2, [pc, #68]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084c4:	f023 0301 	bic.w	r3, r3, #1
 80084c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80084ca:	f7fb fe81 	bl	80041d0 <HAL_GetTick>
 80084ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80084d0:	bf00      	nop
 80084d2:	f7fb fe7d 	bl	80041d0 <HAL_GetTick>
 80084d6:	4602      	mov	r2, r0
 80084d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084da:	4293      	cmp	r3, r2
 80084dc:	d0f9      	beq.n	80084d2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80084de:	4b0a      	ldr	r3, [pc, #40]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80084e2:	4b0a      	ldr	r3, [pc, #40]	@ (800850c <HAL_RCC_OscConfig+0x8b0>)
 80084e4:	4013      	ands	r3, r2
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80084ea:	00d2      	lsls	r2, r2, #3
 80084ec:	4906      	ldr	r1, [pc, #24]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80084f2:	4b05      	ldr	r3, [pc, #20]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f6:	4a04      	ldr	r2, [pc, #16]	@ (8008508 <HAL_RCC_OscConfig+0x8ac>)
 80084f8:	f043 0301 	orr.w	r3, r3, #1
 80084fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3730      	adds	r7, #48	@ 0x30
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}
 8008508:	58024400 	.word	0x58024400
 800850c:	ffff0007 	.word	0xffff0007

08008510 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b086      	sub	sp, #24
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d101      	bne.n	8008524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	e19c      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008524:	4b8a      	ldr	r3, [pc, #552]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 030f 	and.w	r3, r3, #15
 800852c:	683a      	ldr	r2, [r7, #0]
 800852e:	429a      	cmp	r2, r3
 8008530:	d910      	bls.n	8008554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008532:	4b87      	ldr	r3, [pc, #540]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f023 020f 	bic.w	r2, r3, #15
 800853a:	4985      	ldr	r1, [pc, #532]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	4313      	orrs	r3, r2
 8008540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008542:	4b83      	ldr	r3, [pc, #524]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f003 030f 	and.w	r3, r3, #15
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	429a      	cmp	r2, r3
 800854e:	d001      	beq.n	8008554 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	e184      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 0304 	and.w	r3, r3, #4
 800855c:	2b00      	cmp	r3, #0
 800855e:	d010      	beq.n	8008582 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	691a      	ldr	r2, [r3, #16]
 8008564:	4b7b      	ldr	r3, [pc, #492]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800856c:	429a      	cmp	r2, r3
 800856e:	d908      	bls.n	8008582 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008570:	4b78      	ldr	r3, [pc, #480]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	691b      	ldr	r3, [r3, #16]
 800857c:	4975      	ldr	r1, [pc, #468]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 800857e:	4313      	orrs	r3, r2
 8008580:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 0308 	and.w	r3, r3, #8
 800858a:	2b00      	cmp	r3, #0
 800858c:	d010      	beq.n	80085b0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	695a      	ldr	r2, [r3, #20]
 8008592:	4b70      	ldr	r3, [pc, #448]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008594:	69db      	ldr	r3, [r3, #28]
 8008596:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800859a:	429a      	cmp	r2, r3
 800859c:	d908      	bls.n	80085b0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800859e:	4b6d      	ldr	r3, [pc, #436]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085a0:	69db      	ldr	r3, [r3, #28]
 80085a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	695b      	ldr	r3, [r3, #20]
 80085aa:	496a      	ldr	r1, [pc, #424]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085ac:	4313      	orrs	r3, r2
 80085ae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0310 	and.w	r3, r3, #16
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d010      	beq.n	80085de <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	699a      	ldr	r2, [r3, #24]
 80085c0:	4b64      	ldr	r3, [pc, #400]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085c2:	69db      	ldr	r3, [r3, #28]
 80085c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d908      	bls.n	80085de <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80085cc:	4b61      	ldr	r3, [pc, #388]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085ce:	69db      	ldr	r3, [r3, #28]
 80085d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	495e      	ldr	r1, [pc, #376]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f003 0320 	and.w	r3, r3, #32
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d010      	beq.n	800860c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	69da      	ldr	r2, [r3, #28]
 80085ee:	4b59      	ldr	r3, [pc, #356]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d908      	bls.n	800860c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80085fa:	4b56      	ldr	r3, [pc, #344]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80085fc:	6a1b      	ldr	r3, [r3, #32]
 80085fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	69db      	ldr	r3, [r3, #28]
 8008606:	4953      	ldr	r1, [pc, #332]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008608:	4313      	orrs	r3, r2
 800860a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 0302 	and.w	r3, r3, #2
 8008614:	2b00      	cmp	r3, #0
 8008616:	d010      	beq.n	800863a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	68da      	ldr	r2, [r3, #12]
 800861c:	4b4d      	ldr	r3, [pc, #308]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 800861e:	699b      	ldr	r3, [r3, #24]
 8008620:	f003 030f 	and.w	r3, r3, #15
 8008624:	429a      	cmp	r2, r3
 8008626:	d908      	bls.n	800863a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008628:	4b4a      	ldr	r3, [pc, #296]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	f023 020f 	bic.w	r2, r3, #15
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	4947      	ldr	r1, [pc, #284]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008636:	4313      	orrs	r3, r2
 8008638:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f003 0301 	and.w	r3, r3, #1
 8008642:	2b00      	cmp	r3, #0
 8008644:	d055      	beq.n	80086f2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008646:	4b43      	ldr	r3, [pc, #268]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008648:	699b      	ldr	r3, [r3, #24]
 800864a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	4940      	ldr	r1, [pc, #256]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008654:	4313      	orrs	r3, r2
 8008656:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	2b02      	cmp	r3, #2
 800865e:	d107      	bne.n	8008670 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008660:	4b3c      	ldr	r3, [pc, #240]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008668:	2b00      	cmp	r3, #0
 800866a:	d121      	bne.n	80086b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	e0f6      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	2b03      	cmp	r3, #3
 8008676:	d107      	bne.n	8008688 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008678:	4b36      	ldr	r3, [pc, #216]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008680:	2b00      	cmp	r3, #0
 8008682:	d115      	bne.n	80086b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	e0ea      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d107      	bne.n	80086a0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008690:	4b30      	ldr	r3, [pc, #192]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008698:	2b00      	cmp	r3, #0
 800869a:	d109      	bne.n	80086b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	e0de      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80086a0:	4b2c      	ldr	r3, [pc, #176]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0304 	and.w	r3, r3, #4
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e0d6      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80086b0:	4b28      	ldr	r3, [pc, #160]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	f023 0207 	bic.w	r2, r3, #7
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	4925      	ldr	r1, [pc, #148]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80086be:	4313      	orrs	r3, r2
 80086c0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086c2:	f7fb fd85 	bl	80041d0 <HAL_GetTick>
 80086c6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086c8:	e00a      	b.n	80086e0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086ca:	f7fb fd81 	bl	80041d0 <HAL_GetTick>
 80086ce:	4602      	mov	r2, r0
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	1ad3      	subs	r3, r2, r3
 80086d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086d8:	4293      	cmp	r3, r2
 80086da:	d901      	bls.n	80086e0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80086dc:	2303      	movs	r3, #3
 80086de:	e0be      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086e0:	4b1c      	ldr	r3, [pc, #112]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	00db      	lsls	r3, r3, #3
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d1eb      	bne.n	80086ca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f003 0302 	and.w	r3, r3, #2
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d010      	beq.n	8008720 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	68da      	ldr	r2, [r3, #12]
 8008702:	4b14      	ldr	r3, [pc, #80]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	f003 030f 	and.w	r3, r3, #15
 800870a:	429a      	cmp	r2, r3
 800870c:	d208      	bcs.n	8008720 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800870e:	4b11      	ldr	r3, [pc, #68]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 8008710:	699b      	ldr	r3, [r3, #24]
 8008712:	f023 020f 	bic.w	r2, r3, #15
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	68db      	ldr	r3, [r3, #12]
 800871a:	490e      	ldr	r1, [pc, #56]	@ (8008754 <HAL_RCC_ClockConfig+0x244>)
 800871c:	4313      	orrs	r3, r2
 800871e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008720:	4b0b      	ldr	r3, [pc, #44]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 030f 	and.w	r3, r3, #15
 8008728:	683a      	ldr	r2, [r7, #0]
 800872a:	429a      	cmp	r2, r3
 800872c:	d214      	bcs.n	8008758 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800872e:	4b08      	ldr	r3, [pc, #32]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f023 020f 	bic.w	r2, r3, #15
 8008736:	4906      	ldr	r1, [pc, #24]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	4313      	orrs	r3, r2
 800873c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800873e:	4b04      	ldr	r3, [pc, #16]	@ (8008750 <HAL_RCC_ClockConfig+0x240>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f003 030f 	and.w	r3, r3, #15
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	429a      	cmp	r2, r3
 800874a:	d005      	beq.n	8008758 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e086      	b.n	800885e <HAL_RCC_ClockConfig+0x34e>
 8008750:	52002000 	.word	0x52002000
 8008754:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 0304 	and.w	r3, r3, #4
 8008760:	2b00      	cmp	r3, #0
 8008762:	d010      	beq.n	8008786 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	691a      	ldr	r2, [r3, #16]
 8008768:	4b3f      	ldr	r3, [pc, #252]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008770:	429a      	cmp	r2, r3
 8008772:	d208      	bcs.n	8008786 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008774:	4b3c      	ldr	r3, [pc, #240]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	4939      	ldr	r1, [pc, #228]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 8008782:	4313      	orrs	r3, r2
 8008784:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f003 0308 	and.w	r3, r3, #8
 800878e:	2b00      	cmp	r3, #0
 8008790:	d010      	beq.n	80087b4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	695a      	ldr	r2, [r3, #20]
 8008796:	4b34      	ldr	r3, [pc, #208]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800879e:	429a      	cmp	r2, r3
 80087a0:	d208      	bcs.n	80087b4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80087a2:	4b31      	ldr	r3, [pc, #196]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	492e      	ldr	r1, [pc, #184]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 80087b0:	4313      	orrs	r3, r2
 80087b2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f003 0310 	and.w	r3, r3, #16
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d010      	beq.n	80087e2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	699a      	ldr	r2, [r3, #24]
 80087c4:	4b28      	ldr	r3, [pc, #160]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 80087c6:	69db      	ldr	r3, [r3, #28]
 80087c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d208      	bcs.n	80087e2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80087d0:	4b25      	ldr	r3, [pc, #148]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 80087d2:	69db      	ldr	r3, [r3, #28]
 80087d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	699b      	ldr	r3, [r3, #24]
 80087dc:	4922      	ldr	r1, [pc, #136]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f003 0320 	and.w	r3, r3, #32
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d010      	beq.n	8008810 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69da      	ldr	r2, [r3, #28]
 80087f2:	4b1d      	ldr	r3, [pc, #116]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 80087f4:	6a1b      	ldr	r3, [r3, #32]
 80087f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d208      	bcs.n	8008810 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80087fe:	4b1a      	ldr	r3, [pc, #104]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 8008800:	6a1b      	ldr	r3, [r3, #32]
 8008802:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	69db      	ldr	r3, [r3, #28]
 800880a:	4917      	ldr	r1, [pc, #92]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 800880c:	4313      	orrs	r3, r2
 800880e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008810:	f000 f834 	bl	800887c <HAL_RCC_GetSysClockFreq>
 8008814:	4602      	mov	r2, r0
 8008816:	4b14      	ldr	r3, [pc, #80]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 8008818:	699b      	ldr	r3, [r3, #24]
 800881a:	0a1b      	lsrs	r3, r3, #8
 800881c:	f003 030f 	and.w	r3, r3, #15
 8008820:	4912      	ldr	r1, [pc, #72]	@ (800886c <HAL_RCC_ClockConfig+0x35c>)
 8008822:	5ccb      	ldrb	r3, [r1, r3]
 8008824:	f003 031f 	and.w	r3, r3, #31
 8008828:	fa22 f303 	lsr.w	r3, r2, r3
 800882c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800882e:	4b0e      	ldr	r3, [pc, #56]	@ (8008868 <HAL_RCC_ClockConfig+0x358>)
 8008830:	699b      	ldr	r3, [r3, #24]
 8008832:	f003 030f 	and.w	r3, r3, #15
 8008836:	4a0d      	ldr	r2, [pc, #52]	@ (800886c <HAL_RCC_ClockConfig+0x35c>)
 8008838:	5cd3      	ldrb	r3, [r2, r3]
 800883a:	f003 031f 	and.w	r3, r3, #31
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	fa22 f303 	lsr.w	r3, r2, r3
 8008844:	4a0a      	ldr	r2, [pc, #40]	@ (8008870 <HAL_RCC_ClockConfig+0x360>)
 8008846:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008848:	4a0a      	ldr	r2, [pc, #40]	@ (8008874 <HAL_RCC_ClockConfig+0x364>)
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800884e:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <HAL_RCC_ClockConfig+0x368>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4618      	mov	r0, r3
 8008854:	f7fb fc72 	bl	800413c <HAL_InitTick>
 8008858:	4603      	mov	r3, r0
 800885a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800885c:	7bfb      	ldrb	r3, [r7, #15]
}
 800885e:	4618      	mov	r0, r3
 8008860:	3718      	adds	r7, #24
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	58024400 	.word	0x58024400
 800886c:	08013e0c 	.word	0x08013e0c
 8008870:	24000050 	.word	0x24000050
 8008874:	2400004c 	.word	0x2400004c
 8008878:	24000054 	.word	0x24000054

0800887c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800887c:	b480      	push	{r7}
 800887e:	b089      	sub	sp, #36	@ 0x24
 8008880:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008882:	4bb3      	ldr	r3, [pc, #716]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800888a:	2b18      	cmp	r3, #24
 800888c:	f200 8155 	bhi.w	8008b3a <HAL_RCC_GetSysClockFreq+0x2be>
 8008890:	a201      	add	r2, pc, #4	@ (adr r2, 8008898 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008896:	bf00      	nop
 8008898:	080088fd 	.word	0x080088fd
 800889c:	08008b3b 	.word	0x08008b3b
 80088a0:	08008b3b 	.word	0x08008b3b
 80088a4:	08008b3b 	.word	0x08008b3b
 80088a8:	08008b3b 	.word	0x08008b3b
 80088ac:	08008b3b 	.word	0x08008b3b
 80088b0:	08008b3b 	.word	0x08008b3b
 80088b4:	08008b3b 	.word	0x08008b3b
 80088b8:	08008923 	.word	0x08008923
 80088bc:	08008b3b 	.word	0x08008b3b
 80088c0:	08008b3b 	.word	0x08008b3b
 80088c4:	08008b3b 	.word	0x08008b3b
 80088c8:	08008b3b 	.word	0x08008b3b
 80088cc:	08008b3b 	.word	0x08008b3b
 80088d0:	08008b3b 	.word	0x08008b3b
 80088d4:	08008b3b 	.word	0x08008b3b
 80088d8:	08008929 	.word	0x08008929
 80088dc:	08008b3b 	.word	0x08008b3b
 80088e0:	08008b3b 	.word	0x08008b3b
 80088e4:	08008b3b 	.word	0x08008b3b
 80088e8:	08008b3b 	.word	0x08008b3b
 80088ec:	08008b3b 	.word	0x08008b3b
 80088f0:	08008b3b 	.word	0x08008b3b
 80088f4:	08008b3b 	.word	0x08008b3b
 80088f8:	0800892f 	.word	0x0800892f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088fc:	4b94      	ldr	r3, [pc, #592]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0320 	and.w	r3, r3, #32
 8008904:	2b00      	cmp	r3, #0
 8008906:	d009      	beq.n	800891c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008908:	4b91      	ldr	r3, [pc, #580]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	08db      	lsrs	r3, r3, #3
 800890e:	f003 0303 	and.w	r3, r3, #3
 8008912:	4a90      	ldr	r2, [pc, #576]	@ (8008b54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008914:	fa22 f303 	lsr.w	r3, r2, r3
 8008918:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800891a:	e111      	b.n	8008b40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800891c:	4b8d      	ldr	r3, [pc, #564]	@ (8008b54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800891e:	61bb      	str	r3, [r7, #24]
      break;
 8008920:	e10e      	b.n	8008b40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008922:	4b8d      	ldr	r3, [pc, #564]	@ (8008b58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008924:	61bb      	str	r3, [r7, #24]
      break;
 8008926:	e10b      	b.n	8008b40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008928:	4b8c      	ldr	r3, [pc, #560]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800892a:	61bb      	str	r3, [r7, #24]
      break;
 800892c:	e108      	b.n	8008b40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800892e:	4b88      	ldr	r3, [pc, #544]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008932:	f003 0303 	and.w	r3, r3, #3
 8008936:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008938:	4b85      	ldr	r3, [pc, #532]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800893a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800893c:	091b      	lsrs	r3, r3, #4
 800893e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008942:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008944:	4b82      	ldr	r3, [pc, #520]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800894e:	4b80      	ldr	r3, [pc, #512]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008952:	08db      	lsrs	r3, r3, #3
 8008954:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	fb02 f303 	mul.w	r3, r2, r3
 800895e:	ee07 3a90 	vmov	s15, r3
 8008962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008966:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	2b00      	cmp	r3, #0
 800896e:	f000 80e1 	beq.w	8008b34 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	2b02      	cmp	r3, #2
 8008976:	f000 8083 	beq.w	8008a80 <HAL_RCC_GetSysClockFreq+0x204>
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	2b02      	cmp	r3, #2
 800897e:	f200 80a1 	bhi.w	8008ac4 <HAL_RCC_GetSysClockFreq+0x248>
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d003      	beq.n	8008990 <HAL_RCC_GetSysClockFreq+0x114>
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d056      	beq.n	8008a3c <HAL_RCC_GetSysClockFreq+0x1c0>
 800898e:	e099      	b.n	8008ac4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008990:	4b6f      	ldr	r3, [pc, #444]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f003 0320 	and.w	r3, r3, #32
 8008998:	2b00      	cmp	r3, #0
 800899a:	d02d      	beq.n	80089f8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800899c:	4b6c      	ldr	r3, [pc, #432]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	08db      	lsrs	r3, r3, #3
 80089a2:	f003 0303 	and.w	r3, r3, #3
 80089a6:	4a6b      	ldr	r2, [pc, #428]	@ (8008b54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089a8:	fa22 f303 	lsr.w	r3, r2, r3
 80089ac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	ee07 3a90 	vmov	s15, r3
 80089b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	ee07 3a90 	vmov	s15, r3
 80089be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089c6:	4b62      	ldr	r3, [pc, #392]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ce:	ee07 3a90 	vmov	s15, r3
 80089d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80089da:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008b60 <HAL_RCC_GetSysClockFreq+0x2e4>
 80089de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089f2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80089f6:	e087      	b.n	8008b08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	ee07 3a90 	vmov	s15, r3
 80089fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008b64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a0a:	4b51      	ldr	r3, [pc, #324]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a12:	ee07 3a90 	vmov	s15, r3
 8008a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008b60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008a3a:	e065      	b.n	8008b08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	ee07 3a90 	vmov	s15, r3
 8008a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008b68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a4e:	4b40      	ldr	r3, [pc, #256]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a56:	ee07 3a90 	vmov	s15, r3
 8008a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008b60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008a7e:	e043      	b.n	8008b08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	ee07 3a90 	vmov	s15, r3
 8008a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008b6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8008a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a92:	4b2f      	ldr	r3, [pc, #188]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aa2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aa6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008b60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008abe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008ac2:	e021      	b.n	8008b08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ace:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008b68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ae6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008b60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008b08:	4b11      	ldr	r3, [pc, #68]	@ (8008b50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b0c:	0a5b      	lsrs	r3, r3, #9
 8008b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b12:	3301      	adds	r3, #1
 8008b14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	ee07 3a90 	vmov	s15, r3
 8008b1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008b20:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b2c:	ee17 3a90 	vmov	r3, s15
 8008b30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008b32:	e005      	b.n	8008b40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008b34:	2300      	movs	r3, #0
 8008b36:	61bb      	str	r3, [r7, #24]
      break;
 8008b38:	e002      	b.n	8008b40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008b3a:	4b07      	ldr	r3, [pc, #28]	@ (8008b58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008b3c:	61bb      	str	r3, [r7, #24]
      break;
 8008b3e:	bf00      	nop
  }

  return sysclockfreq;
 8008b40:	69bb      	ldr	r3, [r7, #24]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3724      	adds	r7, #36	@ 0x24
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	58024400 	.word	0x58024400
 8008b54:	03d09000 	.word	0x03d09000
 8008b58:	003d0900 	.word	0x003d0900
 8008b5c:	017d7840 	.word	0x017d7840
 8008b60:	46000000 	.word	0x46000000
 8008b64:	4c742400 	.word	0x4c742400
 8008b68:	4a742400 	.word	0x4a742400
 8008b6c:	4bbebc20 	.word	0x4bbebc20

08008b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b76:	f7ff fe81 	bl	800887c <HAL_RCC_GetSysClockFreq>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	4b10      	ldr	r3, [pc, #64]	@ (8008bc0 <HAL_RCC_GetHCLKFreq+0x50>)
 8008b7e:	699b      	ldr	r3, [r3, #24]
 8008b80:	0a1b      	lsrs	r3, r3, #8
 8008b82:	f003 030f 	and.w	r3, r3, #15
 8008b86:	490f      	ldr	r1, [pc, #60]	@ (8008bc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8008b88:	5ccb      	ldrb	r3, [r1, r3]
 8008b8a:	f003 031f 	and.w	r3, r3, #31
 8008b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8008b92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b94:	4b0a      	ldr	r3, [pc, #40]	@ (8008bc0 <HAL_RCC_GetHCLKFreq+0x50>)
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	f003 030f 	and.w	r3, r3, #15
 8008b9c:	4a09      	ldr	r2, [pc, #36]	@ (8008bc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8008b9e:	5cd3      	ldrb	r3, [r2, r3]
 8008ba0:	f003 031f 	and.w	r3, r3, #31
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8008baa:	4a07      	ldr	r2, [pc, #28]	@ (8008bc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8008bac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008bae:	4a07      	ldr	r2, [pc, #28]	@ (8008bcc <HAL_RCC_GetHCLKFreq+0x5c>)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008bb4:	4b04      	ldr	r3, [pc, #16]	@ (8008bc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3708      	adds	r7, #8
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	58024400 	.word	0x58024400
 8008bc4:	08013e0c 	.word	0x08013e0c
 8008bc8:	24000050 	.word	0x24000050
 8008bcc:	2400004c 	.word	0x2400004c

08008bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008bd4:	f7ff ffcc 	bl	8008b70 <HAL_RCC_GetHCLKFreq>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	4b06      	ldr	r3, [pc, #24]	@ (8008bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008bdc:	69db      	ldr	r3, [r3, #28]
 8008bde:	091b      	lsrs	r3, r3, #4
 8008be0:	f003 0307 	and.w	r3, r3, #7
 8008be4:	4904      	ldr	r1, [pc, #16]	@ (8008bf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008be6:	5ccb      	ldrb	r3, [r1, r3]
 8008be8:	f003 031f 	and.w	r3, r3, #31
 8008bec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	58024400 	.word	0x58024400
 8008bf8:	08013e0c 	.word	0x08013e0c

08008bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008c00:	f7ff ffb6 	bl	8008b70 <HAL_RCC_GetHCLKFreq>
 8008c04:	4602      	mov	r2, r0
 8008c06:	4b06      	ldr	r3, [pc, #24]	@ (8008c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c08:	69db      	ldr	r3, [r3, #28]
 8008c0a:	0a1b      	lsrs	r3, r3, #8
 8008c0c:	f003 0307 	and.w	r3, r3, #7
 8008c10:	4904      	ldr	r1, [pc, #16]	@ (8008c24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008c12:	5ccb      	ldrb	r3, [r1, r3]
 8008c14:	f003 031f 	and.w	r3, r3, #31
 8008c18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	bd80      	pop	{r7, pc}
 8008c20:	58024400 	.word	0x58024400
 8008c24:	08013e0c 	.word	0x08013e0c

08008c28 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c2c:	b0ca      	sub	sp, #296	@ 0x128
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008c34:	2300      	movs	r3, #0
 8008c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c48:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008c4c:	2500      	movs	r5, #0
 8008c4e:	ea54 0305 	orrs.w	r3, r4, r5
 8008c52:	d049      	beq.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c5e:	d02f      	beq.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008c60:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c64:	d828      	bhi.n	8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008c66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c6a:	d01a      	beq.n	8008ca2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008c6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c70:	d822      	bhi.n	8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d003      	beq.n	8008c7e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008c76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c7a:	d007      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008c7c:	e01c      	b.n	8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c7e:	4bb8      	ldr	r3, [pc, #736]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c82:	4ab7      	ldr	r2, [pc, #732]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008c8a:	e01a      	b.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c90:	3308      	adds	r3, #8
 8008c92:	2102      	movs	r1, #2
 8008c94:	4618      	mov	r0, r3
 8008c96:	f002 fb61 	bl	800b35c <RCCEx_PLL2_Config>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008ca0:	e00f      	b.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ca6:	3328      	adds	r3, #40	@ 0x28
 8008ca8:	2102      	movs	r1, #2
 8008caa:	4618      	mov	r0, r3
 8008cac:	f002 fc08 	bl	800b4c0 <RCCEx_PLL3_Config>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008cb6:	e004      	b.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008cbe:	e000      	b.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10a      	bne.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008cca:	4ba5      	ldr	r3, [pc, #660]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cd6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008cd8:	4aa1      	ldr	r2, [pc, #644]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008cda:	430b      	orrs	r3, r1
 8008cdc:	6513      	str	r3, [r2, #80]	@ 0x50
 8008cde:	e003      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ce0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ce4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008cf4:	f04f 0900 	mov.w	r9, #0
 8008cf8:	ea58 0309 	orrs.w	r3, r8, r9
 8008cfc:	d047      	beq.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d04:	2b04      	cmp	r3, #4
 8008d06:	d82a      	bhi.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008d08:	a201      	add	r2, pc, #4	@ (adr r2, 8008d10 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d0e:	bf00      	nop
 8008d10:	08008d25 	.word	0x08008d25
 8008d14:	08008d33 	.word	0x08008d33
 8008d18:	08008d49 	.word	0x08008d49
 8008d1c:	08008d67 	.word	0x08008d67
 8008d20:	08008d67 	.word	0x08008d67
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d24:	4b8e      	ldr	r3, [pc, #568]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d28:	4a8d      	ldr	r2, [pc, #564]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008d30:	e01a      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d36:	3308      	adds	r3, #8
 8008d38:	2100      	movs	r1, #0
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f002 fb0e 	bl	800b35c <RCCEx_PLL2_Config>
 8008d40:	4603      	mov	r3, r0
 8008d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008d46:	e00f      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d4c:	3328      	adds	r3, #40	@ 0x28
 8008d4e:	2100      	movs	r1, #0
 8008d50:	4618      	mov	r0, r3
 8008d52:	f002 fbb5 	bl	800b4c0 <RCCEx_PLL3_Config>
 8008d56:	4603      	mov	r3, r0
 8008d58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008d5c:	e004      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d64:	e000      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008d66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d10a      	bne.n	8008d86 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008d70:	4b7b      	ldr	r3, [pc, #492]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d74:	f023 0107 	bic.w	r1, r3, #7
 8008d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d7e:	4a78      	ldr	r2, [pc, #480]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d80:	430b      	orrs	r3, r1
 8008d82:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d84:	e003      	b.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d96:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008d9a:	f04f 0b00 	mov.w	fp, #0
 8008d9e:	ea5a 030b 	orrs.w	r3, sl, fp
 8008da2:	d04c      	beq.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008daa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dae:	d030      	beq.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008db4:	d829      	bhi.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008db6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008db8:	d02d      	beq.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008dba:	2bc0      	cmp	r3, #192	@ 0xc0
 8008dbc:	d825      	bhi.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008dbe:	2b80      	cmp	r3, #128	@ 0x80
 8008dc0:	d018      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008dc2:	2b80      	cmp	r3, #128	@ 0x80
 8008dc4:	d821      	bhi.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d002      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008dca:	2b40      	cmp	r3, #64	@ 0x40
 8008dcc:	d007      	beq.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008dce:	e01c      	b.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd0:	4b63      	ldr	r3, [pc, #396]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd4:	4a62      	ldr	r2, [pc, #392]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008ddc:	e01c      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008de2:	3308      	adds	r3, #8
 8008de4:	2100      	movs	r1, #0
 8008de6:	4618      	mov	r0, r3
 8008de8:	f002 fab8 	bl	800b35c <RCCEx_PLL2_Config>
 8008dec:	4603      	mov	r3, r0
 8008dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008df2:	e011      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008df8:	3328      	adds	r3, #40	@ 0x28
 8008dfa:	2100      	movs	r1, #0
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f002 fb5f 	bl	800b4c0 <RCCEx_PLL3_Config>
 8008e02:	4603      	mov	r3, r0
 8008e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008e08:	e006      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e10:	e002      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008e12:	bf00      	nop
 8008e14:	e000      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008e16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10a      	bne.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008e20:	4b4f      	ldr	r3, [pc, #316]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e24:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e2e:	4a4c      	ldr	r2, [pc, #304]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e30:	430b      	orrs	r3, r1
 8008e32:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e34:	e003      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e46:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008e4a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008e4e:	2300      	movs	r3, #0
 8008e50:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008e54:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008e58:	460b      	mov	r3, r1
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	d053      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e62:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008e66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e6a:	d035      	beq.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008e6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e70:	d82e      	bhi.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008e72:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008e76:	d031      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008e78:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008e7c:	d828      	bhi.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008e7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e82:	d01a      	beq.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008e84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e88:	d822      	bhi.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d003      	beq.n	8008e96 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008e8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e92:	d007      	beq.n	8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008e94:	e01c      	b.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e96:	4b32      	ldr	r3, [pc, #200]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e9a:	4a31      	ldr	r2, [pc, #196]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ea0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008ea2:	e01c      	b.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ea8:	3308      	adds	r3, #8
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4618      	mov	r0, r3
 8008eae:	f002 fa55 	bl	800b35c <RCCEx_PLL2_Config>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008eb8:	e011      	b.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ebe:	3328      	adds	r3, #40	@ 0x28
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f002 fafc 	bl	800b4c0 <RCCEx_PLL3_Config>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008ece:	e006      	b.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ed6:	e002      	b.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008ed8:	bf00      	nop
 8008eda:	e000      	b.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d10b      	bne.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eea:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ef2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008ef6:	4a1a      	ldr	r2, [pc, #104]	@ (8008f60 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ef8:	430b      	orrs	r3, r1
 8008efa:	6593      	str	r3, [r2, #88]	@ 0x58
 8008efc:	e003      	b.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008f12:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008f16:	2300      	movs	r3, #0
 8008f18:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008f1c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008f20:	460b      	mov	r3, r1
 8008f22:	4313      	orrs	r3, r2
 8008f24:	d056      	beq.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f2a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008f2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f32:	d038      	beq.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008f34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f38:	d831      	bhi.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f3a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f3e:	d034      	beq.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008f40:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f44:	d82b      	bhi.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f4a:	d01d      	beq.n	8008f88 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008f4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f50:	d825      	bhi.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d006      	beq.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008f56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f5a:	d00a      	beq.n	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008f5c:	e01f      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f5e:	bf00      	nop
 8008f60:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f64:	4ba2      	ldr	r3, [pc, #648]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f68:	4aa1      	ldr	r2, [pc, #644]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f70:	e01c      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f76:	3308      	adds	r3, #8
 8008f78:	2100      	movs	r1, #0
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f002 f9ee 	bl	800b35c <RCCEx_PLL2_Config>
 8008f80:	4603      	mov	r3, r0
 8008f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008f86:	e011      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8c:	3328      	adds	r3, #40	@ 0x28
 8008f8e:	2100      	movs	r1, #0
 8008f90:	4618      	mov	r0, r3
 8008f92:	f002 fa95 	bl	800b4c0 <RCCEx_PLL3_Config>
 8008f96:	4603      	mov	r3, r0
 8008f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f9c:	e006      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fa4:	e002      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008fa6:	bf00      	nop
 8008fa8:	e000      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008faa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d10b      	bne.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008fb4:	4b8e      	ldr	r3, [pc, #568]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fb8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fc0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008fc4:	4a8a      	ldr	r2, [pc, #552]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008fc6:	430b      	orrs	r3, r1
 8008fc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fca:	e003      	b.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008fe0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008fea:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008fee:	460b      	mov	r3, r1
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	d03a      	beq.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ffa:	2b30      	cmp	r3, #48	@ 0x30
 8008ffc:	d01f      	beq.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8008ffe:	2b30      	cmp	r3, #48	@ 0x30
 8009000:	d819      	bhi.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009002:	2b20      	cmp	r3, #32
 8009004:	d00c      	beq.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009006:	2b20      	cmp	r3, #32
 8009008:	d815      	bhi.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d019      	beq.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800900e:	2b10      	cmp	r3, #16
 8009010:	d111      	bne.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009012:	4b77      	ldr	r3, [pc, #476]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009016:	4a76      	ldr	r2, [pc, #472]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800901c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800901e:	e011      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009024:	3308      	adds	r3, #8
 8009026:	2102      	movs	r1, #2
 8009028:	4618      	mov	r0, r3
 800902a:	f002 f997 	bl	800b35c <RCCEx_PLL2_Config>
 800902e:	4603      	mov	r3, r0
 8009030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009034:	e006      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800903c:	e002      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800903e:	bf00      	nop
 8009040:	e000      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009042:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009048:	2b00      	cmp	r3, #0
 800904a:	d10a      	bne.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800904c:	4b68      	ldr	r3, [pc, #416]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800904e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009050:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800905a:	4a65      	ldr	r2, [pc, #404]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800905c:	430b      	orrs	r3, r1
 800905e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009060:	e003      	b.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800906a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800906e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009072:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009076:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800907a:	2300      	movs	r3, #0
 800907c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009080:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009084:	460b      	mov	r3, r1
 8009086:	4313      	orrs	r3, r2
 8009088:	d051      	beq.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800908a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800908e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009090:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009094:	d035      	beq.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009096:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800909a:	d82e      	bhi.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800909c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090a0:	d031      	beq.n	8009106 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80090a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090a6:	d828      	bhi.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80090a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090ac:	d01a      	beq.n	80090e4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80090ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090b2:	d822      	bhi.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d003      	beq.n	80090c0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80090b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090bc:	d007      	beq.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80090be:	e01c      	b.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090c0:	4b4b      	ldr	r3, [pc, #300]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c4:	4a4a      	ldr	r2, [pc, #296]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80090cc:	e01c      	b.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d2:	3308      	adds	r3, #8
 80090d4:	2100      	movs	r1, #0
 80090d6:	4618      	mov	r0, r3
 80090d8:	f002 f940 	bl	800b35c <RCCEx_PLL2_Config>
 80090dc:	4603      	mov	r3, r0
 80090de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80090e2:	e011      	b.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090e8:	3328      	adds	r3, #40	@ 0x28
 80090ea:	2100      	movs	r1, #0
 80090ec:	4618      	mov	r0, r3
 80090ee:	f002 f9e7 	bl	800b4c0 <RCCEx_PLL3_Config>
 80090f2:	4603      	mov	r3, r0
 80090f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80090f8:	e006      	b.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009100:	e002      	b.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009102:	bf00      	nop
 8009104:	e000      	b.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009106:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009108:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800910c:	2b00      	cmp	r3, #0
 800910e:	d10a      	bne.n	8009126 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009110:	4b37      	ldr	r3, [pc, #220]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009114:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800911c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800911e:	4a34      	ldr	r2, [pc, #208]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009120:	430b      	orrs	r3, r1
 8009122:	6513      	str	r3, [r2, #80]	@ 0x50
 8009124:	e003      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800912a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800912e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009136:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800913a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800913e:	2300      	movs	r3, #0
 8009140:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009144:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009148:	460b      	mov	r3, r1
 800914a:	4313      	orrs	r3, r2
 800914c:	d056      	beq.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800914e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009158:	d033      	beq.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800915a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800915e:	d82c      	bhi.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009160:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009164:	d02f      	beq.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009166:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800916a:	d826      	bhi.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 800916c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009170:	d02b      	beq.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009172:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009176:	d820      	bhi.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009178:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800917c:	d012      	beq.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800917e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009182:	d81a      	bhi.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009184:	2b00      	cmp	r3, #0
 8009186:	d022      	beq.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800918c:	d115      	bne.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800918e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009192:	3308      	adds	r3, #8
 8009194:	2101      	movs	r1, #1
 8009196:	4618      	mov	r0, r3
 8009198:	f002 f8e0 	bl	800b35c <RCCEx_PLL2_Config>
 800919c:	4603      	mov	r3, r0
 800919e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80091a2:	e015      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80091a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091a8:	3328      	adds	r3, #40	@ 0x28
 80091aa:	2101      	movs	r1, #1
 80091ac:	4618      	mov	r0, r3
 80091ae:	f002 f987 	bl	800b4c0 <RCCEx_PLL3_Config>
 80091b2:	4603      	mov	r3, r0
 80091b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80091b8:	e00a      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091c0:	e006      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091c2:	bf00      	nop
 80091c4:	e004      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091c6:	bf00      	nop
 80091c8:	e002      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091ca:	bf00      	nop
 80091cc:	e000      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10d      	bne.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80091d8:	4b05      	ldr	r3, [pc, #20]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80091e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091e6:	4a02      	ldr	r2, [pc, #8]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091e8:	430b      	orrs	r3, r1
 80091ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80091ec:	e006      	b.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80091ee:	bf00      	nop
 80091f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80091fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009204:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009208:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800920c:	2300      	movs	r3, #0
 800920e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009212:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009216:	460b      	mov	r3, r1
 8009218:	4313      	orrs	r3, r2
 800921a:	d055      	beq.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800921c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009220:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009224:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009228:	d033      	beq.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800922a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800922e:	d82c      	bhi.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009234:	d02f      	beq.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800923a:	d826      	bhi.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800923c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009240:	d02b      	beq.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009242:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009246:	d820      	bhi.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009248:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800924c:	d012      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800924e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009252:	d81a      	bhi.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009254:	2b00      	cmp	r3, #0
 8009256:	d022      	beq.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009258:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800925c:	d115      	bne.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800925e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009262:	3308      	adds	r3, #8
 8009264:	2101      	movs	r1, #1
 8009266:	4618      	mov	r0, r3
 8009268:	f002 f878 	bl	800b35c <RCCEx_PLL2_Config>
 800926c:	4603      	mov	r3, r0
 800926e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009272:	e015      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009278:	3328      	adds	r3, #40	@ 0x28
 800927a:	2101      	movs	r1, #1
 800927c:	4618      	mov	r0, r3
 800927e:	f002 f91f 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009282:	4603      	mov	r3, r0
 8009284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009288:	e00a      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800928a:	2301      	movs	r3, #1
 800928c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009290:	e006      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009292:	bf00      	nop
 8009294:	e004      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009296:	bf00      	nop
 8009298:	e002      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800929a:	bf00      	nop
 800929c:	e000      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800929e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10b      	bne.n	80092c0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80092a8:	4ba3      	ldr	r3, [pc, #652]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80092aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ac:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80092b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80092b8:	4a9f      	ldr	r2, [pc, #636]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80092ba:	430b      	orrs	r3, r1
 80092bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80092be:	e003      	b.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80092c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80092d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80092d8:	2300      	movs	r3, #0
 80092da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80092de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80092e2:	460b      	mov	r3, r1
 80092e4:	4313      	orrs	r3, r2
 80092e6:	d037      	beq.n	8009358 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80092e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092f2:	d00e      	beq.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80092f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092f8:	d816      	bhi.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d018      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80092fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009302:	d111      	bne.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009304:	4b8c      	ldr	r3, [pc, #560]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009308:	4a8b      	ldr	r2, [pc, #556]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800930a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800930e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009310:	e00f      	b.n	8009332 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009316:	3308      	adds	r3, #8
 8009318:	2101      	movs	r1, #1
 800931a:	4618      	mov	r0, r3
 800931c:	f002 f81e 	bl	800b35c <RCCEx_PLL2_Config>
 8009320:	4603      	mov	r3, r0
 8009322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009326:	e004      	b.n	8009332 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800932e:	e000      	b.n	8009332 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10a      	bne.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800933a:	4b7f      	ldr	r3, [pc, #508]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800933c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800933e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009348:	4a7b      	ldr	r2, [pc, #492]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800934a:	430b      	orrs	r3, r1
 800934c:	6513      	str	r3, [r2, #80]	@ 0x50
 800934e:	e003      	b.n	8009358 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009350:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009354:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800935c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009360:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009364:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009368:	2300      	movs	r3, #0
 800936a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800936e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009372:	460b      	mov	r3, r1
 8009374:	4313      	orrs	r3, r2
 8009376:	d039      	beq.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800937c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800937e:	2b03      	cmp	r3, #3
 8009380:	d81c      	bhi.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009382:	a201      	add	r2, pc, #4	@ (adr r2, 8009388 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009388:	080093c5 	.word	0x080093c5
 800938c:	08009399 	.word	0x08009399
 8009390:	080093a7 	.word	0x080093a7
 8009394:	080093c5 	.word	0x080093c5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009398:	4b67      	ldr	r3, [pc, #412]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800939a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939c:	4a66      	ldr	r2, [pc, #408]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800939e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80093a4:	e00f      	b.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80093a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093aa:	3308      	adds	r3, #8
 80093ac:	2102      	movs	r1, #2
 80093ae:	4618      	mov	r0, r3
 80093b0:	f001 ffd4 	bl	800b35c <RCCEx_PLL2_Config>
 80093b4:	4603      	mov	r3, r0
 80093b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80093ba:	e004      	b.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093c2:	e000      	b.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80093c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10a      	bne.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80093ce:	4b5a      	ldr	r3, [pc, #360]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093d2:	f023 0103 	bic.w	r1, r3, #3
 80093d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093dc:	4a56      	ldr	r2, [pc, #344]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093de:	430b      	orrs	r3, r1
 80093e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80093e2:	e003      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80093ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80093f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80093fc:	2300      	movs	r3, #0
 80093fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009402:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009406:	460b      	mov	r3, r1
 8009408:	4313      	orrs	r3, r2
 800940a:	f000 809f 	beq.w	800954c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800940e:	4b4b      	ldr	r3, [pc, #300]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a4a      	ldr	r2, [pc, #296]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009418:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800941a:	f7fa fed9 	bl	80041d0 <HAL_GetTick>
 800941e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009422:	e00b      	b.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009424:	f7fa fed4 	bl	80041d0 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800942e:	1ad3      	subs	r3, r2, r3
 8009430:	2b64      	cmp	r3, #100	@ 0x64
 8009432:	d903      	bls.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009434:	2303      	movs	r3, #3
 8009436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800943a:	e005      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800943c:	4b3f      	ldr	r3, [pc, #252]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009444:	2b00      	cmp	r3, #0
 8009446:	d0ed      	beq.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800944c:	2b00      	cmp	r3, #0
 800944e:	d179      	bne.n	8009544 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009450:	4b39      	ldr	r3, [pc, #228]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009452:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009458:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800945c:	4053      	eors	r3, r2
 800945e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009462:	2b00      	cmp	r3, #0
 8009464:	d015      	beq.n	8009492 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009466:	4b34      	ldr	r3, [pc, #208]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800946a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800946e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009472:	4b31      	ldr	r3, [pc, #196]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009476:	4a30      	ldr	r2, [pc, #192]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800947c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800947e:	4b2e      	ldr	r3, [pc, #184]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009482:	4a2d      	ldr	r2, [pc, #180]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009484:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009488:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800948a:	4a2b      	ldr	r2, [pc, #172]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800948c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009490:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009496:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800949a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800949e:	d118      	bne.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094a0:	f7fa fe96 	bl	80041d0 <HAL_GetTick>
 80094a4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094a8:	e00d      	b.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094aa:	f7fa fe91 	bl	80041d0 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80094b4:	1ad2      	subs	r2, r2, r3
 80094b6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d903      	bls.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80094be:	2303      	movs	r3, #3
 80094c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80094c4:	e005      	b.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094c6:	4b1c      	ldr	r3, [pc, #112]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ca:	f003 0302 	and.w	r3, r3, #2
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d0eb      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80094d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d129      	bne.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80094da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094ea:	d10e      	bne.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80094ec:	4b12      	ldr	r3, [pc, #72]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80094f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094fc:	091a      	lsrs	r2, r3, #4
 80094fe:	4b10      	ldr	r3, [pc, #64]	@ (8009540 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009500:	4013      	ands	r3, r2
 8009502:	4a0d      	ldr	r2, [pc, #52]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009504:	430b      	orrs	r3, r1
 8009506:	6113      	str	r3, [r2, #16]
 8009508:	e005      	b.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800950a:	4b0b      	ldr	r3, [pc, #44]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800950c:	691b      	ldr	r3, [r3, #16]
 800950e:	4a0a      	ldr	r2, [pc, #40]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009510:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009514:	6113      	str	r3, [r2, #16]
 8009516:	4b08      	ldr	r3, [pc, #32]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009518:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800951a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800951e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009526:	4a04      	ldr	r2, [pc, #16]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009528:	430b      	orrs	r3, r1
 800952a:	6713      	str	r3, [r2, #112]	@ 0x70
 800952c:	e00e      	b.n	800954c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800952e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009536:	e009      	b.n	800954c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009538:	58024400 	.word	0x58024400
 800953c:	58024800 	.word	0x58024800
 8009540:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009548:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800954c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009554:	f002 0301 	and.w	r3, r2, #1
 8009558:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800955c:	2300      	movs	r3, #0
 800955e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009562:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009566:	460b      	mov	r3, r1
 8009568:	4313      	orrs	r3, r2
 800956a:	f000 8089 	beq.w	8009680 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800956e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009572:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009574:	2b28      	cmp	r3, #40	@ 0x28
 8009576:	d86b      	bhi.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009578:	a201      	add	r2, pc, #4	@ (adr r2, 8009580 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800957a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800957e:	bf00      	nop
 8009580:	08009659 	.word	0x08009659
 8009584:	08009651 	.word	0x08009651
 8009588:	08009651 	.word	0x08009651
 800958c:	08009651 	.word	0x08009651
 8009590:	08009651 	.word	0x08009651
 8009594:	08009651 	.word	0x08009651
 8009598:	08009651 	.word	0x08009651
 800959c:	08009651 	.word	0x08009651
 80095a0:	08009625 	.word	0x08009625
 80095a4:	08009651 	.word	0x08009651
 80095a8:	08009651 	.word	0x08009651
 80095ac:	08009651 	.word	0x08009651
 80095b0:	08009651 	.word	0x08009651
 80095b4:	08009651 	.word	0x08009651
 80095b8:	08009651 	.word	0x08009651
 80095bc:	08009651 	.word	0x08009651
 80095c0:	0800963b 	.word	0x0800963b
 80095c4:	08009651 	.word	0x08009651
 80095c8:	08009651 	.word	0x08009651
 80095cc:	08009651 	.word	0x08009651
 80095d0:	08009651 	.word	0x08009651
 80095d4:	08009651 	.word	0x08009651
 80095d8:	08009651 	.word	0x08009651
 80095dc:	08009651 	.word	0x08009651
 80095e0:	08009659 	.word	0x08009659
 80095e4:	08009651 	.word	0x08009651
 80095e8:	08009651 	.word	0x08009651
 80095ec:	08009651 	.word	0x08009651
 80095f0:	08009651 	.word	0x08009651
 80095f4:	08009651 	.word	0x08009651
 80095f8:	08009651 	.word	0x08009651
 80095fc:	08009651 	.word	0x08009651
 8009600:	08009659 	.word	0x08009659
 8009604:	08009651 	.word	0x08009651
 8009608:	08009651 	.word	0x08009651
 800960c:	08009651 	.word	0x08009651
 8009610:	08009651 	.word	0x08009651
 8009614:	08009651 	.word	0x08009651
 8009618:	08009651 	.word	0x08009651
 800961c:	08009651 	.word	0x08009651
 8009620:	08009659 	.word	0x08009659
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009628:	3308      	adds	r3, #8
 800962a:	2101      	movs	r1, #1
 800962c:	4618      	mov	r0, r3
 800962e:	f001 fe95 	bl	800b35c <RCCEx_PLL2_Config>
 8009632:	4603      	mov	r3, r0
 8009634:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009638:	e00f      	b.n	800965a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800963a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800963e:	3328      	adds	r3, #40	@ 0x28
 8009640:	2101      	movs	r1, #1
 8009642:	4618      	mov	r0, r3
 8009644:	f001 ff3c 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009648:	4603      	mov	r3, r0
 800964a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800964e:	e004      	b.n	800965a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009656:	e000      	b.n	800965a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009658:	bf00      	nop
    }

    if (ret == HAL_OK)
 800965a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10a      	bne.n	8009678 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009662:	4bbf      	ldr	r3, [pc, #764]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009666:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800966a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800966e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009670:	4abb      	ldr	r2, [pc, #748]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009672:	430b      	orrs	r3, r1
 8009674:	6553      	str	r3, [r2, #84]	@ 0x54
 8009676:	e003      	b.n	8009680 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009678:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800967c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009688:	f002 0302 	and.w	r3, r2, #2
 800968c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009690:	2300      	movs	r3, #0
 8009692:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009696:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800969a:	460b      	mov	r3, r1
 800969c:	4313      	orrs	r3, r2
 800969e:	d041      	beq.n	8009724 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80096a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80096a6:	2b05      	cmp	r3, #5
 80096a8:	d824      	bhi.n	80096f4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80096aa:	a201      	add	r2, pc, #4	@ (adr r2, 80096b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80096ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b0:	080096fd 	.word	0x080096fd
 80096b4:	080096c9 	.word	0x080096c9
 80096b8:	080096df 	.word	0x080096df
 80096bc:	080096fd 	.word	0x080096fd
 80096c0:	080096fd 	.word	0x080096fd
 80096c4:	080096fd 	.word	0x080096fd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80096c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096cc:	3308      	adds	r3, #8
 80096ce:	2101      	movs	r1, #1
 80096d0:	4618      	mov	r0, r3
 80096d2:	f001 fe43 	bl	800b35c <RCCEx_PLL2_Config>
 80096d6:	4603      	mov	r3, r0
 80096d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80096dc:	e00f      	b.n	80096fe <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80096de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096e2:	3328      	adds	r3, #40	@ 0x28
 80096e4:	2101      	movs	r1, #1
 80096e6:	4618      	mov	r0, r3
 80096e8:	f001 feea 	bl	800b4c0 <RCCEx_PLL3_Config>
 80096ec:	4603      	mov	r3, r0
 80096ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80096f2:	e004      	b.n	80096fe <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096f4:	2301      	movs	r3, #1
 80096f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096fa:	e000      	b.n	80096fe <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80096fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009702:	2b00      	cmp	r3, #0
 8009704:	d10a      	bne.n	800971c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009706:	4b96      	ldr	r3, [pc, #600]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800970a:	f023 0107 	bic.w	r1, r3, #7
 800970e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009712:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009714:	4a92      	ldr	r2, [pc, #584]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009716:	430b      	orrs	r3, r1
 8009718:	6553      	str	r3, [r2, #84]	@ 0x54
 800971a:	e003      	b.n	8009724 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800971c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009720:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972c:	f002 0304 	and.w	r3, r2, #4
 8009730:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009734:	2300      	movs	r3, #0
 8009736:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800973a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800973e:	460b      	mov	r3, r1
 8009740:	4313      	orrs	r3, r2
 8009742:	d044      	beq.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800974c:	2b05      	cmp	r3, #5
 800974e:	d825      	bhi.n	800979c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009750:	a201      	add	r2, pc, #4	@ (adr r2, 8009758 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009756:	bf00      	nop
 8009758:	080097a5 	.word	0x080097a5
 800975c:	08009771 	.word	0x08009771
 8009760:	08009787 	.word	0x08009787
 8009764:	080097a5 	.word	0x080097a5
 8009768:	080097a5 	.word	0x080097a5
 800976c:	080097a5 	.word	0x080097a5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009774:	3308      	adds	r3, #8
 8009776:	2101      	movs	r1, #1
 8009778:	4618      	mov	r0, r3
 800977a:	f001 fdef 	bl	800b35c <RCCEx_PLL2_Config>
 800977e:	4603      	mov	r3, r0
 8009780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009784:	e00f      	b.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800978a:	3328      	adds	r3, #40	@ 0x28
 800978c:	2101      	movs	r1, #1
 800978e:	4618      	mov	r0, r3
 8009790:	f001 fe96 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009794:	4603      	mov	r3, r0
 8009796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800979a:	e004      	b.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800979c:	2301      	movs	r3, #1
 800979e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097a2:	e000      	b.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80097a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d10b      	bne.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80097ae:	4b6c      	ldr	r3, [pc, #432]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80097b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097b2:	f023 0107 	bic.w	r1, r3, #7
 80097b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097be:	4a68      	ldr	r2, [pc, #416]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80097c0:	430b      	orrs	r3, r1
 80097c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80097c4:	e003      	b.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80097ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d6:	f002 0320 	and.w	r3, r2, #32
 80097da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80097de:	2300      	movs	r3, #0
 80097e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80097e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80097e8:	460b      	mov	r3, r1
 80097ea:	4313      	orrs	r3, r2
 80097ec:	d055      	beq.n	800989a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80097ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097fa:	d033      	beq.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80097fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009800:	d82c      	bhi.n	800985c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009806:	d02f      	beq.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800980c:	d826      	bhi.n	800985c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800980e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009812:	d02b      	beq.n	800986c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009814:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009818:	d820      	bhi.n	800985c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800981a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800981e:	d012      	beq.n	8009846 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009824:	d81a      	bhi.n	800985c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009826:	2b00      	cmp	r3, #0
 8009828:	d022      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800982a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800982e:	d115      	bne.n	800985c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009834:	3308      	adds	r3, #8
 8009836:	2100      	movs	r1, #0
 8009838:	4618      	mov	r0, r3
 800983a:	f001 fd8f 	bl	800b35c <RCCEx_PLL2_Config>
 800983e:	4603      	mov	r3, r0
 8009840:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009844:	e015      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800984a:	3328      	adds	r3, #40	@ 0x28
 800984c:	2102      	movs	r1, #2
 800984e:	4618      	mov	r0, r3
 8009850:	f001 fe36 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009854:	4603      	mov	r3, r0
 8009856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800985a:	e00a      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800985c:	2301      	movs	r3, #1
 800985e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009862:	e006      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009864:	bf00      	nop
 8009866:	e004      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009868:	bf00      	nop
 800986a:	e002      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800986c:	bf00      	nop
 800986e:	e000      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009870:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009872:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009876:	2b00      	cmp	r3, #0
 8009878:	d10b      	bne.n	8009892 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800987a:	4b39      	ldr	r3, [pc, #228]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800987c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800987e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800988a:	4a35      	ldr	r2, [pc, #212]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800988c:	430b      	orrs	r3, r1
 800988e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009890:	e003      	b.n	800989a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009892:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009896:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800989a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800989e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80098a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80098aa:	2300      	movs	r3, #0
 80098ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80098b0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80098b4:	460b      	mov	r3, r1
 80098b6:	4313      	orrs	r3, r2
 80098b8:	d058      	beq.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80098ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80098c2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80098c6:	d033      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80098c8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80098cc:	d82c      	bhi.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098d2:	d02f      	beq.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80098d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098d8:	d826      	bhi.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80098de:	d02b      	beq.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80098e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80098e4:	d820      	bhi.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098ea:	d012      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80098ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098f0:	d81a      	bhi.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d022      	beq.n	800993c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80098f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098fa:	d115      	bne.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009900:	3308      	adds	r3, #8
 8009902:	2100      	movs	r1, #0
 8009904:	4618      	mov	r0, r3
 8009906:	f001 fd29 	bl	800b35c <RCCEx_PLL2_Config>
 800990a:	4603      	mov	r3, r0
 800990c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009910:	e015      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009916:	3328      	adds	r3, #40	@ 0x28
 8009918:	2102      	movs	r1, #2
 800991a:	4618      	mov	r0, r3
 800991c:	f001 fdd0 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009920:	4603      	mov	r3, r0
 8009922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009926:	e00a      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800992e:	e006      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009930:	bf00      	nop
 8009932:	e004      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009934:	bf00      	nop
 8009936:	e002      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009938:	bf00      	nop
 800993a:	e000      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800993c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800993e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009942:	2b00      	cmp	r3, #0
 8009944:	d10e      	bne.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009946:	4b06      	ldr	r3, [pc, #24]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800994a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800994e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009952:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009956:	4a02      	ldr	r2, [pc, #8]	@ (8009960 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009958:	430b      	orrs	r3, r1
 800995a:	6593      	str	r3, [r2, #88]	@ 0x58
 800995c:	e006      	b.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800995e:	bf00      	nop
 8009960:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009964:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009968:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800996c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009974:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009978:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800997c:	2300      	movs	r3, #0
 800997e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009982:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009986:	460b      	mov	r3, r1
 8009988:	4313      	orrs	r3, r2
 800998a:	d055      	beq.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800998c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009990:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009994:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009998:	d033      	beq.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800999a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800999e:	d82c      	bhi.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099a4:	d02f      	beq.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80099a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099aa:	d826      	bhi.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80099b0:	d02b      	beq.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80099b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80099b6:	d820      	bhi.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80099bc:	d012      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80099be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80099c2:	d81a      	bhi.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d022      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80099c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099cc:	d115      	bne.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099d2:	3308      	adds	r3, #8
 80099d4:	2100      	movs	r1, #0
 80099d6:	4618      	mov	r0, r3
 80099d8:	f001 fcc0 	bl	800b35c <RCCEx_PLL2_Config>
 80099dc:	4603      	mov	r3, r0
 80099de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80099e2:	e015      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80099e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099e8:	3328      	adds	r3, #40	@ 0x28
 80099ea:	2102      	movs	r1, #2
 80099ec:	4618      	mov	r0, r3
 80099ee:	f001 fd67 	bl	800b4c0 <RCCEx_PLL3_Config>
 80099f2:	4603      	mov	r3, r0
 80099f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80099f8:	e00a      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099fa:	2301      	movs	r3, #1
 80099fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a00:	e006      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a02:	bf00      	nop
 8009a04:	e004      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a06:	bf00      	nop
 8009a08:	e002      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a0a:	bf00      	nop
 8009a0c:	e000      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10b      	bne.n	8009a30 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009a18:	4ba1      	ldr	r3, [pc, #644]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a1c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a24:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a28:	4a9d      	ldr	r2, [pc, #628]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a2a:	430b      	orrs	r3, r1
 8009a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a2e:	e003      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a40:	f002 0308 	and.w	r3, r2, #8
 8009a44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009a4e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009a52:	460b      	mov	r3, r1
 8009a54:	4313      	orrs	r3, r2
 8009a56:	d01e      	beq.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a64:	d10c      	bne.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a6a:	3328      	adds	r3, #40	@ 0x28
 8009a6c:	2102      	movs	r1, #2
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f001 fd26 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009a74:	4603      	mov	r3, r0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d002      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009a80:	4b87      	ldr	r3, [pc, #540]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a84:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a90:	4a83      	ldr	r2, [pc, #524]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a92:	430b      	orrs	r3, r1
 8009a94:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	f002 0310 	and.w	r3, r2, #16
 8009aa2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009aac:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	d01e      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009abe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ac2:	d10c      	bne.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ac8:	3328      	adds	r3, #40	@ 0x28
 8009aca:	2102      	movs	r1, #2
 8009acc:	4618      	mov	r0, r3
 8009ace:	f001 fcf7 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d002      	beq.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009ad8:	2301      	movs	r3, #1
 8009ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009ade:	4b70      	ldr	r3, [pc, #448]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ae2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009aee:	4a6c      	ldr	r2, [pc, #432]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009af0:	430b      	orrs	r3, r1
 8009af2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009b00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b04:	2300      	movs	r3, #0
 8009b06:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b0a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009b0e:	460b      	mov	r3, r1
 8009b10:	4313      	orrs	r3, r2
 8009b12:	d03e      	beq.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009b1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b20:	d022      	beq.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009b22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b26:	d81b      	bhi.n	8009b60 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d003      	beq.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b30:	d00b      	beq.n	8009b4a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009b32:	e015      	b.n	8009b60 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b38:	3308      	adds	r3, #8
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f001 fc0d 	bl	800b35c <RCCEx_PLL2_Config>
 8009b42:	4603      	mov	r3, r0
 8009b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009b48:	e00f      	b.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b4e:	3328      	adds	r3, #40	@ 0x28
 8009b50:	2102      	movs	r1, #2
 8009b52:	4618      	mov	r0, r3
 8009b54:	f001 fcb4 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009b5e:	e004      	b.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b60:	2301      	movs	r3, #1
 8009b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b66:	e000      	b.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009b68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d10b      	bne.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009b72:	4b4b      	ldr	r3, [pc, #300]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b76:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009b82:	4a47      	ldr	r2, [pc, #284]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b84:	430b      	orrs	r3, r1
 8009b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b88:	e003      	b.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009b9e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009ba4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009ba8:	460b      	mov	r3, r1
 8009baa:	4313      	orrs	r3, r2
 8009bac:	d03b      	beq.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bb6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009bba:	d01f      	beq.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009bbc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009bc0:	d818      	bhi.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bc6:	d003      	beq.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009bc8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009bcc:	d007      	beq.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009bce:	e011      	b.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bd0:	4b33      	ldr	r3, [pc, #204]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bd4:	4a32      	ldr	r2, [pc, #200]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009bdc:	e00f      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be2:	3328      	adds	r3, #40	@ 0x28
 8009be4:	2101      	movs	r1, #1
 8009be6:	4618      	mov	r0, r3
 8009be8:	f001 fc6a 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009bec:	4603      	mov	r3, r0
 8009bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009bf2:	e004      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bfa:	e000      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009bfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d10b      	bne.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009c06:	4b26      	ldr	r3, [pc, #152]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c0a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c16:	4a22      	ldr	r2, [pc, #136]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c18:	430b      	orrs	r3, r1
 8009c1a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c1c:	e003      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009c32:	673b      	str	r3, [r7, #112]	@ 0x70
 8009c34:	2300      	movs	r3, #0
 8009c36:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c38:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	d034      	beq.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d003      	beq.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c50:	d007      	beq.n	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009c52:	e011      	b.n	8009c78 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c54:	4b12      	ldr	r3, [pc, #72]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c58:	4a11      	ldr	r2, [pc, #68]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009c60:	e00e      	b.n	8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c66:	3308      	adds	r3, #8
 8009c68:	2102      	movs	r1, #2
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f001 fb76 	bl	800b35c <RCCEx_PLL2_Config>
 8009c70:	4603      	mov	r3, r0
 8009c72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009c76:	e003      	b.n	8009c80 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d10d      	bne.n	8009ca4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009c88:	4b05      	ldr	r3, [pc, #20]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c8c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c96:	4a02      	ldr	r2, [pc, #8]	@ (8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c98:	430b      	orrs	r3, r1
 8009c9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009c9c:	e006      	b.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009c9e:	bf00      	nop
 8009ca0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ca4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ca8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cba:	2300      	movs	r3, #0
 8009cbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009cbe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	d00c      	beq.n	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ccc:	3328      	adds	r3, #40	@ 0x28
 8009cce:	2102      	movs	r1, #2
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f001 fbf5 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cea:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009cee:	663b      	str	r3, [r7, #96]	@ 0x60
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	667b      	str	r3, [r7, #100]	@ 0x64
 8009cf4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009cf8:	460b      	mov	r3, r1
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	d038      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d0a:	d018      	beq.n	8009d3e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009d0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d10:	d811      	bhi.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d16:	d014      	beq.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d1c:	d80b      	bhi.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d011      	beq.n	8009d46 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009d22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d26:	d106      	bne.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d28:	4bc3      	ldr	r3, [pc, #780]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d2c:	4ac2      	ldr	r2, [pc, #776]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009d34:	e008      	b.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d3c:	e004      	b.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009d3e:	bf00      	nop
 8009d40:	e002      	b.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009d42:	bf00      	nop
 8009d44:	e000      	b.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009d46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d10b      	bne.n	8009d68 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009d50:	4bb9      	ldr	r3, [pc, #740]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d54:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d60:	4ab5      	ldr	r2, [pc, #724]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d62:	430b      	orrs	r3, r1
 8009d64:	6553      	str	r3, [r2, #84]	@ 0x54
 8009d66:	e003      	b.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d78:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009d7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d7e:	2300      	movs	r3, #0
 8009d80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d82:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009d86:	460b      	mov	r3, r1
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	d009      	beq.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009d8c:	4baa      	ldr	r3, [pc, #680]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d90:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d9a:	4aa7      	ldr	r2, [pc, #668]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d9c:	430b      	orrs	r3, r1
 8009d9e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009dac:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dae:	2300      	movs	r3, #0
 8009db0:	657b      	str	r3, [r7, #84]	@ 0x54
 8009db2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009db6:	460b      	mov	r3, r1
 8009db8:	4313      	orrs	r3, r2
 8009dba:	d00a      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009dbc:	4b9e      	ldr	r3, [pc, #632]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dbe:	691b      	ldr	r3, [r3, #16]
 8009dc0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dc8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009dcc:	4a9a      	ldr	r2, [pc, #616]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dce:	430b      	orrs	r3, r1
 8009dd0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dda:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009dde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009de0:	2300      	movs	r3, #0
 8009de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009de4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009de8:	460b      	mov	r3, r1
 8009dea:	4313      	orrs	r3, r2
 8009dec:	d009      	beq.n	8009e02 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009dee:	4b92      	ldr	r3, [pc, #584]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009df2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dfc:	4a8e      	ldr	r2, [pc, #568]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dfe:	430b      	orrs	r3, r1
 8009e00:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009e0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e10:	2300      	movs	r3, #0
 8009e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e14:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009e18:	460b      	mov	r3, r1
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	d00e      	beq.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e1e:	4b86      	ldr	r3, [pc, #536]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e20:	691b      	ldr	r3, [r3, #16]
 8009e22:	4a85      	ldr	r2, [pc, #532]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e24:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e28:	6113      	str	r3, [r2, #16]
 8009e2a:	4b83      	ldr	r3, [pc, #524]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e2c:	6919      	ldr	r1, [r3, #16]
 8009e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e32:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009e36:	4a80      	ldr	r2, [pc, #512]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e38:	430b      	orrs	r3, r1
 8009e3a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e44:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009e48:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e4e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009e52:	460b      	mov	r3, r1
 8009e54:	4313      	orrs	r3, r2
 8009e56:	d009      	beq.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009e58:	4b77      	ldr	r3, [pc, #476]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e5c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e66:	4a74      	ldr	r2, [pc, #464]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e68:	430b      	orrs	r3, r1
 8009e6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e74:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009e78:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e7e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009e82:	460b      	mov	r3, r1
 8009e84:	4313      	orrs	r3, r2
 8009e86:	d00a      	beq.n	8009e9e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009e88:	4b6b      	ldr	r3, [pc, #428]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e8c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e98:	4a67      	ldr	r2, [pc, #412]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e9a:	430b      	orrs	r3, r1
 8009e9c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea6:	2100      	movs	r1, #0
 8009ea8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009eaa:	f003 0301 	and.w	r3, r3, #1
 8009eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009eb0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	d011      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ebe:	3308      	adds	r3, #8
 8009ec0:	2100      	movs	r1, #0
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f001 fa4a 	bl	800b35c <RCCEx_PLL2_Config>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d003      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ed6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009eda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	6239      	str	r1, [r7, #32]
 8009eea:	f003 0302 	and.w	r3, r3, #2
 8009eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ef0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	d011      	beq.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009efe:	3308      	adds	r3, #8
 8009f00:	2101      	movs	r1, #1
 8009f02:	4618      	mov	r0, r3
 8009f04:	f001 fa2a 	bl	800b35c <RCCEx_PLL2_Config>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d003      	beq.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f26:	2100      	movs	r1, #0
 8009f28:	61b9      	str	r1, [r7, #24]
 8009f2a:	f003 0304 	and.w	r3, r3, #4
 8009f2e:	61fb      	str	r3, [r7, #28]
 8009f30:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009f34:	460b      	mov	r3, r1
 8009f36:	4313      	orrs	r3, r2
 8009f38:	d011      	beq.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f3e:	3308      	adds	r3, #8
 8009f40:	2102      	movs	r1, #2
 8009f42:	4618      	mov	r0, r3
 8009f44:	f001 fa0a 	bl	800b35c <RCCEx_PLL2_Config>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d003      	beq.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	2100      	movs	r1, #0
 8009f68:	6139      	str	r1, [r7, #16]
 8009f6a:	f003 0308 	and.w	r3, r3, #8
 8009f6e:	617b      	str	r3, [r7, #20]
 8009f70:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009f74:	460b      	mov	r3, r1
 8009f76:	4313      	orrs	r3, r2
 8009f78:	d011      	beq.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f7e:	3328      	adds	r3, #40	@ 0x28
 8009f80:	2100      	movs	r1, #0
 8009f82:	4618      	mov	r0, r3
 8009f84:	f001 fa9c 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8009f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d003      	beq.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	60b9      	str	r1, [r7, #8]
 8009faa:	f003 0310 	and.w	r3, r3, #16
 8009fae:	60fb      	str	r3, [r7, #12]
 8009fb0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	d011      	beq.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fbe:	3328      	adds	r3, #40	@ 0x28
 8009fc0:	2101      	movs	r1, #1
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f001 fa7c 	bl	800b4c0 <RCCEx_PLL3_Config>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009fce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d003      	beq.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe6:	2100      	movs	r1, #0
 8009fe8:	6039      	str	r1, [r7, #0]
 8009fea:	f003 0320 	and.w	r3, r3, #32
 8009fee:	607b      	str	r3, [r7, #4]
 8009ff0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009ff4:	460b      	mov	r3, r1
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	d011      	beq.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ffe:	3328      	adds	r3, #40	@ 0x28
 800a000:	2102      	movs	r1, #2
 800a002:	4618      	mov	r0, r3
 800a004:	f001 fa5c 	bl	800b4c0 <RCCEx_PLL3_Config>
 800a008:	4603      	mov	r3, r0
 800a00a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a00e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a012:	2b00      	cmp	r3, #0
 800a014:	d003      	beq.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a01a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a01e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a022:	2b00      	cmp	r3, #0
 800a024:	d101      	bne.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a026:	2300      	movs	r3, #0
 800a028:	e000      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a02a:	2301      	movs	r3, #1
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a032:	46bd      	mov	sp, r7
 800a034:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a038:	58024400 	.word	0x58024400

0800a03c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b090      	sub	sp, #64	@ 0x40
 800a040:	af00      	add	r7, sp, #0
 800a042:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a046:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a04a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a04e:	430b      	orrs	r3, r1
 800a050:	f040 8094 	bne.w	800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a054:	4b9e      	ldr	r3, [pc, #632]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a058:	f003 0307 	and.w	r3, r3, #7
 800a05c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	2b04      	cmp	r3, #4
 800a062:	f200 8087 	bhi.w	800a174 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a066:	a201      	add	r2, pc, #4	@ (adr r2, 800a06c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a06c:	0800a081 	.word	0x0800a081
 800a070:	0800a0a9 	.word	0x0800a0a9
 800a074:	0800a0d1 	.word	0x0800a0d1
 800a078:	0800a16d 	.word	0x0800a16d
 800a07c:	0800a0f9 	.word	0x0800a0f9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a080:	4b93      	ldr	r3, [pc, #588]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a088:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a08c:	d108      	bne.n	800a0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a08e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a092:	4618      	mov	r0, r3
 800a094:	f001 f810 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a09c:	f000 bd45 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0a4:	f000 bd41 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a0a8:	4b89      	ldr	r3, [pc, #548]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0b4:	d108      	bne.n	800a0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0b6:	f107 0318 	add.w	r3, r7, #24
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f000 fd54 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0c4:	f000 bd31 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0cc:	f000 bd2d 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a0d0:	4b7f      	ldr	r3, [pc, #508]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0dc:	d108      	bne.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0de:	f107 030c 	add.w	r3, r7, #12
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f000 fe94 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0ec:	f000 bd1d 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0f4:	f000 bd19 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a0f8:	4b75      	ldr	r3, [pc, #468]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a100:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a102:	4b73      	ldr	r3, [pc, #460]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f003 0304 	and.w	r3, r3, #4
 800a10a:	2b04      	cmp	r3, #4
 800a10c:	d10c      	bne.n	800a128 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a10e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a110:	2b00      	cmp	r3, #0
 800a112:	d109      	bne.n	800a128 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a114:	4b6e      	ldr	r3, [pc, #440]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	08db      	lsrs	r3, r3, #3
 800a11a:	f003 0303 	and.w	r3, r3, #3
 800a11e:	4a6d      	ldr	r2, [pc, #436]	@ (800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a120:	fa22 f303 	lsr.w	r3, r2, r3
 800a124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a126:	e01f      	b.n	800a168 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a128:	4b69      	ldr	r3, [pc, #420]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a130:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a134:	d106      	bne.n	800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a138:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a13c:	d102      	bne.n	800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a13e:	4b66      	ldr	r3, [pc, #408]	@ (800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a140:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a142:	e011      	b.n	800a168 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a144:	4b62      	ldr	r3, [pc, #392]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a14c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a150:	d106      	bne.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a154:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a158:	d102      	bne.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a15a:	4b60      	ldr	r3, [pc, #384]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a15c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a15e:	e003      	b.n	800a168 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a160:	2300      	movs	r3, #0
 800a162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a164:	f000 bce1 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a168:	f000 bcdf 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a16c:	4b5c      	ldr	r3, [pc, #368]	@ (800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a16e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a170:	f000 bcdb 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a174:	2300      	movs	r3, #0
 800a176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a178:	f000 bcd7 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a17c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a180:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a184:	430b      	orrs	r3, r1
 800a186:	f040 80ad 	bne.w	800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a18a:	4b51      	ldr	r3, [pc, #324]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a18c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a18e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a192:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a19a:	d056      	beq.n	800a24a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a19e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1a2:	f200 8090 	bhi.w	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a8:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1aa:	f000 8088 	beq.w	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b0:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1b2:	f200 8088 	bhi.w	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b8:	2b80      	cmp	r3, #128	@ 0x80
 800a1ba:	d032      	beq.n	800a222 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1be:	2b80      	cmp	r3, #128	@ 0x80
 800a1c0:	f200 8081 	bhi.w	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a1c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d003      	beq.n	800a1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1cc:	2b40      	cmp	r3, #64	@ 0x40
 800a1ce:	d014      	beq.n	800a1fa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a1d0:	e079      	b.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1d2:	4b3f      	ldr	r3, [pc, #252]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1de:	d108      	bne.n	800a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f000 ff67 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1ee:	f000 bc9c 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1f6:	f000 bc98 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a1fa:	4b35      	ldr	r3, [pc, #212]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a202:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a206:	d108      	bne.n	800a21a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a208:	f107 0318 	add.w	r3, r7, #24
 800a20c:	4618      	mov	r0, r3
 800a20e:	f000 fcab 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a216:	f000 bc88 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a21a:	2300      	movs	r3, #0
 800a21c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a21e:	f000 bc84 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a222:	4b2b      	ldr	r3, [pc, #172]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a22a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a22e:	d108      	bne.n	800a242 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a230:	f107 030c 	add.w	r3, r7, #12
 800a234:	4618      	mov	r0, r3
 800a236:	f000 fdeb 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a23e:	f000 bc74 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a242:	2300      	movs	r3, #0
 800a244:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a246:	f000 bc70 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a24a:	4b21      	ldr	r3, [pc, #132]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a24c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a24e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a252:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a254:	4b1e      	ldr	r3, [pc, #120]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 0304 	and.w	r3, r3, #4
 800a25c:	2b04      	cmp	r3, #4
 800a25e:	d10c      	bne.n	800a27a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a262:	2b00      	cmp	r3, #0
 800a264:	d109      	bne.n	800a27a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a266:	4b1a      	ldr	r3, [pc, #104]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	08db      	lsrs	r3, r3, #3
 800a26c:	f003 0303 	and.w	r3, r3, #3
 800a270:	4a18      	ldr	r2, [pc, #96]	@ (800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a272:	fa22 f303 	lsr.w	r3, r2, r3
 800a276:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a278:	e01f      	b.n	800a2ba <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a27a:	4b15      	ldr	r3, [pc, #84]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a282:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a286:	d106      	bne.n	800a296 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a28a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a28e:	d102      	bne.n	800a296 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a290:	4b11      	ldr	r3, [pc, #68]	@ (800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a292:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a294:	e011      	b.n	800a2ba <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a296:	4b0e      	ldr	r3, [pc, #56]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a29e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2a2:	d106      	bne.n	800a2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a2a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2aa:	d102      	bne.n	800a2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a2ac:	4b0b      	ldr	r3, [pc, #44]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a2ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2b0:	e003      	b.n	800a2ba <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a2b6:	f000 bc38 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a2ba:	f000 bc36 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a2be:	4b08      	ldr	r3, [pc, #32]	@ (800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c2:	f000 bc32 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2ca:	f000 bc2e 	b.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a2ce:	bf00      	nop
 800a2d0:	58024400 	.word	0x58024400
 800a2d4:	03d09000 	.word	0x03d09000
 800a2d8:	003d0900 	.word	0x003d0900
 800a2dc:	017d7840 	.word	0x017d7840
 800a2e0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a2e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2e8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a2ec:	430b      	orrs	r3, r1
 800a2ee:	f040 809c 	bne.w	800a42a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a2f2:	4b9e      	ldr	r3, [pc, #632]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a2f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2f6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a2fa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a2fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a302:	d054      	beq.n	800a3ae <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a306:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a30a:	f200 808b 	bhi.w	800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a310:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a314:	f000 8083 	beq.w	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a31a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a31e:	f200 8081 	bhi.w	800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a324:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a328:	d02f      	beq.n	800a38a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a32c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a330:	d878      	bhi.n	800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a334:	2b00      	cmp	r3, #0
 800a336:	d004      	beq.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a33a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a33e:	d012      	beq.n	800a366 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a340:	e070      	b.n	800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a342:	4b8a      	ldr	r3, [pc, #552]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a34a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a34e:	d107      	bne.n	800a360 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a354:	4618      	mov	r0, r3
 800a356:	f000 feaf 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a35a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a35c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a35e:	e3e4      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a360:	2300      	movs	r3, #0
 800a362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a364:	e3e1      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a366:	4b81      	ldr	r3, [pc, #516]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a36e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a372:	d107      	bne.n	800a384 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a374:	f107 0318 	add.w	r3, r7, #24
 800a378:	4618      	mov	r0, r3
 800a37a:	f000 fbf5 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a37e:	69bb      	ldr	r3, [r7, #24]
 800a380:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a382:	e3d2      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a384:	2300      	movs	r3, #0
 800a386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a388:	e3cf      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a38a:	4b78      	ldr	r3, [pc, #480]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a392:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a396:	d107      	bne.n	800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a398:	f107 030c 	add.w	r3, r7, #12
 800a39c:	4618      	mov	r0, r3
 800a39e:	f000 fd37 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3a6:	e3c0      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ac:	e3bd      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3ae:	4b6f      	ldr	r3, [pc, #444]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a3b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3b8:	4b6c      	ldr	r3, [pc, #432]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f003 0304 	and.w	r3, r3, #4
 800a3c0:	2b04      	cmp	r3, #4
 800a3c2:	d10c      	bne.n	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a3c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d109      	bne.n	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3ca:	4b68      	ldr	r3, [pc, #416]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	08db      	lsrs	r3, r3, #3
 800a3d0:	f003 0303 	and.w	r3, r3, #3
 800a3d4:	4a66      	ldr	r2, [pc, #408]	@ (800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a3d6:	fa22 f303 	lsr.w	r3, r2, r3
 800a3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3dc:	e01e      	b.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a3de:	4b63      	ldr	r3, [pc, #396]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3ea:	d106      	bne.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a3ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3f2:	d102      	bne.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a3f4:	4b5f      	ldr	r3, [pc, #380]	@ (800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a3f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3f8:	e010      	b.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a3fa:	4b5c      	ldr	r3, [pc, #368]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a402:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a406:	d106      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a40a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a40e:	d102      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a410:	4b59      	ldr	r3, [pc, #356]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a412:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a414:	e002      	b.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a416:	2300      	movs	r3, #0
 800a418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a41a:	e386      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a41c:	e385      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a41e:	4b57      	ldr	r3, [pc, #348]	@ (800a57c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a422:	e382      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a424:	2300      	movs	r3, #0
 800a426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a428:	e37f      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a42a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a42e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a432:	430b      	orrs	r3, r1
 800a434:	f040 80a7 	bne.w	800a586 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a438:	4b4c      	ldr	r3, [pc, #304]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a43c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a440:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a444:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a448:	d055      	beq.n	800a4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a450:	f200 8096 	bhi.w	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a456:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a45a:	f000 8084 	beq.w	800a566 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a464:	f200 808c 	bhi.w	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a46a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a46e:	d030      	beq.n	800a4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a472:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a476:	f200 8083 	bhi.w	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d004      	beq.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a486:	d012      	beq.n	800a4ae <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a488:	e07a      	b.n	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a48a:	4b38      	ldr	r3, [pc, #224]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a492:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a496:	d107      	bne.n	800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a49c:	4618      	mov	r0, r3
 800a49e:	f000 fe0b 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4a6:	e340      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4ac:	e33d      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4ae:	4b2f      	ldr	r3, [pc, #188]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4ba:	d107      	bne.n	800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4bc:	f107 0318 	add.w	r3, r7, #24
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f000 fb51 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4c6:	69bb      	ldr	r3, [r7, #24]
 800a4c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4ca:	e32e      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4d0:	e32b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4d2:	4b26      	ldr	r3, [pc, #152]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a4da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4de:	d107      	bne.n	800a4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4e0:	f107 030c 	add.w	r3, r7, #12
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f000 fc93 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4ee:	e31c      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4f4:	e319      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a4f6:	4b1d      	ldr	r3, [pc, #116]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a4fe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a500:	4b1a      	ldr	r3, [pc, #104]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 0304 	and.w	r3, r3, #4
 800a508:	2b04      	cmp	r3, #4
 800a50a:	d10c      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a50c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d109      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a512:	4b16      	ldr	r3, [pc, #88]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	08db      	lsrs	r3, r3, #3
 800a518:	f003 0303 	and.w	r3, r3, #3
 800a51c:	4a14      	ldr	r2, [pc, #80]	@ (800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a51e:	fa22 f303 	lsr.w	r3, r2, r3
 800a522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a524:	e01e      	b.n	800a564 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a526:	4b11      	ldr	r3, [pc, #68]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a52e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a532:	d106      	bne.n	800a542 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a53a:	d102      	bne.n	800a542 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a53c:	4b0d      	ldr	r3, [pc, #52]	@ (800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a540:	e010      	b.n	800a564 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a542:	4b0a      	ldr	r3, [pc, #40]	@ (800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a54a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a54e:	d106      	bne.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a552:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a556:	d102      	bne.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a558:	4b07      	ldr	r3, [pc, #28]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a55c:	e002      	b.n	800a564 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a55e:	2300      	movs	r3, #0
 800a560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a562:	e2e2      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a564:	e2e1      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a566:	4b05      	ldr	r3, [pc, #20]	@ (800a57c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a56a:	e2de      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a56c:	58024400 	.word	0x58024400
 800a570:	03d09000 	.word	0x03d09000
 800a574:	003d0900 	.word	0x003d0900
 800a578:	017d7840 	.word	0x017d7840
 800a57c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a580:	2300      	movs	r3, #0
 800a582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a584:	e2d1      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a586:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a58a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a58e:	430b      	orrs	r3, r1
 800a590:	f040 809c 	bne.w	800a6cc <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a594:	4b93      	ldr	r3, [pc, #588]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a598:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a59c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a59e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5a4:	d054      	beq.n	800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5ac:	f200 808b 	bhi.w	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a5b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5b6:	f000 8083 	beq.w	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5c0:	f200 8081 	bhi.w	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5ca:	d02f      	beq.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5d2:	d878      	bhi.n	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d004      	beq.n	800a5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a5da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5e0:	d012      	beq.n	800a608 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a5e2:	e070      	b.n	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a5e4:	4b7f      	ldr	r3, [pc, #508]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5f0:	d107      	bne.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f000 fd5e 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a600:	e293      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a602:	2300      	movs	r3, #0
 800a604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a606:	e290      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a608:	4b76      	ldr	r3, [pc, #472]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a614:	d107      	bne.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a616:	f107 0318 	add.w	r3, r7, #24
 800a61a:	4618      	mov	r0, r3
 800a61c:	f000 faa4 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a624:	e281      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a626:	2300      	movs	r3, #0
 800a628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a62a:	e27e      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a62c:	4b6d      	ldr	r3, [pc, #436]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a634:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a638:	d107      	bne.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a63a:	f107 030c 	add.w	r3, r7, #12
 800a63e:	4618      	mov	r0, r3
 800a640:	f000 fbe6 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a648:	e26f      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a64a:	2300      	movs	r3, #0
 800a64c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a64e:	e26c      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a650:	4b64      	ldr	r3, [pc, #400]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a654:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a658:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a65a:	4b62      	ldr	r3, [pc, #392]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f003 0304 	and.w	r3, r3, #4
 800a662:	2b04      	cmp	r3, #4
 800a664:	d10c      	bne.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d109      	bne.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a66c:	4b5d      	ldr	r3, [pc, #372]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	08db      	lsrs	r3, r3, #3
 800a672:	f003 0303 	and.w	r3, r3, #3
 800a676:	4a5c      	ldr	r2, [pc, #368]	@ (800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a678:	fa22 f303 	lsr.w	r3, r2, r3
 800a67c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a67e:	e01e      	b.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a680:	4b58      	ldr	r3, [pc, #352]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a68c:	d106      	bne.n	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a68e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a690:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a694:	d102      	bne.n	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a696:	4b55      	ldr	r3, [pc, #340]	@ (800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a69a:	e010      	b.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a69c:	4b51      	ldr	r3, [pc, #324]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6a8:	d106      	bne.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a6aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6b0:	d102      	bne.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a6b2:	4b4f      	ldr	r3, [pc, #316]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a6b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6b6:	e002      	b.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a6bc:	e235      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a6be:	e234      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a6c0:	4b4c      	ldr	r3, [pc, #304]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6c4:	e231      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6ca:	e22e      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a6cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6d0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	f040 808f 	bne.w	800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a6da:	4b42      	ldr	r3, [pc, #264]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6de:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a6e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6ea:	d06b      	beq.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6f2:	d874      	bhi.n	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a6fa:	d056      	beq.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a6fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a702:	d86c      	bhi.n	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a706:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a70a:	d03b      	beq.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a70e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a712:	d864      	bhi.n	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a716:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a71a:	d021      	beq.n	800a760 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a71e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a722:	d85c      	bhi.n	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a726:	2b00      	cmp	r3, #0
 800a728:	d004      	beq.n	800a734 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a730:	d004      	beq.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a732:	e054      	b.n	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a734:	f7fe fa4c 	bl	8008bd0 <HAL_RCC_GetPCLK1Freq>
 800a738:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a73a:	e1f6      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a73c:	4b29      	ldr	r3, [pc, #164]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a748:	d107      	bne.n	800a75a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a74a:	f107 0318 	add.w	r3, r7, #24
 800a74e:	4618      	mov	r0, r3
 800a750:	f000 fa0a 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a754:	69fb      	ldr	r3, [r7, #28]
 800a756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a758:	e1e7      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a75e:	e1e4      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a760:	4b20      	ldr	r3, [pc, #128]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a768:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a76c:	d107      	bne.n	800a77e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a76e:	f107 030c 	add.w	r3, r7, #12
 800a772:	4618      	mov	r0, r3
 800a774:	f000 fb4c 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a77c:	e1d5      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a77e:	2300      	movs	r3, #0
 800a780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a782:	e1d2      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a784:	4b17      	ldr	r3, [pc, #92]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f003 0304 	and.w	r3, r3, #4
 800a78c:	2b04      	cmp	r3, #4
 800a78e:	d109      	bne.n	800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a790:	4b14      	ldr	r3, [pc, #80]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	08db      	lsrs	r3, r3, #3
 800a796:	f003 0303 	and.w	r3, r3, #3
 800a79a:	4a13      	ldr	r2, [pc, #76]	@ (800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a79c:	fa22 f303 	lsr.w	r3, r2, r3
 800a7a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7a2:	e1c2      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7a8:	e1bf      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a7aa:	4b0e      	ldr	r3, [pc, #56]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7b6:	d102      	bne.n	800a7be <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a7b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7bc:	e1b5      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7c2:	e1b2      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a7c4:	4b07      	ldr	r3, [pc, #28]	@ (800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7d0:	d102      	bne.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a7d2:	4b07      	ldr	r3, [pc, #28]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7d6:	e1a8      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7dc:	e1a5      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7e2:	e1a2      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a7e4:	58024400 	.word	0x58024400
 800a7e8:	03d09000 	.word	0x03d09000
 800a7ec:	003d0900 	.word	0x003d0900
 800a7f0:	017d7840 	.word	0x017d7840
 800a7f4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a7f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7fc:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a800:	430b      	orrs	r3, r1
 800a802:	d173      	bne.n	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a804:	4b9c      	ldr	r3, [pc, #624]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a80c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a810:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a814:	d02f      	beq.n	800a876 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a818:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a81c:	d863      	bhi.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a81e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a820:	2b00      	cmp	r3, #0
 800a822:	d004      	beq.n	800a82e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a82a:	d012      	beq.n	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a82c:	e05b      	b.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a82e:	4b92      	ldr	r3, [pc, #584]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a836:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a83a:	d107      	bne.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a83c:	f107 0318 	add.w	r3, r7, #24
 800a840:	4618      	mov	r0, r3
 800a842:	f000 f991 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a84a:	e16e      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a84c:	2300      	movs	r3, #0
 800a84e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a850:	e16b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a852:	4b89      	ldr	r3, [pc, #548]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a85a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a85e:	d107      	bne.n	800a870 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a860:	f107 030c 	add.w	r3, r7, #12
 800a864:	4618      	mov	r0, r3
 800a866:	f000 fad3 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a86e:	e15c      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a870:	2300      	movs	r3, #0
 800a872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a874:	e159      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a876:	4b80      	ldr	r3, [pc, #512]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a87a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a87e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a880:	4b7d      	ldr	r3, [pc, #500]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0304 	and.w	r3, r3, #4
 800a888:	2b04      	cmp	r3, #4
 800a88a:	d10c      	bne.n	800a8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a88c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d109      	bne.n	800a8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a892:	4b79      	ldr	r3, [pc, #484]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	08db      	lsrs	r3, r3, #3
 800a898:	f003 0303 	and.w	r3, r3, #3
 800a89c:	4a77      	ldr	r2, [pc, #476]	@ (800aa7c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a89e:	fa22 f303 	lsr.w	r3, r2, r3
 800a8a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8a4:	e01e      	b.n	800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a8a6:	4b74      	ldr	r3, [pc, #464]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8b2:	d106      	bne.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a8b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8ba:	d102      	bne.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a8bc:	4b70      	ldr	r3, [pc, #448]	@ (800aa80 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a8be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8c0:	e010      	b.n	800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8c2:	4b6d      	ldr	r3, [pc, #436]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8ce:	d106      	bne.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a8d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8d6:	d102      	bne.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a8d8:	4b6a      	ldr	r3, [pc, #424]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a8da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8dc:	e002      	b.n	800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a8e2:	e122      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8e4:	e121      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8ea:	e11e      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a8ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8f0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a8f4:	430b      	orrs	r3, r1
 800a8f6:	d133      	bne.n	800a960 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a8f8:	4b5f      	ldr	r3, [pc, #380]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a900:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a904:	2b00      	cmp	r3, #0
 800a906:	d004      	beq.n	800a912 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a90a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a90e:	d012      	beq.n	800a936 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800a910:	e023      	b.n	800a95a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a912:	4b59      	ldr	r3, [pc, #356]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a91a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a91e:	d107      	bne.n	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a924:	4618      	mov	r0, r3
 800a926:	f000 fbc7 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a92c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a92e:	e0fc      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a930:	2300      	movs	r3, #0
 800a932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a934:	e0f9      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a936:	4b50      	ldr	r3, [pc, #320]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a93e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a942:	d107      	bne.n	800a954 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a944:	f107 0318 	add.w	r3, r7, #24
 800a948:	4618      	mov	r0, r3
 800a94a:	f000 f90d 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a952:	e0ea      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a954:	2300      	movs	r3, #0
 800a956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a958:	e0e7      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a95a:	2300      	movs	r3, #0
 800a95c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a95e:	e0e4      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a960:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a964:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a968:	430b      	orrs	r3, r1
 800a96a:	f040 808d 	bne.w	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a96e:	4b42      	ldr	r3, [pc, #264]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a972:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a976:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a97a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a97e:	d06b      	beq.n	800aa58 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800a980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a982:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a986:	d874      	bhi.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a98a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a98e:	d056      	beq.n	800aa3e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a996:	d86c      	bhi.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a99e:	d03b      	beq.n	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a9a6:	d864      	bhi.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a9a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9ae:	d021      	beq.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9b6:	d85c      	bhi.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d004      	beq.n	800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800a9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9c4:	d004      	beq.n	800a9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800a9c6:	e054      	b.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a9c8:	f000 f8b8 	bl	800ab3c <HAL_RCCEx_GetD3PCLK1Freq>
 800a9cc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9ce:	e0ac      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9d0:	4b29      	ldr	r3, [pc, #164]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9dc:	d107      	bne.n	800a9ee <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9de:	f107 0318 	add.w	r3, r7, #24
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f000 f8c0 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a9e8:	69fb      	ldr	r3, [r7, #28]
 800a9ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9ec:	e09d      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9f2:	e09a      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a9f4:	4b20      	ldr	r3, [pc, #128]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa00:	d107      	bne.n	800aa12 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa02:	f107 030c 	add.w	r3, r7, #12
 800aa06:	4618      	mov	r0, r3
 800aa08:	f000 fa02 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa10:	e08b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa12:	2300      	movs	r3, #0
 800aa14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa16:	e088      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa18:	4b17      	ldr	r3, [pc, #92]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 0304 	and.w	r3, r3, #4
 800aa20:	2b04      	cmp	r3, #4
 800aa22:	d109      	bne.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa24:	4b14      	ldr	r3, [pc, #80]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	08db      	lsrs	r3, r3, #3
 800aa2a:	f003 0303 	and.w	r3, r3, #3
 800aa2e:	4a13      	ldr	r2, [pc, #76]	@ (800aa7c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aa30:	fa22 f303 	lsr.w	r3, r2, r3
 800aa34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa36:	e078      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa3c:	e075      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aa3e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa4a:	d102      	bne.n	800aa52 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800aa4c:	4b0c      	ldr	r3, [pc, #48]	@ (800aa80 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aa4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa50:	e06b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa52:	2300      	movs	r3, #0
 800aa54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa56:	e068      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aa58:	4b07      	ldr	r3, [pc, #28]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa64:	d102      	bne.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800aa66:	4b07      	ldr	r3, [pc, #28]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa6a:	e05e      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa70:	e05b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800aa72:	2300      	movs	r3, #0
 800aa74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa76:	e058      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aa78:	58024400 	.word	0x58024400
 800aa7c:	03d09000 	.word	0x03d09000
 800aa80:	003d0900 	.word	0x003d0900
 800aa84:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aa88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa8c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800aa90:	430b      	orrs	r3, r1
 800aa92:	d148      	bne.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aa94:	4b27      	ldr	r3, [pc, #156]	@ (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aa96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa9c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aa9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaa4:	d02a      	beq.n	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800aaa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaac:	d838      	bhi.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800aaae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d004      	beq.n	800aabe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800aab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aaba:	d00d      	beq.n	800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800aabc:	e030      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aabe:	4b1d      	ldr	r3, [pc, #116]	@ (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aac6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaca:	d102      	bne.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800aacc:	4b1a      	ldr	r3, [pc, #104]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800aace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aad0:	e02b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aad2:	2300      	movs	r3, #0
 800aad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aad6:	e028      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aad8:	4b16      	ldr	r3, [pc, #88]	@ (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aae0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aae4:	d107      	bne.n	800aaf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aaea:	4618      	mov	r0, r3
 800aaec:	f000 fae4 	bl	800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aaf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaf4:	e019      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aafa:	e016      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aafc:	4b0d      	ldr	r3, [pc, #52]	@ (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab08:	d107      	bne.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab0a:	f107 0318 	add.w	r3, r7, #24
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f000 f82a 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab18:	e007      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab1e:	e004      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ab20:	2300      	movs	r3, #0
 800ab22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab24:	e001      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ab26:	2300      	movs	r3, #0
 800ab28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ab2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3740      	adds	r7, #64	@ 0x40
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	58024400 	.word	0x58024400
 800ab38:	017d7840 	.word	0x017d7840

0800ab3c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ab40:	f7fe f816 	bl	8008b70 <HAL_RCC_GetHCLKFreq>
 800ab44:	4602      	mov	r2, r0
 800ab46:	4b06      	ldr	r3, [pc, #24]	@ (800ab60 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ab48:	6a1b      	ldr	r3, [r3, #32]
 800ab4a:	091b      	lsrs	r3, r3, #4
 800ab4c:	f003 0307 	and.w	r3, r3, #7
 800ab50:	4904      	ldr	r1, [pc, #16]	@ (800ab64 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ab52:	5ccb      	ldrb	r3, [r1, r3]
 800ab54:	f003 031f 	and.w	r3, r3, #31
 800ab58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	58024400 	.word	0x58024400
 800ab64:	08013e0c 	.word	0x08013e0c

0800ab68 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b089      	sub	sp, #36	@ 0x24
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ab70:	4ba1      	ldr	r3, [pc, #644]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab74:	f003 0303 	and.w	r3, r3, #3
 800ab78:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ab7a:	4b9f      	ldr	r3, [pc, #636]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab7e:	0b1b      	lsrs	r3, r3, #12
 800ab80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ab84:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ab86:	4b9c      	ldr	r3, [pc, #624]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab8a:	091b      	lsrs	r3, r3, #4
 800ab8c:	f003 0301 	and.w	r3, r3, #1
 800ab90:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ab92:	4b99      	ldr	r3, [pc, #612]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab96:	08db      	lsrs	r3, r3, #3
 800ab98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ab9c:	693a      	ldr	r2, [r7, #16]
 800ab9e:	fb02 f303 	mul.w	r3, r2, r3
 800aba2:	ee07 3a90 	vmov	s15, r3
 800aba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abaa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	f000 8111 	beq.w	800add8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800abb6:	69bb      	ldr	r3, [r7, #24]
 800abb8:	2b02      	cmp	r3, #2
 800abba:	f000 8083 	beq.w	800acc4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800abbe:	69bb      	ldr	r3, [r7, #24]
 800abc0:	2b02      	cmp	r3, #2
 800abc2:	f200 80a1 	bhi.w	800ad08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800abc6:	69bb      	ldr	r3, [r7, #24]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d003      	beq.n	800abd4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d056      	beq.n	800ac80 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800abd2:	e099      	b.n	800ad08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abd4:	4b88      	ldr	r3, [pc, #544]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f003 0320 	and.w	r3, r3, #32
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d02d      	beq.n	800ac3c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abe0:	4b85      	ldr	r3, [pc, #532]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	08db      	lsrs	r3, r3, #3
 800abe6:	f003 0303 	and.w	r3, r3, #3
 800abea:	4a84      	ldr	r2, [pc, #528]	@ (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800abec:	fa22 f303 	lsr.w	r3, r2, r3
 800abf0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	ee07 3a90 	vmov	s15, r3
 800abf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	ee07 3a90 	vmov	s15, r3
 800ac02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac0a:	4b7b      	ldr	r3, [pc, #492]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac12:	ee07 3a90 	vmov	s15, r3
 800ac16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac1a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac1e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ae00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac36:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ac3a:	e087      	b.n	800ad4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	ee07 3a90 	vmov	s15, r3
 800ac42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac46:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ac4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac4e:	4b6a      	ldr	r3, [pc, #424]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac56:	ee07 3a90 	vmov	s15, r3
 800ac5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac5e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac62:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ae00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac7e:	e065      	b.n	800ad4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	ee07 3a90 	vmov	s15, r3
 800ac86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac8a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ae08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ac8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac92:	4b59      	ldr	r3, [pc, #356]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac9a:	ee07 3a90 	vmov	s15, r3
 800ac9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aca2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aca6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ae00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800acb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800acc2:	e043      	b.n	800ad4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	ee07 3a90 	vmov	s15, r3
 800acca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800acd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acd6:	4b48      	ldr	r3, [pc, #288]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acde:	ee07 3a90 	vmov	s15, r3
 800ace2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ace6:	ed97 6a03 	vldr	s12, [r7, #12]
 800acea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ae00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800acfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad06:	e021      	b.n	800ad4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	ee07 3a90 	vmov	s15, r3
 800ad0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad12:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ae08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad1a:	4b37      	ldr	r3, [pc, #220]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad22:	ee07 3a90 	vmov	s15, r3
 800ad26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad2e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ae00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad4a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ad4c:	4b2a      	ldr	r3, [pc, #168]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad50:	0a5b      	lsrs	r3, r3, #9
 800ad52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad56:	ee07 3a90 	vmov	s15, r3
 800ad5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ad62:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad66:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ad72:	ee17 2a90 	vmov	r2, s15
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ad7a:	4b1f      	ldr	r3, [pc, #124]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad7e:	0c1b      	lsrs	r3, r3, #16
 800ad80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad84:	ee07 3a90 	vmov	s15, r3
 800ad88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ad90:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad94:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ada0:	ee17 2a90 	vmov	r2, s15
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ada8:	4b13      	ldr	r3, [pc, #76]	@ (800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adac:	0e1b      	lsrs	r3, r3, #24
 800adae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adb2:	ee07 3a90 	vmov	s15, r3
 800adb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800adbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800adc2:	edd7 6a07 	vldr	s13, [r7, #28]
 800adc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800adce:	ee17 2a90 	vmov	r2, s15
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800add6:	e008      	b.n	800adea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2200      	movs	r2, #0
 800addc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2200      	movs	r2, #0
 800ade2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	609a      	str	r2, [r3, #8]
}
 800adea:	bf00      	nop
 800adec:	3724      	adds	r7, #36	@ 0x24
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	58024400 	.word	0x58024400
 800adfc:	03d09000 	.word	0x03d09000
 800ae00:	46000000 	.word	0x46000000
 800ae04:	4c742400 	.word	0x4c742400
 800ae08:	4a742400 	.word	0x4a742400
 800ae0c:	4bbebc20 	.word	0x4bbebc20

0800ae10 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b089      	sub	sp, #36	@ 0x24
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae18:	4ba1      	ldr	r3, [pc, #644]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae1c:	f003 0303 	and.w	r3, r3, #3
 800ae20:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ae22:	4b9f      	ldr	r3, [pc, #636]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae26:	0d1b      	lsrs	r3, r3, #20
 800ae28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae2c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ae2e:	4b9c      	ldr	r3, [pc, #624]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae32:	0a1b      	lsrs	r3, r3, #8
 800ae34:	f003 0301 	and.w	r3, r3, #1
 800ae38:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ae3a:	4b99      	ldr	r3, [pc, #612]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae3e:	08db      	lsrs	r3, r3, #3
 800ae40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	fb02 f303 	mul.w	r3, r2, r3
 800ae4a:	ee07 3a90 	vmov	s15, r3
 800ae4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ae56:	697b      	ldr	r3, [r7, #20]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	f000 8111 	beq.w	800b080 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	2b02      	cmp	r3, #2
 800ae62:	f000 8083 	beq.w	800af6c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	2b02      	cmp	r3, #2
 800ae6a:	f200 80a1 	bhi.w	800afb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d003      	beq.n	800ae7c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ae74:	69bb      	ldr	r3, [r7, #24]
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d056      	beq.n	800af28 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ae7a:	e099      	b.n	800afb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae7c:	4b88      	ldr	r3, [pc, #544]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f003 0320 	and.w	r3, r3, #32
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d02d      	beq.n	800aee4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae88:	4b85      	ldr	r3, [pc, #532]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	08db      	lsrs	r3, r3, #3
 800ae8e:	f003 0303 	and.w	r3, r3, #3
 800ae92:	4a84      	ldr	r2, [pc, #528]	@ (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ae94:	fa22 f303 	lsr.w	r3, r2, r3
 800ae98:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	ee07 3a90 	vmov	s15, r3
 800aea0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	ee07 3a90 	vmov	s15, r3
 800aeaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aeb2:	4b7b      	ldr	r3, [pc, #492]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aeb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeba:	ee07 3a90 	vmov	s15, r3
 800aebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aec2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aec6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aeca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aede:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800aee2:	e087      	b.n	800aff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	ee07 3a90 	vmov	s15, r3
 800aeea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800aef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aef6:	4b6a      	ldr	r3, [pc, #424]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aefa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aefe:	ee07 3a90 	vmov	s15, r3
 800af02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af06:	ed97 6a03 	vldr	s12, [r7, #12]
 800af0a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af26:	e065      	b.n	800aff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	ee07 3a90 	vmov	s15, r3
 800af2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af32:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800af36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af3a:	4b59      	ldr	r3, [pc, #356]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af42:	ee07 3a90 	vmov	s15, r3
 800af46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af4a:	ed97 6a03 	vldr	s12, [r7, #12]
 800af4e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af6a:	e043      	b.n	800aff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	ee07 3a90 	vmov	s15, r3
 800af72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af76:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800af7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af7e:	4b48      	ldr	r3, [pc, #288]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af86:	ee07 3a90 	vmov	s15, r3
 800af8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af8e:	ed97 6a03 	vldr	s12, [r7, #12]
 800af92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afaa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afae:	e021      	b.n	800aff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	ee07 3a90 	vmov	s15, r3
 800afb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800afbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afc2:	4b37      	ldr	r3, [pc, #220]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afca:	ee07 3a90 	vmov	s15, r3
 800afce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afd2:	ed97 6a03 	vldr	s12, [r7, #12]
 800afd6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aff2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800aff4:	4b2a      	ldr	r3, [pc, #168]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aff8:	0a5b      	lsrs	r3, r3, #9
 800affa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800affe:	ee07 3a90 	vmov	s15, r3
 800b002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b006:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b00a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b00e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b01a:	ee17 2a90 	vmov	r2, s15
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b022:	4b1f      	ldr	r3, [pc, #124]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b026:	0c1b      	lsrs	r3, r3, #16
 800b028:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b02c:	ee07 3a90 	vmov	s15, r3
 800b030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b034:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b038:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b03c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b040:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b044:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b048:	ee17 2a90 	vmov	r2, s15
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b050:	4b13      	ldr	r3, [pc, #76]	@ (800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b054:	0e1b      	lsrs	r3, r3, #24
 800b056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b05a:	ee07 3a90 	vmov	s15, r3
 800b05e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b062:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b066:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b06a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b06e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b076:	ee17 2a90 	vmov	r2, s15
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b07e:	e008      	b.n	800b092 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2200      	movs	r2, #0
 800b090:	609a      	str	r2, [r3, #8]
}
 800b092:	bf00      	nop
 800b094:	3724      	adds	r7, #36	@ 0x24
 800b096:	46bd      	mov	sp, r7
 800b098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09c:	4770      	bx	lr
 800b09e:	bf00      	nop
 800b0a0:	58024400 	.word	0x58024400
 800b0a4:	03d09000 	.word	0x03d09000
 800b0a8:	46000000 	.word	0x46000000
 800b0ac:	4c742400 	.word	0x4c742400
 800b0b0:	4a742400 	.word	0x4a742400
 800b0b4:	4bbebc20 	.word	0x4bbebc20

0800b0b8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b089      	sub	sp, #36	@ 0x24
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0c0:	4ba0      	ldr	r3, [pc, #640]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0c4:	f003 0303 	and.w	r3, r3, #3
 800b0c8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b0ca:	4b9e      	ldr	r3, [pc, #632]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0ce:	091b      	lsrs	r3, r3, #4
 800b0d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b0d4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b0d6:	4b9b      	ldr	r3, [pc, #620]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0da:	f003 0301 	and.w	r3, r3, #1
 800b0de:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0e0:	4b98      	ldr	r3, [pc, #608]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0e4:	08db      	lsrs	r3, r3, #3
 800b0e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0ea:	693a      	ldr	r2, [r7, #16]
 800b0ec:	fb02 f303 	mul.w	r3, r2, r3
 800b0f0:	ee07 3a90 	vmov	s15, r3
 800b0f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0f8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	f000 8111 	beq.w	800b326 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b104:	69bb      	ldr	r3, [r7, #24]
 800b106:	2b02      	cmp	r3, #2
 800b108:	f000 8083 	beq.w	800b212 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b10c:	69bb      	ldr	r3, [r7, #24]
 800b10e:	2b02      	cmp	r3, #2
 800b110:	f200 80a1 	bhi.w	800b256 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b114:	69bb      	ldr	r3, [r7, #24]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d003      	beq.n	800b122 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b11a:	69bb      	ldr	r3, [r7, #24]
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d056      	beq.n	800b1ce <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b120:	e099      	b.n	800b256 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b122:	4b88      	ldr	r3, [pc, #544]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f003 0320 	and.w	r3, r3, #32
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d02d      	beq.n	800b18a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b12e:	4b85      	ldr	r3, [pc, #532]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	08db      	lsrs	r3, r3, #3
 800b134:	f003 0303 	and.w	r3, r3, #3
 800b138:	4a83      	ldr	r2, [pc, #524]	@ (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b13a:	fa22 f303 	lsr.w	r3, r2, r3
 800b13e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	ee07 3a90 	vmov	s15, r3
 800b146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	ee07 3a90 	vmov	s15, r3
 800b150:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b154:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b158:	4b7a      	ldr	r3, [pc, #488]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b15a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b15c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b160:	ee07 3a90 	vmov	s15, r3
 800b164:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b168:	ed97 6a03 	vldr	s12, [r7, #12]
 800b16c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b34c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b170:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b174:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b178:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b17c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b180:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b184:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b188:	e087      	b.n	800b29a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	ee07 3a90 	vmov	s15, r3
 800b190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b194:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b198:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b19c:	4b69      	ldr	r3, [pc, #420]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b19e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1a4:	ee07 3a90 	vmov	s15, r3
 800b1a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ac:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1b0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b34c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1c8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b1cc:	e065      	b.n	800b29a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	ee07 3a90 	vmov	s15, r3
 800b1d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b354 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b1dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1e0:	4b58      	ldr	r3, [pc, #352]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1e8:	ee07 3a90 	vmov	s15, r3
 800b1ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1f0:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1f4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b34c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b200:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b204:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b20c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b210:	e043      	b.n	800b29a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	ee07 3a90 	vmov	s15, r3
 800b218:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b21c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b220:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b224:	4b47      	ldr	r3, [pc, #284]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b22c:	ee07 3a90 	vmov	s15, r3
 800b230:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b234:	ed97 6a03 	vldr	s12, [r7, #12]
 800b238:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b34c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b23c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b240:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b244:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b248:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b24c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b250:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b254:	e021      	b.n	800b29a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	ee07 3a90 	vmov	s15, r3
 800b25c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b260:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b264:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b268:	4b36      	ldr	r3, [pc, #216]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b26a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b26c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b270:	ee07 3a90 	vmov	s15, r3
 800b274:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b278:	ed97 6a03 	vldr	s12, [r7, #12]
 800b27c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b34c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b280:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b284:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b288:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b28c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b290:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b294:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b298:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b29a:	4b2a      	ldr	r3, [pc, #168]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b29c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b29e:	0a5b      	lsrs	r3, r3, #9
 800b2a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2a4:	ee07 3a90 	vmov	s15, r3
 800b2a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2b4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2c0:	ee17 2a90 	vmov	r2, s15
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b2c8:	4b1e      	ldr	r3, [pc, #120]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2cc:	0c1b      	lsrs	r3, r3, #16
 800b2ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2d2:	ee07 3a90 	vmov	s15, r3
 800b2d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2ee:	ee17 2a90 	vmov	r2, s15
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b2f6:	4b13      	ldr	r3, [pc, #76]	@ (800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2fa:	0e1b      	lsrs	r3, r3, #24
 800b2fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b300:	ee07 3a90 	vmov	s15, r3
 800b304:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b308:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b30c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b310:	edd7 6a07 	vldr	s13, [r7, #28]
 800b314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b31c:	ee17 2a90 	vmov	r2, s15
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b324:	e008      	b.n	800b338 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2200      	movs	r2, #0
 800b32a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2200      	movs	r2, #0
 800b330:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2200      	movs	r2, #0
 800b336:	609a      	str	r2, [r3, #8]
}
 800b338:	bf00      	nop
 800b33a:	3724      	adds	r7, #36	@ 0x24
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr
 800b344:	58024400 	.word	0x58024400
 800b348:	03d09000 	.word	0x03d09000
 800b34c:	46000000 	.word	0x46000000
 800b350:	4c742400 	.word	0x4c742400
 800b354:	4a742400 	.word	0x4a742400
 800b358:	4bbebc20 	.word	0x4bbebc20

0800b35c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b084      	sub	sp, #16
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
 800b364:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b366:	2300      	movs	r3, #0
 800b368:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b36a:	4b53      	ldr	r3, [pc, #332]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b36c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b36e:	f003 0303 	and.w	r3, r3, #3
 800b372:	2b03      	cmp	r3, #3
 800b374:	d101      	bne.n	800b37a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b376:	2301      	movs	r3, #1
 800b378:	e099      	b.n	800b4ae <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b37a:	4b4f      	ldr	r3, [pc, #316]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	4a4e      	ldr	r2, [pc, #312]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b380:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b384:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b386:	f7f8 ff23 	bl	80041d0 <HAL_GetTick>
 800b38a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b38c:	e008      	b.n	800b3a0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b38e:	f7f8 ff1f 	bl	80041d0 <HAL_GetTick>
 800b392:	4602      	mov	r2, r0
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	1ad3      	subs	r3, r2, r3
 800b398:	2b02      	cmp	r3, #2
 800b39a:	d901      	bls.n	800b3a0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b39c:	2303      	movs	r3, #3
 800b39e:	e086      	b.n	800b4ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b3a0:	4b45      	ldr	r3, [pc, #276]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1f0      	bne.n	800b38e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b3ac:	4b42      	ldr	r3, [pc, #264]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b3ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3b0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	031b      	lsls	r3, r3, #12
 800b3ba:	493f      	ldr	r1, [pc, #252]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	628b      	str	r3, [r1, #40]	@ 0x28
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	3b01      	subs	r3, #1
 800b3c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	689b      	ldr	r3, [r3, #8]
 800b3ce:	3b01      	subs	r3, #1
 800b3d0:	025b      	lsls	r3, r3, #9
 800b3d2:	b29b      	uxth	r3, r3
 800b3d4:	431a      	orrs	r2, r3
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	3b01      	subs	r3, #1
 800b3dc:	041b      	lsls	r3, r3, #16
 800b3de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b3e2:	431a      	orrs	r2, r3
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	691b      	ldr	r3, [r3, #16]
 800b3e8:	3b01      	subs	r3, #1
 800b3ea:	061b      	lsls	r3, r3, #24
 800b3ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b3f0:	4931      	ldr	r1, [pc, #196]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b3f6:	4b30      	ldr	r3, [pc, #192]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b3f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	695b      	ldr	r3, [r3, #20]
 800b402:	492d      	ldr	r1, [pc, #180]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b404:	4313      	orrs	r3, r2
 800b406:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b408:	4b2b      	ldr	r3, [pc, #172]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b40c:	f023 0220 	bic.w	r2, r3, #32
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	699b      	ldr	r3, [r3, #24]
 800b414:	4928      	ldr	r1, [pc, #160]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b416:	4313      	orrs	r3, r2
 800b418:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b41a:	4b27      	ldr	r3, [pc, #156]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b41c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b41e:	4a26      	ldr	r2, [pc, #152]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b420:	f023 0310 	bic.w	r3, r3, #16
 800b424:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b426:	4b24      	ldr	r3, [pc, #144]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b428:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b42a:	4b24      	ldr	r3, [pc, #144]	@ (800b4bc <RCCEx_PLL2_Config+0x160>)
 800b42c:	4013      	ands	r3, r2
 800b42e:	687a      	ldr	r2, [r7, #4]
 800b430:	69d2      	ldr	r2, [r2, #28]
 800b432:	00d2      	lsls	r2, r2, #3
 800b434:	4920      	ldr	r1, [pc, #128]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b436:	4313      	orrs	r3, r2
 800b438:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b43a:	4b1f      	ldr	r3, [pc, #124]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b43c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b43e:	4a1e      	ldr	r2, [pc, #120]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b440:	f043 0310 	orr.w	r3, r3, #16
 800b444:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d106      	bne.n	800b45a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b44c:	4b1a      	ldr	r3, [pc, #104]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b44e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b450:	4a19      	ldr	r2, [pc, #100]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b452:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b456:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b458:	e00f      	b.n	800b47a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d106      	bne.n	800b46e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b460:	4b15      	ldr	r3, [pc, #84]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b464:	4a14      	ldr	r2, [pc, #80]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b46a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b46c:	e005      	b.n	800b47a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b46e:	4b12      	ldr	r3, [pc, #72]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b472:	4a11      	ldr	r2, [pc, #68]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b474:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b478:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b47a:	4b0f      	ldr	r3, [pc, #60]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	4a0e      	ldr	r2, [pc, #56]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b480:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b484:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b486:	f7f8 fea3 	bl	80041d0 <HAL_GetTick>
 800b48a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b48c:	e008      	b.n	800b4a0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b48e:	f7f8 fe9f 	bl	80041d0 <HAL_GetTick>
 800b492:	4602      	mov	r2, r0
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	1ad3      	subs	r3, r2, r3
 800b498:	2b02      	cmp	r3, #2
 800b49a:	d901      	bls.n	800b4a0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b49c:	2303      	movs	r3, #3
 800b49e:	e006      	b.n	800b4ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b4a0:	4b05      	ldr	r3, [pc, #20]	@ (800b4b8 <RCCEx_PLL2_Config+0x15c>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d0f0      	beq.n	800b48e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	58024400 	.word	0x58024400
 800b4bc:	ffff0007 	.word	0xffff0007

0800b4c0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b084      	sub	sp, #16
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b4ce:	4b53      	ldr	r3, [pc, #332]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b4d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d2:	f003 0303 	and.w	r3, r3, #3
 800b4d6:	2b03      	cmp	r3, #3
 800b4d8:	d101      	bne.n	800b4de <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e099      	b.n	800b612 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b4de:	4b4f      	ldr	r3, [pc, #316]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	4a4e      	ldr	r2, [pc, #312]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b4e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4ea:	f7f8 fe71 	bl	80041d0 <HAL_GetTick>
 800b4ee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b4f0:	e008      	b.n	800b504 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b4f2:	f7f8 fe6d 	bl	80041d0 <HAL_GetTick>
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	1ad3      	subs	r3, r2, r3
 800b4fc:	2b02      	cmp	r3, #2
 800b4fe:	d901      	bls.n	800b504 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b500:	2303      	movs	r3, #3
 800b502:	e086      	b.n	800b612 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b504:	4b45      	ldr	r3, [pc, #276]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1f0      	bne.n	800b4f2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b510:	4b42      	ldr	r3, [pc, #264]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b514:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	051b      	lsls	r3, r3, #20
 800b51e:	493f      	ldr	r1, [pc, #252]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b520:	4313      	orrs	r3, r2
 800b522:	628b      	str	r3, [r1, #40]	@ 0x28
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	3b01      	subs	r3, #1
 800b52a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	3b01      	subs	r3, #1
 800b534:	025b      	lsls	r3, r3, #9
 800b536:	b29b      	uxth	r3, r3
 800b538:	431a      	orrs	r2, r3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	3b01      	subs	r3, #1
 800b540:	041b      	lsls	r3, r3, #16
 800b542:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b546:	431a      	orrs	r2, r3
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	691b      	ldr	r3, [r3, #16]
 800b54c:	3b01      	subs	r3, #1
 800b54e:	061b      	lsls	r3, r3, #24
 800b550:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b554:	4931      	ldr	r1, [pc, #196]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b556:	4313      	orrs	r3, r2
 800b558:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b55a:	4b30      	ldr	r3, [pc, #192]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b55c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b55e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	695b      	ldr	r3, [r3, #20]
 800b566:	492d      	ldr	r1, [pc, #180]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b568:	4313      	orrs	r3, r2
 800b56a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b56c:	4b2b      	ldr	r3, [pc, #172]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b56e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b570:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	699b      	ldr	r3, [r3, #24]
 800b578:	4928      	ldr	r1, [pc, #160]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b57a:	4313      	orrs	r3, r2
 800b57c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b57e:	4b27      	ldr	r3, [pc, #156]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b582:	4a26      	ldr	r2, [pc, #152]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b584:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b588:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b58a:	4b24      	ldr	r3, [pc, #144]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b58c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b58e:	4b24      	ldr	r3, [pc, #144]	@ (800b620 <RCCEx_PLL3_Config+0x160>)
 800b590:	4013      	ands	r3, r2
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	69d2      	ldr	r2, [r2, #28]
 800b596:	00d2      	lsls	r2, r2, #3
 800b598:	4920      	ldr	r1, [pc, #128]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b59a:	4313      	orrs	r3, r2
 800b59c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b59e:	4b1f      	ldr	r3, [pc, #124]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5a2:	4a1e      	ldr	r2, [pc, #120]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b5a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d106      	bne.n	800b5be <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b5b0:	4b1a      	ldr	r3, [pc, #104]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5b4:	4a19      	ldr	r2, [pc, #100]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b5ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b5bc:	e00f      	b.n	800b5de <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d106      	bne.n	800b5d2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b5c4:	4b15      	ldr	r3, [pc, #84]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c8:	4a14      	ldr	r2, [pc, #80]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b5ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b5d0:	e005      	b.n	800b5de <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b5d2:	4b12      	ldr	r3, [pc, #72]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d6:	4a11      	ldr	r2, [pc, #68]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b5dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b5de:	4b0f      	ldr	r3, [pc, #60]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4a0e      	ldr	r2, [pc, #56]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b5e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b5e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5ea:	f7f8 fdf1 	bl	80041d0 <HAL_GetTick>
 800b5ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b5f0:	e008      	b.n	800b604 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b5f2:	f7f8 fded 	bl	80041d0 <HAL_GetTick>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	1ad3      	subs	r3, r2, r3
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d901      	bls.n	800b604 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b600:	2303      	movs	r3, #3
 800b602:	e006      	b.n	800b612 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b604:	4b05      	ldr	r3, [pc, #20]	@ (800b61c <RCCEx_PLL3_Config+0x15c>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d0f0      	beq.n	800b5f2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b610:	7bfb      	ldrb	r3, [r7, #15]
}
 800b612:	4618      	mov	r0, r3
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop
 800b61c:	58024400 	.word	0x58024400
 800b620:	ffff0007 	.word	0xffff0007

0800b624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d101      	bne.n	800b636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b632:	2301      	movs	r3, #1
 800b634:	e049      	b.n	800b6ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b63c:	b2db      	uxtb	r3, r3
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d106      	bne.n	800b650 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f7f8 f98a 	bl	8003964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2202      	movs	r2, #2
 800b654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681a      	ldr	r2, [r3, #0]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	3304      	adds	r3, #4
 800b660:	4619      	mov	r1, r3
 800b662:	4610      	mov	r0, r2
 800b664:	f001 f926 	bl	800c8b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2201      	movs	r2, #1
 800b66c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2201      	movs	r2, #1
 800b674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2201      	movs	r2, #1
 800b67c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2201      	movs	r2, #1
 800b68c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2201      	movs	r2, #1
 800b694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6c8:	2300      	movs	r3, #0
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3708      	adds	r7, #8
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b082      	sub	sp, #8
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d101      	bne.n	800b6e4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	e049      	b.n	800b778 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d106      	bne.n	800b6fe <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 f841 	bl	800b780 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2202      	movs	r2, #2
 800b702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681a      	ldr	r2, [r3, #0]
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	3304      	adds	r3, #4
 800b70e:	4619      	mov	r1, r3
 800b710:	4610      	mov	r0, r2
 800b712:	f001 f8cf 	bl	800c8b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2201      	movs	r2, #1
 800b71a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2201      	movs	r2, #1
 800b722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2201      	movs	r2, #1
 800b72a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2201      	movs	r2, #1
 800b732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2201      	movs	r2, #1
 800b73a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2201      	movs	r2, #1
 800b742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2201      	movs	r2, #1
 800b752:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2201      	movs	r2, #1
 800b75a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2201      	movs	r2, #1
 800b762:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2201      	movs	r2, #1
 800b76a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2201      	movs	r2, #1
 800b772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b776:	2300      	movs	r3, #0
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3708      	adds	r7, #8
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800b780:	b480      	push	{r7}
 800b782:	b083      	sub	sp, #12
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800b788:	bf00      	nop
 800b78a:	370c      	adds	r7, #12
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr

0800b794 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b084      	sub	sp, #16
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
 800b79c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d109      	bne.n	800b7bc <HAL_TIM_OC_Start_IT+0x28>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	bf14      	ite	ne
 800b7b4:	2301      	movne	r3, #1
 800b7b6:	2300      	moveq	r3, #0
 800b7b8:	b2db      	uxtb	r3, r3
 800b7ba:	e03c      	b.n	800b836 <HAL_TIM_OC_Start_IT+0xa2>
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	2b04      	cmp	r3, #4
 800b7c0:	d109      	bne.n	800b7d6 <HAL_TIM_OC_Start_IT+0x42>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b7c8:	b2db      	uxtb	r3, r3
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	bf14      	ite	ne
 800b7ce:	2301      	movne	r3, #1
 800b7d0:	2300      	moveq	r3, #0
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	e02f      	b.n	800b836 <HAL_TIM_OC_Start_IT+0xa2>
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	2b08      	cmp	r3, #8
 800b7da:	d109      	bne.n	800b7f0 <HAL_TIM_OC_Start_IT+0x5c>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	bf14      	ite	ne
 800b7e8:	2301      	movne	r3, #1
 800b7ea:	2300      	moveq	r3, #0
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	e022      	b.n	800b836 <HAL_TIM_OC_Start_IT+0xa2>
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	2b0c      	cmp	r3, #12
 800b7f4:	d109      	bne.n	800b80a <HAL_TIM_OC_Start_IT+0x76>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	bf14      	ite	ne
 800b802:	2301      	movne	r3, #1
 800b804:	2300      	moveq	r3, #0
 800b806:	b2db      	uxtb	r3, r3
 800b808:	e015      	b.n	800b836 <HAL_TIM_OC_Start_IT+0xa2>
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	2b10      	cmp	r3, #16
 800b80e:	d109      	bne.n	800b824 <HAL_TIM_OC_Start_IT+0x90>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b816:	b2db      	uxtb	r3, r3
 800b818:	2b01      	cmp	r3, #1
 800b81a:	bf14      	ite	ne
 800b81c:	2301      	movne	r3, #1
 800b81e:	2300      	moveq	r3, #0
 800b820:	b2db      	uxtb	r3, r3
 800b822:	e008      	b.n	800b836 <HAL_TIM_OC_Start_IT+0xa2>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	2b01      	cmp	r3, #1
 800b82e:	bf14      	ite	ne
 800b830:	2301      	movne	r3, #1
 800b832:	2300      	moveq	r3, #0
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b00      	cmp	r3, #0
 800b838:	d001      	beq.n	800b83e <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800b83a:	2301      	movs	r3, #1
 800b83c:	e0ec      	b.n	800ba18 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d104      	bne.n	800b84e <HAL_TIM_OC_Start_IT+0xba>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2202      	movs	r2, #2
 800b848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b84c:	e023      	b.n	800b896 <HAL_TIM_OC_Start_IT+0x102>
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	2b04      	cmp	r3, #4
 800b852:	d104      	bne.n	800b85e <HAL_TIM_OC_Start_IT+0xca>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2202      	movs	r2, #2
 800b858:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b85c:	e01b      	b.n	800b896 <HAL_TIM_OC_Start_IT+0x102>
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	2b08      	cmp	r3, #8
 800b862:	d104      	bne.n	800b86e <HAL_TIM_OC_Start_IT+0xda>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2202      	movs	r2, #2
 800b868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b86c:	e013      	b.n	800b896 <HAL_TIM_OC_Start_IT+0x102>
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	2b0c      	cmp	r3, #12
 800b872:	d104      	bne.n	800b87e <HAL_TIM_OC_Start_IT+0xea>
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2202      	movs	r2, #2
 800b878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b87c:	e00b      	b.n	800b896 <HAL_TIM_OC_Start_IT+0x102>
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	2b10      	cmp	r3, #16
 800b882:	d104      	bne.n	800b88e <HAL_TIM_OC_Start_IT+0xfa>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2202      	movs	r2, #2
 800b888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b88c:	e003      	b.n	800b896 <HAL_TIM_OC_Start_IT+0x102>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2202      	movs	r2, #2
 800b892:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	2b0c      	cmp	r3, #12
 800b89a:	d841      	bhi.n	800b920 <HAL_TIM_OC_Start_IT+0x18c>
 800b89c:	a201      	add	r2, pc, #4	@ (adr r2, 800b8a4 <HAL_TIM_OC_Start_IT+0x110>)
 800b89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a2:	bf00      	nop
 800b8a4:	0800b8d9 	.word	0x0800b8d9
 800b8a8:	0800b921 	.word	0x0800b921
 800b8ac:	0800b921 	.word	0x0800b921
 800b8b0:	0800b921 	.word	0x0800b921
 800b8b4:	0800b8eb 	.word	0x0800b8eb
 800b8b8:	0800b921 	.word	0x0800b921
 800b8bc:	0800b921 	.word	0x0800b921
 800b8c0:	0800b921 	.word	0x0800b921
 800b8c4:	0800b8fd 	.word	0x0800b8fd
 800b8c8:	0800b921 	.word	0x0800b921
 800b8cc:	0800b921 	.word	0x0800b921
 800b8d0:	0800b921 	.word	0x0800b921
 800b8d4:	0800b90f 	.word	0x0800b90f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	68da      	ldr	r2, [r3, #12]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f042 0202 	orr.w	r2, r2, #2
 800b8e6:	60da      	str	r2, [r3, #12]
      break;
 800b8e8:	e01d      	b.n	800b926 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	68da      	ldr	r2, [r3, #12]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f042 0204 	orr.w	r2, r2, #4
 800b8f8:	60da      	str	r2, [r3, #12]
      break;
 800b8fa:	e014      	b.n	800b926 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	68da      	ldr	r2, [r3, #12]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f042 0208 	orr.w	r2, r2, #8
 800b90a:	60da      	str	r2, [r3, #12]
      break;
 800b90c:	e00b      	b.n	800b926 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	68da      	ldr	r2, [r3, #12]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f042 0210 	orr.w	r2, r2, #16
 800b91c:	60da      	str	r2, [r3, #12]
      break;
 800b91e:	e002      	b.n	800b926 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	73fb      	strb	r3, [r7, #15]
      break;
 800b924:	bf00      	nop
  }

  if (status == HAL_OK)
 800b926:	7bfb      	ldrb	r3, [r7, #15]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d174      	bne.n	800ba16 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	2201      	movs	r2, #1
 800b932:	6839      	ldr	r1, [r7, #0]
 800b934:	4618      	mov	r0, r3
 800b936:	f001 fcfb 	bl	800d330 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	4a38      	ldr	r2, [pc, #224]	@ (800ba20 <HAL_TIM_OC_Start_IT+0x28c>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d013      	beq.n	800b96c <HAL_TIM_OC_Start_IT+0x1d8>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	4a36      	ldr	r2, [pc, #216]	@ (800ba24 <HAL_TIM_OC_Start_IT+0x290>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d00e      	beq.n	800b96c <HAL_TIM_OC_Start_IT+0x1d8>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4a35      	ldr	r2, [pc, #212]	@ (800ba28 <HAL_TIM_OC_Start_IT+0x294>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d009      	beq.n	800b96c <HAL_TIM_OC_Start_IT+0x1d8>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a33      	ldr	r2, [pc, #204]	@ (800ba2c <HAL_TIM_OC_Start_IT+0x298>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d004      	beq.n	800b96c <HAL_TIM_OC_Start_IT+0x1d8>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4a32      	ldr	r2, [pc, #200]	@ (800ba30 <HAL_TIM_OC_Start_IT+0x29c>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d101      	bne.n	800b970 <HAL_TIM_OC_Start_IT+0x1dc>
 800b96c:	2301      	movs	r3, #1
 800b96e:	e000      	b.n	800b972 <HAL_TIM_OC_Start_IT+0x1de>
 800b970:	2300      	movs	r3, #0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d007      	beq.n	800b986 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b984:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a25      	ldr	r2, [pc, #148]	@ (800ba20 <HAL_TIM_OC_Start_IT+0x28c>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d022      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b998:	d01d      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a25      	ldr	r2, [pc, #148]	@ (800ba34 <HAL_TIM_OC_Start_IT+0x2a0>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d018      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a23      	ldr	r2, [pc, #140]	@ (800ba38 <HAL_TIM_OC_Start_IT+0x2a4>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d013      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a22      	ldr	r2, [pc, #136]	@ (800ba3c <HAL_TIM_OC_Start_IT+0x2a8>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d00e      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4a19      	ldr	r2, [pc, #100]	@ (800ba24 <HAL_TIM_OC_Start_IT+0x290>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d009      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4a1e      	ldr	r2, [pc, #120]	@ (800ba40 <HAL_TIM_OC_Start_IT+0x2ac>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d004      	beq.n	800b9d6 <HAL_TIM_OC_Start_IT+0x242>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4a15      	ldr	r2, [pc, #84]	@ (800ba28 <HAL_TIM_OC_Start_IT+0x294>)
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	d115      	bne.n	800ba02 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	689a      	ldr	r2, [r3, #8]
 800b9dc:	4b19      	ldr	r3, [pc, #100]	@ (800ba44 <HAL_TIM_OC_Start_IT+0x2b0>)
 800b9de:	4013      	ands	r3, r2
 800b9e0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	2b06      	cmp	r3, #6
 800b9e6:	d015      	beq.n	800ba14 <HAL_TIM_OC_Start_IT+0x280>
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b9ee:	d011      	beq.n	800ba14 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f042 0201 	orr.w	r2, r2, #1
 800b9fe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba00:	e008      	b.n	800ba14 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	681a      	ldr	r2, [r3, #0]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f042 0201 	orr.w	r2, r2, #1
 800ba10:	601a      	str	r2, [r3, #0]
 800ba12:	e000      	b.n	800ba16 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba14:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800ba16:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3710      	adds	r7, #16
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	40010000 	.word	0x40010000
 800ba24:	40010400 	.word	0x40010400
 800ba28:	40014000 	.word	0x40014000
 800ba2c:	40014400 	.word	0x40014400
 800ba30:	40014800 	.word	0x40014800
 800ba34:	40000400 	.word	0x40000400
 800ba38:	40000800 	.word	0x40000800
 800ba3c:	40000c00 	.word	0x40000c00
 800ba40:	40001800 	.word	0x40001800
 800ba44:	00010007 	.word	0x00010007

0800ba48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d101      	bne.n	800ba5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e049      	b.n	800baee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba60:	b2db      	uxtb	r3, r3
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d106      	bne.n	800ba74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2200      	movs	r2, #0
 800ba6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f000 f841 	bl	800baf6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2202      	movs	r2, #2
 800ba78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681a      	ldr	r2, [r3, #0]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	3304      	adds	r3, #4
 800ba84:	4619      	mov	r1, r3
 800ba86:	4610      	mov	r0, r2
 800ba88:	f000 ff14 	bl	800c8b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2201      	movs	r2, #1
 800ba90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2201      	movs	r2, #1
 800ba98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2201      	movs	r2, #1
 800baa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2201      	movs	r2, #1
 800baa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2201      	movs	r2, #1
 800bab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2201      	movs	r2, #1
 800bab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2201      	movs	r2, #1
 800bac0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2201      	movs	r2, #1
 800bac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2201      	movs	r2, #1
 800bad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2201      	movs	r2, #1
 800bad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2201      	movs	r2, #1
 800bae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800baec:	2300      	movs	r3, #0
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3708      	adds	r7, #8
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}

0800baf6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800baf6:	b480      	push	{r7}
 800baf8:	b083      	sub	sp, #12
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bafe:	bf00      	nop
 800bb00:	370c      	adds	r7, #12
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr
	...

0800bb0c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	6839      	ldr	r1, [r7, #0]
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f001 fc06 	bl	800d330 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	4a3e      	ldr	r2, [pc, #248]	@ (800bc24 <HAL_TIM_PWM_Stop+0x118>)
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	d013      	beq.n	800bb56 <HAL_TIM_PWM_Stop+0x4a>
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	4a3d      	ldr	r2, [pc, #244]	@ (800bc28 <HAL_TIM_PWM_Stop+0x11c>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d00e      	beq.n	800bb56 <HAL_TIM_PWM_Stop+0x4a>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4a3b      	ldr	r2, [pc, #236]	@ (800bc2c <HAL_TIM_PWM_Stop+0x120>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d009      	beq.n	800bb56 <HAL_TIM_PWM_Stop+0x4a>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4a3a      	ldr	r2, [pc, #232]	@ (800bc30 <HAL_TIM_PWM_Stop+0x124>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d004      	beq.n	800bb56 <HAL_TIM_PWM_Stop+0x4a>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4a38      	ldr	r2, [pc, #224]	@ (800bc34 <HAL_TIM_PWM_Stop+0x128>)
 800bb52:	4293      	cmp	r3, r2
 800bb54:	d101      	bne.n	800bb5a <HAL_TIM_PWM_Stop+0x4e>
 800bb56:	2301      	movs	r3, #1
 800bb58:	e000      	b.n	800bb5c <HAL_TIM_PWM_Stop+0x50>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d017      	beq.n	800bb90 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	6a1a      	ldr	r2, [r3, #32]
 800bb66:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bb6a:	4013      	ands	r3, r2
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d10f      	bne.n	800bb90 <HAL_TIM_PWM_Stop+0x84>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	6a1a      	ldr	r2, [r3, #32]
 800bb76:	f240 4344 	movw	r3, #1092	@ 0x444
 800bb7a:	4013      	ands	r3, r2
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d107      	bne.n	800bb90 <HAL_TIM_PWM_Stop+0x84>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bb8e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	6a1a      	ldr	r2, [r3, #32]
 800bb96:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bb9a:	4013      	ands	r3, r2
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d10f      	bne.n	800bbc0 <HAL_TIM_PWM_Stop+0xb4>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	6a1a      	ldr	r2, [r3, #32]
 800bba6:	f240 4344 	movw	r3, #1092	@ 0x444
 800bbaa:	4013      	ands	r3, r2
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d107      	bne.n	800bbc0 <HAL_TIM_PWM_Stop+0xb4>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	681a      	ldr	r2, [r3, #0]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f022 0201 	bic.w	r2, r2, #1
 800bbbe:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d104      	bne.n	800bbd0 <HAL_TIM_PWM_Stop+0xc4>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2201      	movs	r2, #1
 800bbca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bbce:	e023      	b.n	800bc18 <HAL_TIM_PWM_Stop+0x10c>
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	2b04      	cmp	r3, #4
 800bbd4:	d104      	bne.n	800bbe0 <HAL_TIM_PWM_Stop+0xd4>
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bbde:	e01b      	b.n	800bc18 <HAL_TIM_PWM_Stop+0x10c>
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	2b08      	cmp	r3, #8
 800bbe4:	d104      	bne.n	800bbf0 <HAL_TIM_PWM_Stop+0xe4>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2201      	movs	r2, #1
 800bbea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bbee:	e013      	b.n	800bc18 <HAL_TIM_PWM_Stop+0x10c>
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	2b0c      	cmp	r3, #12
 800bbf4:	d104      	bne.n	800bc00 <HAL_TIM_PWM_Stop+0xf4>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bbfe:	e00b      	b.n	800bc18 <HAL_TIM_PWM_Stop+0x10c>
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	2b10      	cmp	r3, #16
 800bc04:	d104      	bne.n	800bc10 <HAL_TIM_PWM_Stop+0x104>
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2201      	movs	r2, #1
 800bc0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bc0e:	e003      	b.n	800bc18 <HAL_TIM_PWM_Stop+0x10c>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2201      	movs	r2, #1
 800bc14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800bc18:	2300      	movs	r3, #0
}
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	3708      	adds	r7, #8
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	bd80      	pop	{r7, pc}
 800bc22:	bf00      	nop
 800bc24:	40010000 	.word	0x40010000
 800bc28:	40010400 	.word	0x40010400
 800bc2c:	40014000 	.word	0x40014000
 800bc30:	40014400 	.word	0x40014400
 800bc34:	40014800 	.word	0x40014800

0800bc38 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800bc46:	2301      	movs	r3, #1
 800bc48:	e049      	b.n	800bcde <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d106      	bne.n	800bc64 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f000 f841 	bl	800bce6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2202      	movs	r2, #2
 800bc68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681a      	ldr	r2, [r3, #0]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	3304      	adds	r3, #4
 800bc74:	4619      	mov	r1, r3
 800bc76:	4610      	mov	r0, r2
 800bc78:	f000 fe1c 	bl	800c8b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2201      	movs	r2, #1
 800bc80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2201      	movs	r2, #1
 800bc88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2201      	movs	r2, #1
 800bc98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2201      	movs	r2, #1
 800bca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2201      	movs	r2, #1
 800bca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2201      	movs	r2, #1
 800bcb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2201      	movs	r2, #1
 800bcd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bcdc:	2300      	movs	r3, #0
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3708      	adds	r7, #8
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800bce6:	b480      	push	{r7}
 800bce8:	b083      	sub	sp, #12
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800bcee:	bf00      	nop
 800bcf0:	370c      	adds	r7, #12
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr
	...

0800bcfc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b084      	sub	sp, #16
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd06:	2300      	movs	r3, #0
 800bd08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d104      	bne.n	800bd1a <HAL_TIM_IC_Start_IT+0x1e>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	e023      	b.n	800bd62 <HAL_TIM_IC_Start_IT+0x66>
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	2b04      	cmp	r3, #4
 800bd1e:	d104      	bne.n	800bd2a <HAL_TIM_IC_Start_IT+0x2e>
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	e01b      	b.n	800bd62 <HAL_TIM_IC_Start_IT+0x66>
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	2b08      	cmp	r3, #8
 800bd2e:	d104      	bne.n	800bd3a <HAL_TIM_IC_Start_IT+0x3e>
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	e013      	b.n	800bd62 <HAL_TIM_IC_Start_IT+0x66>
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2b0c      	cmp	r3, #12
 800bd3e:	d104      	bne.n	800bd4a <HAL_TIM_IC_Start_IT+0x4e>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	e00b      	b.n	800bd62 <HAL_TIM_IC_Start_IT+0x66>
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	2b10      	cmp	r3, #16
 800bd4e:	d104      	bne.n	800bd5a <HAL_TIM_IC_Start_IT+0x5e>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	e003      	b.n	800bd62 <HAL_TIM_IC_Start_IT+0x66>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d104      	bne.n	800bd74 <HAL_TIM_IC_Start_IT+0x78>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	e013      	b.n	800bd9c <HAL_TIM_IC_Start_IT+0xa0>
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	2b04      	cmp	r3, #4
 800bd78:	d104      	bne.n	800bd84 <HAL_TIM_IC_Start_IT+0x88>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd80:	b2db      	uxtb	r3, r3
 800bd82:	e00b      	b.n	800bd9c <HAL_TIM_IC_Start_IT+0xa0>
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	2b08      	cmp	r3, #8
 800bd88:	d104      	bne.n	800bd94 <HAL_TIM_IC_Start_IT+0x98>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bd90:	b2db      	uxtb	r3, r3
 800bd92:	e003      	b.n	800bd9c <HAL_TIM_IC_Start_IT+0xa0>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bd9a:	b2db      	uxtb	r3, r3
 800bd9c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd9e:	7bbb      	ldrb	r3, [r7, #14]
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	d102      	bne.n	800bdaa <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800bda4:	7b7b      	ldrb	r3, [r7, #13]
 800bda6:	2b01      	cmp	r3, #1
 800bda8:	d001      	beq.n	800bdae <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800bdaa:	2301      	movs	r3, #1
 800bdac:	e0e2      	b.n	800bf74 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d104      	bne.n	800bdbe <HAL_TIM_IC_Start_IT+0xc2>
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2202      	movs	r2, #2
 800bdb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bdbc:	e023      	b.n	800be06 <HAL_TIM_IC_Start_IT+0x10a>
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	2b04      	cmp	r3, #4
 800bdc2:	d104      	bne.n	800bdce <HAL_TIM_IC_Start_IT+0xd2>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2202      	movs	r2, #2
 800bdc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bdcc:	e01b      	b.n	800be06 <HAL_TIM_IC_Start_IT+0x10a>
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	2b08      	cmp	r3, #8
 800bdd2:	d104      	bne.n	800bdde <HAL_TIM_IC_Start_IT+0xe2>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2202      	movs	r2, #2
 800bdd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bddc:	e013      	b.n	800be06 <HAL_TIM_IC_Start_IT+0x10a>
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	2b0c      	cmp	r3, #12
 800bde2:	d104      	bne.n	800bdee <HAL_TIM_IC_Start_IT+0xf2>
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2202      	movs	r2, #2
 800bde8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bdec:	e00b      	b.n	800be06 <HAL_TIM_IC_Start_IT+0x10a>
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	2b10      	cmp	r3, #16
 800bdf2:	d104      	bne.n	800bdfe <HAL_TIM_IC_Start_IT+0x102>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2202      	movs	r2, #2
 800bdf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bdfc:	e003      	b.n	800be06 <HAL_TIM_IC_Start_IT+0x10a>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	2202      	movs	r2, #2
 800be02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d104      	bne.n	800be16 <HAL_TIM_IC_Start_IT+0x11a>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2202      	movs	r2, #2
 800be10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be14:	e013      	b.n	800be3e <HAL_TIM_IC_Start_IT+0x142>
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	2b04      	cmp	r3, #4
 800be1a:	d104      	bne.n	800be26 <HAL_TIM_IC_Start_IT+0x12a>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2202      	movs	r2, #2
 800be20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be24:	e00b      	b.n	800be3e <HAL_TIM_IC_Start_IT+0x142>
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	2b08      	cmp	r3, #8
 800be2a:	d104      	bne.n	800be36 <HAL_TIM_IC_Start_IT+0x13a>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2202      	movs	r2, #2
 800be30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800be34:	e003      	b.n	800be3e <HAL_TIM_IC_Start_IT+0x142>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2202      	movs	r2, #2
 800be3a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	2b0c      	cmp	r3, #12
 800be42:	d841      	bhi.n	800bec8 <HAL_TIM_IC_Start_IT+0x1cc>
 800be44:	a201      	add	r2, pc, #4	@ (adr r2, 800be4c <HAL_TIM_IC_Start_IT+0x150>)
 800be46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be4a:	bf00      	nop
 800be4c:	0800be81 	.word	0x0800be81
 800be50:	0800bec9 	.word	0x0800bec9
 800be54:	0800bec9 	.word	0x0800bec9
 800be58:	0800bec9 	.word	0x0800bec9
 800be5c:	0800be93 	.word	0x0800be93
 800be60:	0800bec9 	.word	0x0800bec9
 800be64:	0800bec9 	.word	0x0800bec9
 800be68:	0800bec9 	.word	0x0800bec9
 800be6c:	0800bea5 	.word	0x0800bea5
 800be70:	0800bec9 	.word	0x0800bec9
 800be74:	0800bec9 	.word	0x0800bec9
 800be78:	0800bec9 	.word	0x0800bec9
 800be7c:	0800beb7 	.word	0x0800beb7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	68da      	ldr	r2, [r3, #12]
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	f042 0202 	orr.w	r2, r2, #2
 800be8e:	60da      	str	r2, [r3, #12]
      break;
 800be90:	e01d      	b.n	800bece <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	68da      	ldr	r2, [r3, #12]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f042 0204 	orr.w	r2, r2, #4
 800bea0:	60da      	str	r2, [r3, #12]
      break;
 800bea2:	e014      	b.n	800bece <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	68da      	ldr	r2, [r3, #12]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f042 0208 	orr.w	r2, r2, #8
 800beb2:	60da      	str	r2, [r3, #12]
      break;
 800beb4:	e00b      	b.n	800bece <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	68da      	ldr	r2, [r3, #12]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f042 0210 	orr.w	r2, r2, #16
 800bec4:	60da      	str	r2, [r3, #12]
      break;
 800bec6:	e002      	b.n	800bece <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800bec8:	2301      	movs	r3, #1
 800beca:	73fb      	strb	r3, [r7, #15]
      break;
 800becc:	bf00      	nop
  }

  if (status == HAL_OK)
 800bece:	7bfb      	ldrb	r3, [r7, #15]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d14e      	bne.n	800bf72 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	2201      	movs	r2, #1
 800beda:	6839      	ldr	r1, [r7, #0]
 800bedc:	4618      	mov	r0, r3
 800bede:	f001 fa27 	bl	800d330 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4a25      	ldr	r2, [pc, #148]	@ (800bf7c <HAL_TIM_IC_Start_IT+0x280>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d022      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bef4:	d01d      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	4a21      	ldr	r2, [pc, #132]	@ (800bf80 <HAL_TIM_IC_Start_IT+0x284>)
 800befc:	4293      	cmp	r3, r2
 800befe:	d018      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	4a1f      	ldr	r2, [pc, #124]	@ (800bf84 <HAL_TIM_IC_Start_IT+0x288>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d013      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	4a1e      	ldr	r2, [pc, #120]	@ (800bf88 <HAL_TIM_IC_Start_IT+0x28c>)
 800bf10:	4293      	cmp	r3, r2
 800bf12:	d00e      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4a1c      	ldr	r2, [pc, #112]	@ (800bf8c <HAL_TIM_IC_Start_IT+0x290>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d009      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4a1b      	ldr	r2, [pc, #108]	@ (800bf90 <HAL_TIM_IC_Start_IT+0x294>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d004      	beq.n	800bf32 <HAL_TIM_IC_Start_IT+0x236>
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	4a19      	ldr	r2, [pc, #100]	@ (800bf94 <HAL_TIM_IC_Start_IT+0x298>)
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d115      	bne.n	800bf5e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	689a      	ldr	r2, [r3, #8]
 800bf38:	4b17      	ldr	r3, [pc, #92]	@ (800bf98 <HAL_TIM_IC_Start_IT+0x29c>)
 800bf3a:	4013      	ands	r3, r2
 800bf3c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	2b06      	cmp	r3, #6
 800bf42:	d015      	beq.n	800bf70 <HAL_TIM_IC_Start_IT+0x274>
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf4a:	d011      	beq.n	800bf70 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	681a      	ldr	r2, [r3, #0]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f042 0201 	orr.w	r2, r2, #1
 800bf5a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf5c:	e008      	b.n	800bf70 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	681a      	ldr	r2, [r3, #0]
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	f042 0201 	orr.w	r2, r2, #1
 800bf6c:	601a      	str	r2, [r3, #0]
 800bf6e:	e000      	b.n	800bf72 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf70:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800bf72:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3710      	adds	r7, #16
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}
 800bf7c:	40010000 	.word	0x40010000
 800bf80:	40000400 	.word	0x40000400
 800bf84:	40000800 	.word	0x40000800
 800bf88:	40000c00 	.word	0x40000c00
 800bf8c:	40010400 	.word	0x40010400
 800bf90:	40001800 	.word	0x40001800
 800bf94:	40014000 	.word	0x40014000
 800bf98:	00010007 	.word	0x00010007

0800bf9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b084      	sub	sp, #16
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	691b      	ldr	r3, [r3, #16]
 800bfb2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	f003 0302 	and.w	r3, r3, #2
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d020      	beq.n	800c000 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	f003 0302 	and.w	r3, r3, #2
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d01b      	beq.n	800c000 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f06f 0202 	mvn.w	r2, #2
 800bfd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	699b      	ldr	r3, [r3, #24]
 800bfde:	f003 0303 	and.w	r3, r3, #3
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d003      	beq.n	800bfee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f7f6 fa06 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 800bfec:	e005      	b.n	800bffa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f7f6 fa18 	bl	8002424 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 fc49 	bl	800c88c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2200      	movs	r2, #0
 800bffe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	f003 0304 	and.w	r3, r3, #4
 800c006:	2b00      	cmp	r3, #0
 800c008:	d020      	beq.n	800c04c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	f003 0304 	and.w	r3, r3, #4
 800c010:	2b00      	cmp	r3, #0
 800c012:	d01b      	beq.n	800c04c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f06f 0204 	mvn.w	r2, #4
 800c01c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2202      	movs	r2, #2
 800c022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	699b      	ldr	r3, [r3, #24]
 800c02a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d003      	beq.n	800c03a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f7f6 f9e0 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 800c038:	e005      	b.n	800c046 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f7f6 f9f2 	bl	8002424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 fc23 	bl	800c88c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2200      	movs	r2, #0
 800c04a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	f003 0308 	and.w	r3, r3, #8
 800c052:	2b00      	cmp	r3, #0
 800c054:	d020      	beq.n	800c098 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f003 0308 	and.w	r3, r3, #8
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d01b      	beq.n	800c098 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f06f 0208 	mvn.w	r2, #8
 800c068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2204      	movs	r2, #4
 800c06e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	69db      	ldr	r3, [r3, #28]
 800c076:	f003 0303 	and.w	r3, r3, #3
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d003      	beq.n	800c086 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f7f6 f9ba 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 800c084:	e005      	b.n	800c092 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f7f6 f9cc 	bl	8002424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f000 fbfd 	bl	800c88c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2200      	movs	r2, #0
 800c096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	f003 0310 	and.w	r3, r3, #16
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d020      	beq.n	800c0e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f003 0310 	and.w	r3, r3, #16
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d01b      	beq.n	800c0e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f06f 0210 	mvn.w	r2, #16
 800c0b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2208      	movs	r2, #8
 800c0ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	69db      	ldr	r3, [r3, #28]
 800c0c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d003      	beq.n	800c0d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7f6 f994 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 800c0d0:	e005      	b.n	800c0de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7f6 f9a6 	bl	8002424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 fbd7 	bl	800c88c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	f003 0301 	and.w	r3, r3, #1
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d00c      	beq.n	800c108 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f003 0301 	and.w	r3, r3, #1
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d007      	beq.n	800c108 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	f06f 0201 	mvn.w	r2, #1
 800c100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 fbb8 	bl	800c878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d104      	bne.n	800c11c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d00c      	beq.n	800c136 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c122:	2b00      	cmp	r3, #0
 800c124:	d007      	beq.n	800c136 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c12e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	f001 fa39 	bl	800d5a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00c      	beq.n	800c15a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c146:	2b00      	cmp	r3, #0
 800c148:	d007      	beq.n	800c15a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f001 fa31 	bl	800d5bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c160:	2b00      	cmp	r3, #0
 800c162:	d00c      	beq.n	800c17e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d007      	beq.n	800c17e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c178:	6878      	ldr	r0, [r7, #4]
 800c17a:	f000 fb91 	bl	800c8a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	f003 0320 	and.w	r3, r3, #32
 800c184:	2b00      	cmp	r3, #0
 800c186:	d00c      	beq.n	800c1a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f003 0320 	and.w	r3, r3, #32
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d007      	beq.n	800c1a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f06f 0220 	mvn.w	r2, #32
 800c19a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f001 f9f9 	bl	800d594 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c1a2:	bf00      	nop
 800c1a4:	3710      	adds	r7, #16
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
	...

0800c1ac <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b086      	sub	sp, #24
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	60b9      	str	r1, [r7, #8]
 800c1b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1c2:	2b01      	cmp	r3, #1
 800c1c4:	d101      	bne.n	800c1ca <HAL_TIM_OC_ConfigChannel+0x1e>
 800c1c6:	2302      	movs	r3, #2
 800c1c8:	e066      	b.n	800c298 <HAL_TIM_OC_ConfigChannel+0xec>
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2b14      	cmp	r3, #20
 800c1d6:	d857      	bhi.n	800c288 <HAL_TIM_OC_ConfigChannel+0xdc>
 800c1d8:	a201      	add	r2, pc, #4	@ (adr r2, 800c1e0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800c1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1de:	bf00      	nop
 800c1e0:	0800c235 	.word	0x0800c235
 800c1e4:	0800c289 	.word	0x0800c289
 800c1e8:	0800c289 	.word	0x0800c289
 800c1ec:	0800c289 	.word	0x0800c289
 800c1f0:	0800c243 	.word	0x0800c243
 800c1f4:	0800c289 	.word	0x0800c289
 800c1f8:	0800c289 	.word	0x0800c289
 800c1fc:	0800c289 	.word	0x0800c289
 800c200:	0800c251 	.word	0x0800c251
 800c204:	0800c289 	.word	0x0800c289
 800c208:	0800c289 	.word	0x0800c289
 800c20c:	0800c289 	.word	0x0800c289
 800c210:	0800c25f 	.word	0x0800c25f
 800c214:	0800c289 	.word	0x0800c289
 800c218:	0800c289 	.word	0x0800c289
 800c21c:	0800c289 	.word	0x0800c289
 800c220:	0800c26d 	.word	0x0800c26d
 800c224:	0800c289 	.word	0x0800c289
 800c228:	0800c289 	.word	0x0800c289
 800c22c:	0800c289 	.word	0x0800c289
 800c230:	0800c27b 	.word	0x0800c27b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	68b9      	ldr	r1, [r7, #8]
 800c23a:	4618      	mov	r0, r3
 800c23c:	f000 fbda 	bl	800c9f4 <TIM_OC1_SetConfig>
      break;
 800c240:	e025      	b.n	800c28e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	68b9      	ldr	r1, [r7, #8]
 800c248:	4618      	mov	r0, r3
 800c24a:	f000 fc63 	bl	800cb14 <TIM_OC2_SetConfig>
      break;
 800c24e:	e01e      	b.n	800c28e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	68b9      	ldr	r1, [r7, #8]
 800c256:	4618      	mov	r0, r3
 800c258:	f000 fce6 	bl	800cc28 <TIM_OC3_SetConfig>
      break;
 800c25c:	e017      	b.n	800c28e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	68b9      	ldr	r1, [r7, #8]
 800c264:	4618      	mov	r0, r3
 800c266:	f000 fd67 	bl	800cd38 <TIM_OC4_SetConfig>
      break;
 800c26a:	e010      	b.n	800c28e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	68b9      	ldr	r1, [r7, #8]
 800c272:	4618      	mov	r0, r3
 800c274:	f000 fdca 	bl	800ce0c <TIM_OC5_SetConfig>
      break;
 800c278:	e009      	b.n	800c28e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	68b9      	ldr	r1, [r7, #8]
 800c280:	4618      	mov	r0, r3
 800c282:	f000 fe27 	bl	800ced4 <TIM_OC6_SetConfig>
      break;
 800c286:	e002      	b.n	800c28e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	75fb      	strb	r3, [r7, #23]
      break;
 800c28c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	2200      	movs	r2, #0
 800c292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c296:	7dfb      	ldrb	r3, [r7, #23]
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3718      	adds	r7, #24
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}

0800c2a0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b086      	sub	sp, #24
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	60f8      	str	r0, [r7, #12]
 800c2a8:	60b9      	str	r1, [r7, #8]
 800c2aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2b6:	2b01      	cmp	r3, #1
 800c2b8:	d101      	bne.n	800c2be <HAL_TIM_IC_ConfigChannel+0x1e>
 800c2ba:	2302      	movs	r3, #2
 800c2bc:	e088      	b.n	800c3d0 <HAL_TIM_IC_ConfigChannel+0x130>
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2201      	movs	r2, #1
 800c2c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d11b      	bne.n	800c304 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c2dc:	f000 fe60 	bl	800cfa0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	699a      	ldr	r2, [r3, #24]
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f022 020c 	bic.w	r2, r2, #12
 800c2ee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	6999      	ldr	r1, [r3, #24]
 800c2f6:	68bb      	ldr	r3, [r7, #8]
 800c2f8:	689a      	ldr	r2, [r3, #8]
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	430a      	orrs	r2, r1
 800c300:	619a      	str	r2, [r3, #24]
 800c302:	e060      	b.n	800c3c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2b04      	cmp	r3, #4
 800c308:	d11c      	bne.n	800c344 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c31a:	f000 fee4 	bl	800d0e6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	699a      	ldr	r2, [r3, #24]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c32c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	6999      	ldr	r1, [r3, #24]
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	689b      	ldr	r3, [r3, #8]
 800c338:	021a      	lsls	r2, r3, #8
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	430a      	orrs	r2, r1
 800c340:	619a      	str	r2, [r3, #24]
 800c342:	e040      	b.n	800c3c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2b08      	cmp	r3, #8
 800c348:	d11b      	bne.n	800c382 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c35a:	f000 ff31 	bl	800d1c0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	69da      	ldr	r2, [r3, #28]
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f022 020c 	bic.w	r2, r2, #12
 800c36c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	69d9      	ldr	r1, [r3, #28]
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	689a      	ldr	r2, [r3, #8]
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	430a      	orrs	r2, r1
 800c37e:	61da      	str	r2, [r3, #28]
 800c380:	e021      	b.n	800c3c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2b0c      	cmp	r3, #12
 800c386:	d11c      	bne.n	800c3c2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c398:	f000 ff4e 	bl	800d238 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	69da      	ldr	r2, [r3, #28]
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c3aa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	69d9      	ldr	r1, [r3, #28]
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	021a      	lsls	r2, r3, #8
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	430a      	orrs	r2, r1
 800c3be:	61da      	str	r2, [r3, #28]
 800c3c0:	e001      	b.n	800c3c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c3ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3718      	adds	r7, #24
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}

0800c3d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b086      	sub	sp, #24
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	60f8      	str	r0, [r7, #12]
 800c3e0:	60b9      	str	r1, [r7, #8]
 800c3e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c3ee:	2b01      	cmp	r3, #1
 800c3f0:	d101      	bne.n	800c3f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c3f2:	2302      	movs	r3, #2
 800c3f4:	e0ff      	b.n	800c5f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2b14      	cmp	r3, #20
 800c402:	f200 80f0 	bhi.w	800c5e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c406:	a201      	add	r2, pc, #4	@ (adr r2, 800c40c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c40c:	0800c461 	.word	0x0800c461
 800c410:	0800c5e7 	.word	0x0800c5e7
 800c414:	0800c5e7 	.word	0x0800c5e7
 800c418:	0800c5e7 	.word	0x0800c5e7
 800c41c:	0800c4a1 	.word	0x0800c4a1
 800c420:	0800c5e7 	.word	0x0800c5e7
 800c424:	0800c5e7 	.word	0x0800c5e7
 800c428:	0800c5e7 	.word	0x0800c5e7
 800c42c:	0800c4e3 	.word	0x0800c4e3
 800c430:	0800c5e7 	.word	0x0800c5e7
 800c434:	0800c5e7 	.word	0x0800c5e7
 800c438:	0800c5e7 	.word	0x0800c5e7
 800c43c:	0800c523 	.word	0x0800c523
 800c440:	0800c5e7 	.word	0x0800c5e7
 800c444:	0800c5e7 	.word	0x0800c5e7
 800c448:	0800c5e7 	.word	0x0800c5e7
 800c44c:	0800c565 	.word	0x0800c565
 800c450:	0800c5e7 	.word	0x0800c5e7
 800c454:	0800c5e7 	.word	0x0800c5e7
 800c458:	0800c5e7 	.word	0x0800c5e7
 800c45c:	0800c5a5 	.word	0x0800c5a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	68b9      	ldr	r1, [r7, #8]
 800c466:	4618      	mov	r0, r3
 800c468:	f000 fac4 	bl	800c9f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	699a      	ldr	r2, [r3, #24]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f042 0208 	orr.w	r2, r2, #8
 800c47a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	699a      	ldr	r2, [r3, #24]
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f022 0204 	bic.w	r2, r2, #4
 800c48a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	6999      	ldr	r1, [r3, #24]
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	691a      	ldr	r2, [r3, #16]
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	430a      	orrs	r2, r1
 800c49c:	619a      	str	r2, [r3, #24]
      break;
 800c49e:	e0a5      	b.n	800c5ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	68b9      	ldr	r1, [r7, #8]
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f000 fb34 	bl	800cb14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	699a      	ldr	r2, [r3, #24]
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c4ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	699a      	ldr	r2, [r3, #24]
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c4ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	6999      	ldr	r1, [r3, #24]
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	691b      	ldr	r3, [r3, #16]
 800c4d6:	021a      	lsls	r2, r3, #8
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	430a      	orrs	r2, r1
 800c4de:	619a      	str	r2, [r3, #24]
      break;
 800c4e0:	e084      	b.n	800c5ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	68b9      	ldr	r1, [r7, #8]
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f000 fb9d 	bl	800cc28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	69da      	ldr	r2, [r3, #28]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f042 0208 	orr.w	r2, r2, #8
 800c4fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	69da      	ldr	r2, [r3, #28]
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f022 0204 	bic.w	r2, r2, #4
 800c50c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	69d9      	ldr	r1, [r3, #28]
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	691a      	ldr	r2, [r3, #16]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	430a      	orrs	r2, r1
 800c51e:	61da      	str	r2, [r3, #28]
      break;
 800c520:	e064      	b.n	800c5ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	68b9      	ldr	r1, [r7, #8]
 800c528:	4618      	mov	r0, r3
 800c52a:	f000 fc05 	bl	800cd38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	69da      	ldr	r2, [r3, #28]
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c53c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	69da      	ldr	r2, [r3, #28]
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c54c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	69d9      	ldr	r1, [r3, #28]
 800c554:	68bb      	ldr	r3, [r7, #8]
 800c556:	691b      	ldr	r3, [r3, #16]
 800c558:	021a      	lsls	r2, r3, #8
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	430a      	orrs	r2, r1
 800c560:	61da      	str	r2, [r3, #28]
      break;
 800c562:	e043      	b.n	800c5ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	68b9      	ldr	r1, [r7, #8]
 800c56a:	4618      	mov	r0, r3
 800c56c:	f000 fc4e 	bl	800ce0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f042 0208 	orr.w	r2, r2, #8
 800c57e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f022 0204 	bic.w	r2, r2, #4
 800c58e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	691a      	ldr	r2, [r3, #16]
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	430a      	orrs	r2, r1
 800c5a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c5a2:	e023      	b.n	800c5ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	68b9      	ldr	r1, [r7, #8]
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f000 fc92 	bl	800ced4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c5be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c5ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	691b      	ldr	r3, [r3, #16]
 800c5da:	021a      	lsls	r2, r3, #8
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	430a      	orrs	r2, r1
 800c5e2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c5e4:	e002      	b.n	800c5ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	75fb      	strb	r3, [r7, #23]
      break;
 800c5ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c5f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3718      	adds	r7, #24
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop

0800c600 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b084      	sub	sp, #16
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c60a:	2300      	movs	r3, #0
 800c60c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c614:	2b01      	cmp	r3, #1
 800c616:	d101      	bne.n	800c61c <HAL_TIM_ConfigClockSource+0x1c>
 800c618:	2302      	movs	r3, #2
 800c61a:	e0dc      	b.n	800c7d6 <HAL_TIM_ConfigClockSource+0x1d6>
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2201      	movs	r2, #1
 800c620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2202      	movs	r2, #2
 800c628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	689b      	ldr	r3, [r3, #8]
 800c632:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	4b6a      	ldr	r3, [pc, #424]	@ (800c7e0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c638:	4013      	ands	r3, r2
 800c63a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c642:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	68ba      	ldr	r2, [r7, #8]
 800c64a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	4a64      	ldr	r2, [pc, #400]	@ (800c7e4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c652:	4293      	cmp	r3, r2
 800c654:	f000 80a9 	beq.w	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c658:	4a62      	ldr	r2, [pc, #392]	@ (800c7e4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	f200 80ae 	bhi.w	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c660:	4a61      	ldr	r2, [pc, #388]	@ (800c7e8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c662:	4293      	cmp	r3, r2
 800c664:	f000 80a1 	beq.w	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c668:	4a5f      	ldr	r2, [pc, #380]	@ (800c7e8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c66a:	4293      	cmp	r3, r2
 800c66c:	f200 80a6 	bhi.w	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c670:	4a5e      	ldr	r2, [pc, #376]	@ (800c7ec <HAL_TIM_ConfigClockSource+0x1ec>)
 800c672:	4293      	cmp	r3, r2
 800c674:	f000 8099 	beq.w	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c678:	4a5c      	ldr	r2, [pc, #368]	@ (800c7ec <HAL_TIM_ConfigClockSource+0x1ec>)
 800c67a:	4293      	cmp	r3, r2
 800c67c:	f200 809e 	bhi.w	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c680:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c684:	f000 8091 	beq.w	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c688:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c68c:	f200 8096 	bhi.w	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c690:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c694:	f000 8089 	beq.w	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c698:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c69c:	f200 808e 	bhi.w	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c6a4:	d03e      	beq.n	800c724 <HAL_TIM_ConfigClockSource+0x124>
 800c6a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c6aa:	f200 8087 	bhi.w	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6b2:	f000 8086 	beq.w	800c7c2 <HAL_TIM_ConfigClockSource+0x1c2>
 800c6b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6ba:	d87f      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6bc:	2b70      	cmp	r3, #112	@ 0x70
 800c6be:	d01a      	beq.n	800c6f6 <HAL_TIM_ConfigClockSource+0xf6>
 800c6c0:	2b70      	cmp	r3, #112	@ 0x70
 800c6c2:	d87b      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6c4:	2b60      	cmp	r3, #96	@ 0x60
 800c6c6:	d050      	beq.n	800c76a <HAL_TIM_ConfigClockSource+0x16a>
 800c6c8:	2b60      	cmp	r3, #96	@ 0x60
 800c6ca:	d877      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6cc:	2b50      	cmp	r3, #80	@ 0x50
 800c6ce:	d03c      	beq.n	800c74a <HAL_TIM_ConfigClockSource+0x14a>
 800c6d0:	2b50      	cmp	r3, #80	@ 0x50
 800c6d2:	d873      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6d4:	2b40      	cmp	r3, #64	@ 0x40
 800c6d6:	d058      	beq.n	800c78a <HAL_TIM_ConfigClockSource+0x18a>
 800c6d8:	2b40      	cmp	r3, #64	@ 0x40
 800c6da:	d86f      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6dc:	2b30      	cmp	r3, #48	@ 0x30
 800c6de:	d064      	beq.n	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c6e0:	2b30      	cmp	r3, #48	@ 0x30
 800c6e2:	d86b      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6e4:	2b20      	cmp	r3, #32
 800c6e6:	d060      	beq.n	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c6e8:	2b20      	cmp	r3, #32
 800c6ea:	d867      	bhi.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d05c      	beq.n	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c6f0:	2b10      	cmp	r3, #16
 800c6f2:	d05a      	beq.n	800c7aa <HAL_TIM_ConfigClockSource+0x1aa>
 800c6f4:	e062      	b.n	800c7bc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c706:	f000 fdf3 	bl	800d2f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	689b      	ldr	r3, [r3, #8]
 800c710:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c712:	68bb      	ldr	r3, [r7, #8]
 800c714:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c718:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	68ba      	ldr	r2, [r7, #8]
 800c720:	609a      	str	r2, [r3, #8]
      break;
 800c722:	e04f      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c734:	f000 fddc 	bl	800d2f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	689a      	ldr	r2, [r3, #8]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c746:	609a      	str	r2, [r3, #8]
      break;
 800c748:	e03c      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c756:	461a      	mov	r2, r3
 800c758:	f000 fc96 	bl	800d088 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	2150      	movs	r1, #80	@ 0x50
 800c762:	4618      	mov	r0, r3
 800c764:	f000 fda6 	bl	800d2b4 <TIM_ITRx_SetConfig>
      break;
 800c768:	e02c      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c776:	461a      	mov	r2, r3
 800c778:	f000 fcf2 	bl	800d160 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	2160      	movs	r1, #96	@ 0x60
 800c782:	4618      	mov	r0, r3
 800c784:	f000 fd96 	bl	800d2b4 <TIM_ITRx_SetConfig>
      break;
 800c788:	e01c      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c796:	461a      	mov	r2, r3
 800c798:	f000 fc76 	bl	800d088 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	2140      	movs	r1, #64	@ 0x40
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f000 fd86 	bl	800d2b4 <TIM_ITRx_SetConfig>
      break;
 800c7a8:	e00c      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681a      	ldr	r2, [r3, #0]
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	4610      	mov	r0, r2
 800c7b6:	f000 fd7d 	bl	800d2b4 <TIM_ITRx_SetConfig>
      break;
 800c7ba:	e003      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	73fb      	strb	r3, [r7, #15]
      break;
 800c7c0:	e000      	b.n	800c7c4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c7c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c7d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	3710      	adds	r7, #16
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop
 800c7e0:	ffceff88 	.word	0xffceff88
 800c7e4:	00100040 	.word	0x00100040
 800c7e8:	00100030 	.word	0x00100030
 800c7ec:	00100020 	.word	0x00100020

0800c7f0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b085      	sub	sp, #20
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	2b0c      	cmp	r3, #12
 800c802:	d831      	bhi.n	800c868 <HAL_TIM_ReadCapturedValue+0x78>
 800c804:	a201      	add	r2, pc, #4	@ (adr r2, 800c80c <HAL_TIM_ReadCapturedValue+0x1c>)
 800c806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c80a:	bf00      	nop
 800c80c:	0800c841 	.word	0x0800c841
 800c810:	0800c869 	.word	0x0800c869
 800c814:	0800c869 	.word	0x0800c869
 800c818:	0800c869 	.word	0x0800c869
 800c81c:	0800c84b 	.word	0x0800c84b
 800c820:	0800c869 	.word	0x0800c869
 800c824:	0800c869 	.word	0x0800c869
 800c828:	0800c869 	.word	0x0800c869
 800c82c:	0800c855 	.word	0x0800c855
 800c830:	0800c869 	.word	0x0800c869
 800c834:	0800c869 	.word	0x0800c869
 800c838:	0800c869 	.word	0x0800c869
 800c83c:	0800c85f 	.word	0x0800c85f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c846:	60fb      	str	r3, [r7, #12]

      break;
 800c848:	e00f      	b.n	800c86a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c850:	60fb      	str	r3, [r7, #12]

      break;
 800c852:	e00a      	b.n	800c86a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c85a:	60fb      	str	r3, [r7, #12]

      break;
 800c85c:	e005      	b.n	800c86a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c864:	60fb      	str	r3, [r7, #12]

      break;
 800c866:	e000      	b.n	800c86a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800c868:	bf00      	nop
  }

  return tmpreg;
 800c86a:	68fb      	ldr	r3, [r7, #12]
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	3714      	adds	r7, #20
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c878:	b480      	push	{r7}
 800c87a:	b083      	sub	sp, #12
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c880:	bf00      	nop
 800c882:	370c      	adds	r7, #12
 800c884:	46bd      	mov	sp, r7
 800c886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88a:	4770      	bx	lr

0800c88c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c88c:	b480      	push	{r7}
 800c88e:	b083      	sub	sp, #12
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c894:	bf00      	nop
 800c896:	370c      	adds	r7, #12
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr

0800c8a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b083      	sub	sp, #12
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c8a8:	bf00      	nop
 800c8aa:	370c      	adds	r7, #12
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b2:	4770      	bx	lr

0800c8b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b085      	sub	sp, #20
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	4a43      	ldr	r2, [pc, #268]	@ (800c9d4 <TIM_Base_SetConfig+0x120>)
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d013      	beq.n	800c8f4 <TIM_Base_SetConfig+0x40>
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8d2:	d00f      	beq.n	800c8f4 <TIM_Base_SetConfig+0x40>
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	4a40      	ldr	r2, [pc, #256]	@ (800c9d8 <TIM_Base_SetConfig+0x124>)
 800c8d8:	4293      	cmp	r3, r2
 800c8da:	d00b      	beq.n	800c8f4 <TIM_Base_SetConfig+0x40>
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	4a3f      	ldr	r2, [pc, #252]	@ (800c9dc <TIM_Base_SetConfig+0x128>)
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d007      	beq.n	800c8f4 <TIM_Base_SetConfig+0x40>
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	4a3e      	ldr	r2, [pc, #248]	@ (800c9e0 <TIM_Base_SetConfig+0x12c>)
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	d003      	beq.n	800c8f4 <TIM_Base_SetConfig+0x40>
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	4a3d      	ldr	r2, [pc, #244]	@ (800c9e4 <TIM_Base_SetConfig+0x130>)
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	d108      	bne.n	800c906 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	68fa      	ldr	r2, [r7, #12]
 800c902:	4313      	orrs	r3, r2
 800c904:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	4a32      	ldr	r2, [pc, #200]	@ (800c9d4 <TIM_Base_SetConfig+0x120>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d01f      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c914:	d01b      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	4a2f      	ldr	r2, [pc, #188]	@ (800c9d8 <TIM_Base_SetConfig+0x124>)
 800c91a:	4293      	cmp	r3, r2
 800c91c:	d017      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	4a2e      	ldr	r2, [pc, #184]	@ (800c9dc <TIM_Base_SetConfig+0x128>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d013      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	4a2d      	ldr	r2, [pc, #180]	@ (800c9e0 <TIM_Base_SetConfig+0x12c>)
 800c92a:	4293      	cmp	r3, r2
 800c92c:	d00f      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	4a2c      	ldr	r2, [pc, #176]	@ (800c9e4 <TIM_Base_SetConfig+0x130>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d00b      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	4a2b      	ldr	r2, [pc, #172]	@ (800c9e8 <TIM_Base_SetConfig+0x134>)
 800c93a:	4293      	cmp	r3, r2
 800c93c:	d007      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	4a2a      	ldr	r2, [pc, #168]	@ (800c9ec <TIM_Base_SetConfig+0x138>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d003      	beq.n	800c94e <TIM_Base_SetConfig+0x9a>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	4a29      	ldr	r2, [pc, #164]	@ (800c9f0 <TIM_Base_SetConfig+0x13c>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d108      	bne.n	800c960 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	68db      	ldr	r3, [r3, #12]
 800c95a:	68fa      	ldr	r2, [r7, #12]
 800c95c:	4313      	orrs	r3, r2
 800c95e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	695b      	ldr	r3, [r3, #20]
 800c96a:	4313      	orrs	r3, r2
 800c96c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	689a      	ldr	r2, [r3, #8]
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	681a      	ldr	r2, [r3, #0]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	4a14      	ldr	r2, [pc, #80]	@ (800c9d4 <TIM_Base_SetConfig+0x120>)
 800c982:	4293      	cmp	r3, r2
 800c984:	d00f      	beq.n	800c9a6 <TIM_Base_SetConfig+0xf2>
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	4a16      	ldr	r2, [pc, #88]	@ (800c9e4 <TIM_Base_SetConfig+0x130>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d00b      	beq.n	800c9a6 <TIM_Base_SetConfig+0xf2>
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	4a15      	ldr	r2, [pc, #84]	@ (800c9e8 <TIM_Base_SetConfig+0x134>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d007      	beq.n	800c9a6 <TIM_Base_SetConfig+0xf2>
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	4a14      	ldr	r2, [pc, #80]	@ (800c9ec <TIM_Base_SetConfig+0x138>)
 800c99a:	4293      	cmp	r3, r2
 800c99c:	d003      	beq.n	800c9a6 <TIM_Base_SetConfig+0xf2>
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	4a13      	ldr	r2, [pc, #76]	@ (800c9f0 <TIM_Base_SetConfig+0x13c>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d103      	bne.n	800c9ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	691a      	ldr	r2, [r3, #16]
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	f043 0204 	orr.w	r2, r3, #4
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	2201      	movs	r2, #1
 800c9be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	68fa      	ldr	r2, [r7, #12]
 800c9c4:	601a      	str	r2, [r3, #0]
}
 800c9c6:	bf00      	nop
 800c9c8:	3714      	adds	r7, #20
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d0:	4770      	bx	lr
 800c9d2:	bf00      	nop
 800c9d4:	40010000 	.word	0x40010000
 800c9d8:	40000400 	.word	0x40000400
 800c9dc:	40000800 	.word	0x40000800
 800c9e0:	40000c00 	.word	0x40000c00
 800c9e4:	40010400 	.word	0x40010400
 800c9e8:	40014000 	.word	0x40014000
 800c9ec:	40014400 	.word	0x40014400
 800c9f0:	40014800 	.word	0x40014800

0800c9f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b087      	sub	sp, #28
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6a1b      	ldr	r3, [r3, #32]
 800ca02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	6a1b      	ldr	r3, [r3, #32]
 800ca08:	f023 0201 	bic.w	r2, r3, #1
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	699b      	ldr	r3, [r3, #24]
 800ca1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ca1c:	68fa      	ldr	r2, [r7, #12]
 800ca1e:	4b37      	ldr	r3, [pc, #220]	@ (800cafc <TIM_OC1_SetConfig+0x108>)
 800ca20:	4013      	ands	r3, r2
 800ca22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	f023 0303 	bic.w	r3, r3, #3
 800ca2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	68fa      	ldr	r2, [r7, #12]
 800ca32:	4313      	orrs	r3, r2
 800ca34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	f023 0302 	bic.w	r3, r3, #2
 800ca3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	689b      	ldr	r3, [r3, #8]
 800ca42:	697a      	ldr	r2, [r7, #20]
 800ca44:	4313      	orrs	r3, r2
 800ca46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	4a2d      	ldr	r2, [pc, #180]	@ (800cb00 <TIM_OC1_SetConfig+0x10c>)
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d00f      	beq.n	800ca70 <TIM_OC1_SetConfig+0x7c>
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	4a2c      	ldr	r2, [pc, #176]	@ (800cb04 <TIM_OC1_SetConfig+0x110>)
 800ca54:	4293      	cmp	r3, r2
 800ca56:	d00b      	beq.n	800ca70 <TIM_OC1_SetConfig+0x7c>
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	4a2b      	ldr	r2, [pc, #172]	@ (800cb08 <TIM_OC1_SetConfig+0x114>)
 800ca5c:	4293      	cmp	r3, r2
 800ca5e:	d007      	beq.n	800ca70 <TIM_OC1_SetConfig+0x7c>
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	4a2a      	ldr	r2, [pc, #168]	@ (800cb0c <TIM_OC1_SetConfig+0x118>)
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d003      	beq.n	800ca70 <TIM_OC1_SetConfig+0x7c>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	4a29      	ldr	r2, [pc, #164]	@ (800cb10 <TIM_OC1_SetConfig+0x11c>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d10c      	bne.n	800ca8a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	f023 0308 	bic.w	r3, r3, #8
 800ca76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	68db      	ldr	r3, [r3, #12]
 800ca7c:	697a      	ldr	r2, [r7, #20]
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	f023 0304 	bic.w	r3, r3, #4
 800ca88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	4a1c      	ldr	r2, [pc, #112]	@ (800cb00 <TIM_OC1_SetConfig+0x10c>)
 800ca8e:	4293      	cmp	r3, r2
 800ca90:	d00f      	beq.n	800cab2 <TIM_OC1_SetConfig+0xbe>
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	4a1b      	ldr	r2, [pc, #108]	@ (800cb04 <TIM_OC1_SetConfig+0x110>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d00b      	beq.n	800cab2 <TIM_OC1_SetConfig+0xbe>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	4a1a      	ldr	r2, [pc, #104]	@ (800cb08 <TIM_OC1_SetConfig+0x114>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d007      	beq.n	800cab2 <TIM_OC1_SetConfig+0xbe>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	4a19      	ldr	r2, [pc, #100]	@ (800cb0c <TIM_OC1_SetConfig+0x118>)
 800caa6:	4293      	cmp	r3, r2
 800caa8:	d003      	beq.n	800cab2 <TIM_OC1_SetConfig+0xbe>
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	4a18      	ldr	r2, [pc, #96]	@ (800cb10 <TIM_OC1_SetConfig+0x11c>)
 800caae:	4293      	cmp	r3, r2
 800cab0:	d111      	bne.n	800cad6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cab8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cac0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	695b      	ldr	r3, [r3, #20]
 800cac6:	693a      	ldr	r2, [r7, #16]
 800cac8:	4313      	orrs	r3, r2
 800caca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	699b      	ldr	r3, [r3, #24]
 800cad0:	693a      	ldr	r2, [r7, #16]
 800cad2:	4313      	orrs	r3, r2
 800cad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	693a      	ldr	r2, [r7, #16]
 800cada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	68fa      	ldr	r2, [r7, #12]
 800cae0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	685a      	ldr	r2, [r3, #4]
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	697a      	ldr	r2, [r7, #20]
 800caee:	621a      	str	r2, [r3, #32]
}
 800caf0:	bf00      	nop
 800caf2:	371c      	adds	r7, #28
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr
 800cafc:	fffeff8f 	.word	0xfffeff8f
 800cb00:	40010000 	.word	0x40010000
 800cb04:	40010400 	.word	0x40010400
 800cb08:	40014000 	.word	0x40014000
 800cb0c:	40014400 	.word	0x40014400
 800cb10:	40014800 	.word	0x40014800

0800cb14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b087      	sub	sp, #28
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	6a1b      	ldr	r3, [r3, #32]
 800cb22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6a1b      	ldr	r3, [r3, #32]
 800cb28:	f023 0210 	bic.w	r2, r3, #16
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	685b      	ldr	r3, [r3, #4]
 800cb34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	699b      	ldr	r3, [r3, #24]
 800cb3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	4b34      	ldr	r3, [pc, #208]	@ (800cc10 <TIM_OC2_SetConfig+0xfc>)
 800cb40:	4013      	ands	r3, r2
 800cb42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cb4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	021b      	lsls	r3, r3, #8
 800cb52:	68fa      	ldr	r2, [r7, #12]
 800cb54:	4313      	orrs	r3, r2
 800cb56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	f023 0320 	bic.w	r3, r3, #32
 800cb5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	011b      	lsls	r3, r3, #4
 800cb66:	697a      	ldr	r2, [r7, #20]
 800cb68:	4313      	orrs	r3, r2
 800cb6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	4a29      	ldr	r2, [pc, #164]	@ (800cc14 <TIM_OC2_SetConfig+0x100>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d003      	beq.n	800cb7c <TIM_OC2_SetConfig+0x68>
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	4a28      	ldr	r2, [pc, #160]	@ (800cc18 <TIM_OC2_SetConfig+0x104>)
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d10d      	bne.n	800cb98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cb7c:	697b      	ldr	r3, [r7, #20]
 800cb7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	68db      	ldr	r3, [r3, #12]
 800cb88:	011b      	lsls	r3, r3, #4
 800cb8a:	697a      	ldr	r2, [r7, #20]
 800cb8c:	4313      	orrs	r3, r2
 800cb8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	4a1e      	ldr	r2, [pc, #120]	@ (800cc14 <TIM_OC2_SetConfig+0x100>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d00f      	beq.n	800cbc0 <TIM_OC2_SetConfig+0xac>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	4a1d      	ldr	r2, [pc, #116]	@ (800cc18 <TIM_OC2_SetConfig+0x104>)
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d00b      	beq.n	800cbc0 <TIM_OC2_SetConfig+0xac>
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	4a1c      	ldr	r2, [pc, #112]	@ (800cc1c <TIM_OC2_SetConfig+0x108>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d007      	beq.n	800cbc0 <TIM_OC2_SetConfig+0xac>
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	4a1b      	ldr	r2, [pc, #108]	@ (800cc20 <TIM_OC2_SetConfig+0x10c>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d003      	beq.n	800cbc0 <TIM_OC2_SetConfig+0xac>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4a1a      	ldr	r2, [pc, #104]	@ (800cc24 <TIM_OC2_SetConfig+0x110>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d113      	bne.n	800cbe8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cbc0:	693b      	ldr	r3, [r7, #16]
 800cbc2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cbc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cbce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	695b      	ldr	r3, [r3, #20]
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	693a      	ldr	r2, [r7, #16]
 800cbd8:	4313      	orrs	r3, r2
 800cbda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	699b      	ldr	r3, [r3, #24]
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	693a      	ldr	r2, [r7, #16]
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	693a      	ldr	r2, [r7, #16]
 800cbec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	68fa      	ldr	r2, [r7, #12]
 800cbf2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	685a      	ldr	r2, [r3, #4]
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	697a      	ldr	r2, [r7, #20]
 800cc00:	621a      	str	r2, [r3, #32]
}
 800cc02:	bf00      	nop
 800cc04:	371c      	adds	r7, #28
 800cc06:	46bd      	mov	sp, r7
 800cc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0c:	4770      	bx	lr
 800cc0e:	bf00      	nop
 800cc10:	feff8fff 	.word	0xfeff8fff
 800cc14:	40010000 	.word	0x40010000
 800cc18:	40010400 	.word	0x40010400
 800cc1c:	40014000 	.word	0x40014000
 800cc20:	40014400 	.word	0x40014400
 800cc24:	40014800 	.word	0x40014800

0800cc28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b087      	sub	sp, #28
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6a1b      	ldr	r3, [r3, #32]
 800cc36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6a1b      	ldr	r3, [r3, #32]
 800cc3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	69db      	ldr	r3, [r3, #28]
 800cc4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cc50:	68fa      	ldr	r2, [r7, #12]
 800cc52:	4b33      	ldr	r3, [pc, #204]	@ (800cd20 <TIM_OC3_SetConfig+0xf8>)
 800cc54:	4013      	ands	r3, r2
 800cc56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	f023 0303 	bic.w	r3, r3, #3
 800cc5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68fa      	ldr	r2, [r7, #12]
 800cc66:	4313      	orrs	r3, r2
 800cc68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cc70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	689b      	ldr	r3, [r3, #8]
 800cc76:	021b      	lsls	r3, r3, #8
 800cc78:	697a      	ldr	r2, [r7, #20]
 800cc7a:	4313      	orrs	r3, r2
 800cc7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	4a28      	ldr	r2, [pc, #160]	@ (800cd24 <TIM_OC3_SetConfig+0xfc>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d003      	beq.n	800cc8e <TIM_OC3_SetConfig+0x66>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	4a27      	ldr	r2, [pc, #156]	@ (800cd28 <TIM_OC3_SetConfig+0x100>)
 800cc8a:	4293      	cmp	r3, r2
 800cc8c:	d10d      	bne.n	800ccaa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	68db      	ldr	r3, [r3, #12]
 800cc9a:	021b      	lsls	r3, r3, #8
 800cc9c:	697a      	ldr	r2, [r7, #20]
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	4a1d      	ldr	r2, [pc, #116]	@ (800cd24 <TIM_OC3_SetConfig+0xfc>)
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	d00f      	beq.n	800ccd2 <TIM_OC3_SetConfig+0xaa>
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	4a1c      	ldr	r2, [pc, #112]	@ (800cd28 <TIM_OC3_SetConfig+0x100>)
 800ccb6:	4293      	cmp	r3, r2
 800ccb8:	d00b      	beq.n	800ccd2 <TIM_OC3_SetConfig+0xaa>
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	4a1b      	ldr	r2, [pc, #108]	@ (800cd2c <TIM_OC3_SetConfig+0x104>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d007      	beq.n	800ccd2 <TIM_OC3_SetConfig+0xaa>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	4a1a      	ldr	r2, [pc, #104]	@ (800cd30 <TIM_OC3_SetConfig+0x108>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d003      	beq.n	800ccd2 <TIM_OC3_SetConfig+0xaa>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	4a19      	ldr	r2, [pc, #100]	@ (800cd34 <TIM_OC3_SetConfig+0x10c>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d113      	bne.n	800ccfa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ccd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	695b      	ldr	r3, [r3, #20]
 800cce6:	011b      	lsls	r3, r3, #4
 800cce8:	693a      	ldr	r2, [r7, #16]
 800ccea:	4313      	orrs	r3, r2
 800ccec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	699b      	ldr	r3, [r3, #24]
 800ccf2:	011b      	lsls	r3, r3, #4
 800ccf4:	693a      	ldr	r2, [r7, #16]
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	693a      	ldr	r2, [r7, #16]
 800ccfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	68fa      	ldr	r2, [r7, #12]
 800cd04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	685a      	ldr	r2, [r3, #4]
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	697a      	ldr	r2, [r7, #20]
 800cd12:	621a      	str	r2, [r3, #32]
}
 800cd14:	bf00      	nop
 800cd16:	371c      	adds	r7, #28
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1e:	4770      	bx	lr
 800cd20:	fffeff8f 	.word	0xfffeff8f
 800cd24:	40010000 	.word	0x40010000
 800cd28:	40010400 	.word	0x40010400
 800cd2c:	40014000 	.word	0x40014000
 800cd30:	40014400 	.word	0x40014400
 800cd34:	40014800 	.word	0x40014800

0800cd38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b087      	sub	sp, #28
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
 800cd40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6a1b      	ldr	r3, [r3, #32]
 800cd46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	6a1b      	ldr	r3, [r3, #32]
 800cd4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	685b      	ldr	r3, [r3, #4]
 800cd58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	69db      	ldr	r3, [r3, #28]
 800cd5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cd60:	68fa      	ldr	r2, [r7, #12]
 800cd62:	4b24      	ldr	r3, [pc, #144]	@ (800cdf4 <TIM_OC4_SetConfig+0xbc>)
 800cd64:	4013      	ands	r3, r2
 800cd66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cd6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	021b      	lsls	r3, r3, #8
 800cd76:	68fa      	ldr	r2, [r7, #12]
 800cd78:	4313      	orrs	r3, r2
 800cd7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	689b      	ldr	r3, [r3, #8]
 800cd88:	031b      	lsls	r3, r3, #12
 800cd8a:	693a      	ldr	r2, [r7, #16]
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	4a19      	ldr	r2, [pc, #100]	@ (800cdf8 <TIM_OC4_SetConfig+0xc0>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d00f      	beq.n	800cdb8 <TIM_OC4_SetConfig+0x80>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	4a18      	ldr	r2, [pc, #96]	@ (800cdfc <TIM_OC4_SetConfig+0xc4>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d00b      	beq.n	800cdb8 <TIM_OC4_SetConfig+0x80>
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	4a17      	ldr	r2, [pc, #92]	@ (800ce00 <TIM_OC4_SetConfig+0xc8>)
 800cda4:	4293      	cmp	r3, r2
 800cda6:	d007      	beq.n	800cdb8 <TIM_OC4_SetConfig+0x80>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	4a16      	ldr	r2, [pc, #88]	@ (800ce04 <TIM_OC4_SetConfig+0xcc>)
 800cdac:	4293      	cmp	r3, r2
 800cdae:	d003      	beq.n	800cdb8 <TIM_OC4_SetConfig+0x80>
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	4a15      	ldr	r2, [pc, #84]	@ (800ce08 <TIM_OC4_SetConfig+0xd0>)
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d109      	bne.n	800cdcc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cdb8:	697b      	ldr	r3, [r7, #20]
 800cdba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cdbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	695b      	ldr	r3, [r3, #20]
 800cdc4:	019b      	lsls	r3, r3, #6
 800cdc6:	697a      	ldr	r2, [r7, #20]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	697a      	ldr	r2, [r7, #20]
 800cdd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	68fa      	ldr	r2, [r7, #12]
 800cdd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	685a      	ldr	r2, [r3, #4]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	693a      	ldr	r2, [r7, #16]
 800cde4:	621a      	str	r2, [r3, #32]
}
 800cde6:	bf00      	nop
 800cde8:	371c      	adds	r7, #28
 800cdea:	46bd      	mov	sp, r7
 800cdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf0:	4770      	bx	lr
 800cdf2:	bf00      	nop
 800cdf4:	feff8fff 	.word	0xfeff8fff
 800cdf8:	40010000 	.word	0x40010000
 800cdfc:	40010400 	.word	0x40010400
 800ce00:	40014000 	.word	0x40014000
 800ce04:	40014400 	.word	0x40014400
 800ce08:	40014800 	.word	0x40014800

0800ce0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b087      	sub	sp, #28
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6a1b      	ldr	r3, [r3, #32]
 800ce1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	6a1b      	ldr	r3, [r3, #32]
 800ce20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	685b      	ldr	r3, [r3, #4]
 800ce2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ce34:	68fa      	ldr	r2, [r7, #12]
 800ce36:	4b21      	ldr	r3, [pc, #132]	@ (800cebc <TIM_OC5_SetConfig+0xb0>)
 800ce38:	4013      	ands	r3, r2
 800ce3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	68fa      	ldr	r2, [r7, #12]
 800ce42:	4313      	orrs	r3, r2
 800ce44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ce46:	693b      	ldr	r3, [r7, #16]
 800ce48:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ce4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	689b      	ldr	r3, [r3, #8]
 800ce52:	041b      	lsls	r3, r3, #16
 800ce54:	693a      	ldr	r2, [r7, #16]
 800ce56:	4313      	orrs	r3, r2
 800ce58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	4a18      	ldr	r2, [pc, #96]	@ (800cec0 <TIM_OC5_SetConfig+0xb4>)
 800ce5e:	4293      	cmp	r3, r2
 800ce60:	d00f      	beq.n	800ce82 <TIM_OC5_SetConfig+0x76>
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	4a17      	ldr	r2, [pc, #92]	@ (800cec4 <TIM_OC5_SetConfig+0xb8>)
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d00b      	beq.n	800ce82 <TIM_OC5_SetConfig+0x76>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	4a16      	ldr	r2, [pc, #88]	@ (800cec8 <TIM_OC5_SetConfig+0xbc>)
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d007      	beq.n	800ce82 <TIM_OC5_SetConfig+0x76>
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	4a15      	ldr	r2, [pc, #84]	@ (800cecc <TIM_OC5_SetConfig+0xc0>)
 800ce76:	4293      	cmp	r3, r2
 800ce78:	d003      	beq.n	800ce82 <TIM_OC5_SetConfig+0x76>
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	4a14      	ldr	r2, [pc, #80]	@ (800ced0 <TIM_OC5_SetConfig+0xc4>)
 800ce7e:	4293      	cmp	r3, r2
 800ce80:	d109      	bne.n	800ce96 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ce88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	695b      	ldr	r3, [r3, #20]
 800ce8e:	021b      	lsls	r3, r3, #8
 800ce90:	697a      	ldr	r2, [r7, #20]
 800ce92:	4313      	orrs	r3, r2
 800ce94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	697a      	ldr	r2, [r7, #20]
 800ce9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	68fa      	ldr	r2, [r7, #12]
 800cea0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	685a      	ldr	r2, [r3, #4]
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	693a      	ldr	r2, [r7, #16]
 800ceae:	621a      	str	r2, [r3, #32]
}
 800ceb0:	bf00      	nop
 800ceb2:	371c      	adds	r7, #28
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceba:	4770      	bx	lr
 800cebc:	fffeff8f 	.word	0xfffeff8f
 800cec0:	40010000 	.word	0x40010000
 800cec4:	40010400 	.word	0x40010400
 800cec8:	40014000 	.word	0x40014000
 800cecc:	40014400 	.word	0x40014400
 800ced0:	40014800 	.word	0x40014800

0800ced4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ced4:	b480      	push	{r7}
 800ced6:	b087      	sub	sp, #28
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
 800cedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	6a1b      	ldr	r3, [r3, #32]
 800cee2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	6a1b      	ldr	r3, [r3, #32]
 800cee8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cefa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cefc:	68fa      	ldr	r2, [r7, #12]
 800cefe:	4b22      	ldr	r3, [pc, #136]	@ (800cf88 <TIM_OC6_SetConfig+0xb4>)
 800cf00:	4013      	ands	r3, r2
 800cf02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	021b      	lsls	r3, r3, #8
 800cf0a:	68fa      	ldr	r2, [r7, #12]
 800cf0c:	4313      	orrs	r3, r2
 800cf0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cf16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	689b      	ldr	r3, [r3, #8]
 800cf1c:	051b      	lsls	r3, r3, #20
 800cf1e:	693a      	ldr	r2, [r7, #16]
 800cf20:	4313      	orrs	r3, r2
 800cf22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	4a19      	ldr	r2, [pc, #100]	@ (800cf8c <TIM_OC6_SetConfig+0xb8>)
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d00f      	beq.n	800cf4c <TIM_OC6_SetConfig+0x78>
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	4a18      	ldr	r2, [pc, #96]	@ (800cf90 <TIM_OC6_SetConfig+0xbc>)
 800cf30:	4293      	cmp	r3, r2
 800cf32:	d00b      	beq.n	800cf4c <TIM_OC6_SetConfig+0x78>
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	4a17      	ldr	r2, [pc, #92]	@ (800cf94 <TIM_OC6_SetConfig+0xc0>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d007      	beq.n	800cf4c <TIM_OC6_SetConfig+0x78>
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	4a16      	ldr	r2, [pc, #88]	@ (800cf98 <TIM_OC6_SetConfig+0xc4>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d003      	beq.n	800cf4c <TIM_OC6_SetConfig+0x78>
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	4a15      	ldr	r2, [pc, #84]	@ (800cf9c <TIM_OC6_SetConfig+0xc8>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d109      	bne.n	800cf60 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cf52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	695b      	ldr	r3, [r3, #20]
 800cf58:	029b      	lsls	r3, r3, #10
 800cf5a:	697a      	ldr	r2, [r7, #20]
 800cf5c:	4313      	orrs	r3, r2
 800cf5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	697a      	ldr	r2, [r7, #20]
 800cf64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	68fa      	ldr	r2, [r7, #12]
 800cf6a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	685a      	ldr	r2, [r3, #4]
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	693a      	ldr	r2, [r7, #16]
 800cf78:	621a      	str	r2, [r3, #32]
}
 800cf7a:	bf00      	nop
 800cf7c:	371c      	adds	r7, #28
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf84:	4770      	bx	lr
 800cf86:	bf00      	nop
 800cf88:	feff8fff 	.word	0xfeff8fff
 800cf8c:	40010000 	.word	0x40010000
 800cf90:	40010400 	.word	0x40010400
 800cf94:	40014000 	.word	0x40014000
 800cf98:	40014400 	.word	0x40014400
 800cf9c:	40014800 	.word	0x40014800

0800cfa0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	b087      	sub	sp, #28
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	60f8      	str	r0, [r7, #12]
 800cfa8:	60b9      	str	r1, [r7, #8]
 800cfaa:	607a      	str	r2, [r7, #4]
 800cfac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	6a1b      	ldr	r3, [r3, #32]
 800cfb2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	6a1b      	ldr	r3, [r3, #32]
 800cfb8:	f023 0201 	bic.w	r2, r3, #1
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	699b      	ldr	r3, [r3, #24]
 800cfc4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	4a28      	ldr	r2, [pc, #160]	@ (800d06c <TIM_TI1_SetConfig+0xcc>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d01b      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfd4:	d017      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	4a25      	ldr	r2, [pc, #148]	@ (800d070 <TIM_TI1_SetConfig+0xd0>)
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d013      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	4a24      	ldr	r2, [pc, #144]	@ (800d074 <TIM_TI1_SetConfig+0xd4>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d00f      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	4a23      	ldr	r2, [pc, #140]	@ (800d078 <TIM_TI1_SetConfig+0xd8>)
 800cfea:	4293      	cmp	r3, r2
 800cfec:	d00b      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	4a22      	ldr	r2, [pc, #136]	@ (800d07c <TIM_TI1_SetConfig+0xdc>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d007      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	4a21      	ldr	r2, [pc, #132]	@ (800d080 <TIM_TI1_SetConfig+0xe0>)
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d003      	beq.n	800d006 <TIM_TI1_SetConfig+0x66>
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	4a20      	ldr	r2, [pc, #128]	@ (800d084 <TIM_TI1_SetConfig+0xe4>)
 800d002:	4293      	cmp	r3, r2
 800d004:	d101      	bne.n	800d00a <TIM_TI1_SetConfig+0x6a>
 800d006:	2301      	movs	r3, #1
 800d008:	e000      	b.n	800d00c <TIM_TI1_SetConfig+0x6c>
 800d00a:	2300      	movs	r3, #0
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d008      	beq.n	800d022 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d010:	697b      	ldr	r3, [r7, #20]
 800d012:	f023 0303 	bic.w	r3, r3, #3
 800d016:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d018:	697a      	ldr	r2, [r7, #20]
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4313      	orrs	r3, r2
 800d01e:	617b      	str	r3, [r7, #20]
 800d020:	e003      	b.n	800d02a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	f043 0301 	orr.w	r3, r3, #1
 800d028:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d030:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	011b      	lsls	r3, r3, #4
 800d036:	b2db      	uxtb	r3, r3
 800d038:	697a      	ldr	r2, [r7, #20]
 800d03a:	4313      	orrs	r3, r2
 800d03c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	f023 030a 	bic.w	r3, r3, #10
 800d044:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	f003 030a 	and.w	r3, r3, #10
 800d04c:	693a      	ldr	r2, [r7, #16]
 800d04e:	4313      	orrs	r3, r2
 800d050:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	697a      	ldr	r2, [r7, #20]
 800d056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	693a      	ldr	r2, [r7, #16]
 800d05c:	621a      	str	r2, [r3, #32]
}
 800d05e:	bf00      	nop
 800d060:	371c      	adds	r7, #28
 800d062:	46bd      	mov	sp, r7
 800d064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop
 800d06c:	40010000 	.word	0x40010000
 800d070:	40000400 	.word	0x40000400
 800d074:	40000800 	.word	0x40000800
 800d078:	40000c00 	.word	0x40000c00
 800d07c:	40010400 	.word	0x40010400
 800d080:	40001800 	.word	0x40001800
 800d084:	40014000 	.word	0x40014000

0800d088 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d088:	b480      	push	{r7}
 800d08a:	b087      	sub	sp, #28
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	60f8      	str	r0, [r7, #12]
 800d090:	60b9      	str	r1, [r7, #8]
 800d092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	6a1b      	ldr	r3, [r3, #32]
 800d098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	6a1b      	ldr	r3, [r3, #32]
 800d09e:	f023 0201 	bic.w	r2, r3, #1
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	699b      	ldr	r3, [r3, #24]
 800d0aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d0b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	011b      	lsls	r3, r3, #4
 800d0b8:	693a      	ldr	r2, [r7, #16]
 800d0ba:	4313      	orrs	r3, r2
 800d0bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d0be:	697b      	ldr	r3, [r7, #20]
 800d0c0:	f023 030a 	bic.w	r3, r3, #10
 800d0c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d0c6:	697a      	ldr	r2, [r7, #20]
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	693a      	ldr	r2, [r7, #16]
 800d0d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	697a      	ldr	r2, [r7, #20]
 800d0d8:	621a      	str	r2, [r3, #32]
}
 800d0da:	bf00      	nop
 800d0dc:	371c      	adds	r7, #28
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e4:	4770      	bx	lr

0800d0e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d0e6:	b480      	push	{r7}
 800d0e8:	b087      	sub	sp, #28
 800d0ea:	af00      	add	r7, sp, #0
 800d0ec:	60f8      	str	r0, [r7, #12]
 800d0ee:	60b9      	str	r1, [r7, #8]
 800d0f0:	607a      	str	r2, [r7, #4]
 800d0f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	6a1b      	ldr	r3, [r3, #32]
 800d0f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	6a1b      	ldr	r3, [r3, #32]
 800d0fe:	f023 0210 	bic.w	r2, r3, #16
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	699b      	ldr	r3, [r3, #24]
 800d10a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	021b      	lsls	r3, r3, #8
 800d118:	693a      	ldr	r2, [r7, #16]
 800d11a:	4313      	orrs	r3, r2
 800d11c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d124:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	031b      	lsls	r3, r3, #12
 800d12a:	b29b      	uxth	r3, r3
 800d12c:	693a      	ldr	r2, [r7, #16]
 800d12e:	4313      	orrs	r3, r2
 800d130:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d132:	697b      	ldr	r3, [r7, #20]
 800d134:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d138:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d13a:	68bb      	ldr	r3, [r7, #8]
 800d13c:	011b      	lsls	r3, r3, #4
 800d13e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d142:	697a      	ldr	r2, [r7, #20]
 800d144:	4313      	orrs	r3, r2
 800d146:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	693a      	ldr	r2, [r7, #16]
 800d14c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	697a      	ldr	r2, [r7, #20]
 800d152:	621a      	str	r2, [r3, #32]
}
 800d154:	bf00      	nop
 800d156:	371c      	adds	r7, #28
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d160:	b480      	push	{r7}
 800d162:	b087      	sub	sp, #28
 800d164:	af00      	add	r7, sp, #0
 800d166:	60f8      	str	r0, [r7, #12]
 800d168:	60b9      	str	r1, [r7, #8]
 800d16a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	6a1b      	ldr	r3, [r3, #32]
 800d170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	6a1b      	ldr	r3, [r3, #32]
 800d176:	f023 0210 	bic.w	r2, r3, #16
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	699b      	ldr	r3, [r3, #24]
 800d182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d184:	693b      	ldr	r3, [r7, #16]
 800d186:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d18a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	031b      	lsls	r3, r3, #12
 800d190:	693a      	ldr	r2, [r7, #16]
 800d192:	4313      	orrs	r3, r2
 800d194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d19c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d19e:	68bb      	ldr	r3, [r7, #8]
 800d1a0:	011b      	lsls	r3, r3, #4
 800d1a2:	697a      	ldr	r2, [r7, #20]
 800d1a4:	4313      	orrs	r3, r2
 800d1a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	693a      	ldr	r2, [r7, #16]
 800d1ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	697a      	ldr	r2, [r7, #20]
 800d1b2:	621a      	str	r2, [r3, #32]
}
 800d1b4:	bf00      	nop
 800d1b6:	371c      	adds	r7, #28
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b087      	sub	sp, #28
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	60f8      	str	r0, [r7, #12]
 800d1c8:	60b9      	str	r1, [r7, #8]
 800d1ca:	607a      	str	r2, [r7, #4]
 800d1cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	6a1b      	ldr	r3, [r3, #32]
 800d1d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	6a1b      	ldr	r3, [r3, #32]
 800d1d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	69db      	ldr	r3, [r3, #28]
 800d1e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	f023 0303 	bic.w	r3, r3, #3
 800d1ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d1ee:	693a      	ldr	r2, [r7, #16]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4313      	orrs	r3, r2
 800d1f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d1fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	011b      	lsls	r3, r3, #4
 800d202:	b2db      	uxtb	r3, r3
 800d204:	693a      	ldr	r2, [r7, #16]
 800d206:	4313      	orrs	r3, r2
 800d208:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d210:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d212:	68bb      	ldr	r3, [r7, #8]
 800d214:	021b      	lsls	r3, r3, #8
 800d216:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d21a:	697a      	ldr	r2, [r7, #20]
 800d21c:	4313      	orrs	r3, r2
 800d21e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	693a      	ldr	r2, [r7, #16]
 800d224:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	697a      	ldr	r2, [r7, #20]
 800d22a:	621a      	str	r2, [r3, #32]
}
 800d22c:	bf00      	nop
 800d22e:	371c      	adds	r7, #28
 800d230:	46bd      	mov	sp, r7
 800d232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d236:	4770      	bx	lr

0800d238 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d238:	b480      	push	{r7}
 800d23a:	b087      	sub	sp, #28
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	60f8      	str	r0, [r7, #12]
 800d240:	60b9      	str	r1, [r7, #8]
 800d242:	607a      	str	r2, [r7, #4]
 800d244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	6a1b      	ldr	r3, [r3, #32]
 800d24a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6a1b      	ldr	r3, [r3, #32]
 800d250:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	69db      	ldr	r3, [r3, #28]
 800d25c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d25e:	693b      	ldr	r3, [r7, #16]
 800d260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d264:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	021b      	lsls	r3, r3, #8
 800d26a:	693a      	ldr	r2, [r7, #16]
 800d26c:	4313      	orrs	r3, r2
 800d26e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d276:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	031b      	lsls	r3, r3, #12
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	693a      	ldr	r2, [r7, #16]
 800d280:	4313      	orrs	r3, r2
 800d282:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d28a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	031b      	lsls	r3, r3, #12
 800d290:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d294:	697a      	ldr	r2, [r7, #20]
 800d296:	4313      	orrs	r3, r2
 800d298:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	693a      	ldr	r2, [r7, #16]
 800d29e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	697a      	ldr	r2, [r7, #20]
 800d2a4:	621a      	str	r2, [r3, #32]
}
 800d2a6:	bf00      	nop
 800d2a8:	371c      	adds	r7, #28
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b0:	4770      	bx	lr
	...

0800d2b4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b085      	sub	sp, #20
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
 800d2bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	689b      	ldr	r3, [r3, #8]
 800d2c2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d2c4:	68fa      	ldr	r2, [r7, #12]
 800d2c6:	4b09      	ldr	r3, [pc, #36]	@ (800d2ec <TIM_ITRx_SetConfig+0x38>)
 800d2c8:	4013      	ands	r3, r2
 800d2ca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d2cc:	683a      	ldr	r2, [r7, #0]
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	4313      	orrs	r3, r2
 800d2d2:	f043 0307 	orr.w	r3, r3, #7
 800d2d6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	609a      	str	r2, [r3, #8]
}
 800d2de:	bf00      	nop
 800d2e0:	3714      	adds	r7, #20
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop
 800d2ec:	ffcfff8f 	.word	0xffcfff8f

0800d2f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d2f0:	b480      	push	{r7}
 800d2f2:	b087      	sub	sp, #28
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	60f8      	str	r0, [r7, #12]
 800d2f8:	60b9      	str	r1, [r7, #8]
 800d2fa:	607a      	str	r2, [r7, #4]
 800d2fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	689b      	ldr	r3, [r3, #8]
 800d302:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d30a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d30c:	683b      	ldr	r3, [r7, #0]
 800d30e:	021a      	lsls	r2, r3, #8
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	431a      	orrs	r2, r3
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	4313      	orrs	r3, r2
 800d318:	697a      	ldr	r2, [r7, #20]
 800d31a:	4313      	orrs	r3, r2
 800d31c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	697a      	ldr	r2, [r7, #20]
 800d322:	609a      	str	r2, [r3, #8]
}
 800d324:	bf00      	nop
 800d326:	371c      	adds	r7, #28
 800d328:	46bd      	mov	sp, r7
 800d32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32e:	4770      	bx	lr

0800d330 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d330:	b480      	push	{r7}
 800d332:	b087      	sub	sp, #28
 800d334:	af00      	add	r7, sp, #0
 800d336:	60f8      	str	r0, [r7, #12]
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d33c:	68bb      	ldr	r3, [r7, #8]
 800d33e:	f003 031f 	and.w	r3, r3, #31
 800d342:	2201      	movs	r2, #1
 800d344:	fa02 f303 	lsl.w	r3, r2, r3
 800d348:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	6a1a      	ldr	r2, [r3, #32]
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	43db      	mvns	r3, r3
 800d352:	401a      	ands	r2, r3
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	6a1a      	ldr	r2, [r3, #32]
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	f003 031f 	and.w	r3, r3, #31
 800d362:	6879      	ldr	r1, [r7, #4]
 800d364:	fa01 f303 	lsl.w	r3, r1, r3
 800d368:	431a      	orrs	r2, r3
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	621a      	str	r2, [r3, #32]
}
 800d36e:	bf00      	nop
 800d370:	371c      	adds	r7, #28
 800d372:	46bd      	mov	sp, r7
 800d374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d378:	4770      	bx	lr
	...

0800d37c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d37c:	b480      	push	{r7}
 800d37e:	b085      	sub	sp, #20
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
 800d384:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d101      	bne.n	800d394 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d390:	2302      	movs	r3, #2
 800d392:	e06d      	b.n	800d470 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2201      	movs	r2, #1
 800d398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2202      	movs	r2, #2
 800d3a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	689b      	ldr	r3, [r3, #8]
 800d3b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4a30      	ldr	r2, [pc, #192]	@ (800d47c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d004      	beq.n	800d3c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4a2f      	ldr	r2, [pc, #188]	@ (800d480 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d108      	bne.n	800d3da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d3ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	685b      	ldr	r3, [r3, #4]
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	68fa      	ldr	r2, [r7, #12]
 800d3e8:	4313      	orrs	r3, r2
 800d3ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	68fa      	ldr	r2, [r7, #12]
 800d3f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	4a20      	ldr	r2, [pc, #128]	@ (800d47c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d022      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d406:	d01d      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	4a1d      	ldr	r2, [pc, #116]	@ (800d484 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d018      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	4a1c      	ldr	r2, [pc, #112]	@ (800d488 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d418:	4293      	cmp	r3, r2
 800d41a:	d013      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	4a1a      	ldr	r2, [pc, #104]	@ (800d48c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d422:	4293      	cmp	r3, r2
 800d424:	d00e      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4a15      	ldr	r2, [pc, #84]	@ (800d480 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d42c:	4293      	cmp	r3, r2
 800d42e:	d009      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	4a16      	ldr	r2, [pc, #88]	@ (800d490 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d436:	4293      	cmp	r3, r2
 800d438:	d004      	beq.n	800d444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	4a15      	ldr	r2, [pc, #84]	@ (800d494 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d440:	4293      	cmp	r3, r2
 800d442:	d10c      	bne.n	800d45e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d44a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	689b      	ldr	r3, [r3, #8]
 800d450:	68ba      	ldr	r2, [r7, #8]
 800d452:	4313      	orrs	r3, r2
 800d454:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	68ba      	ldr	r2, [r7, #8]
 800d45c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2201      	movs	r2, #1
 800d462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2200      	movs	r2, #0
 800d46a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d46e:	2300      	movs	r3, #0
}
 800d470:	4618      	mov	r0, r3
 800d472:	3714      	adds	r7, #20
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr
 800d47c:	40010000 	.word	0x40010000
 800d480:	40010400 	.word	0x40010400
 800d484:	40000400 	.word	0x40000400
 800d488:	40000800 	.word	0x40000800
 800d48c:	40000c00 	.word	0x40000c00
 800d490:	40001800 	.word	0x40001800
 800d494:	40014000 	.word	0x40014000

0800d498 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d498:	b480      	push	{r7}
 800d49a:	b085      	sub	sp, #20
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d101      	bne.n	800d4b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d4b0:	2302      	movs	r3, #2
 800d4b2:	e065      	b.n	800d580 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	68db      	ldr	r3, [r3, #12]
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	4313      	orrs	r3, r2
 800d4d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4313      	orrs	r3, r2
 800d4f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	691b      	ldr	r3, [r3, #16]
 800d4fe:	4313      	orrs	r3, r2
 800d500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	695b      	ldr	r3, [r3, #20]
 800d50c:	4313      	orrs	r3, r2
 800d50e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d51a:	4313      	orrs	r3, r2
 800d51c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	699b      	ldr	r3, [r3, #24]
 800d528:	041b      	lsls	r3, r3, #16
 800d52a:	4313      	orrs	r3, r2
 800d52c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	4a16      	ldr	r2, [pc, #88]	@ (800d58c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d534:	4293      	cmp	r3, r2
 800d536:	d004      	beq.n	800d542 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	4a14      	ldr	r2, [pc, #80]	@ (800d590 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d53e:	4293      	cmp	r3, r2
 800d540:	d115      	bne.n	800d56e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d54c:	051b      	lsls	r3, r3, #20
 800d54e:	4313      	orrs	r3, r2
 800d550:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	69db      	ldr	r3, [r3, #28]
 800d55c:	4313      	orrs	r3, r2
 800d55e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	6a1b      	ldr	r3, [r3, #32]
 800d56a:	4313      	orrs	r3, r2
 800d56c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	68fa      	ldr	r2, [r7, #12]
 800d574:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2200      	movs	r2, #0
 800d57a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d57e:	2300      	movs	r3, #0
}
 800d580:	4618      	mov	r0, r3
 800d582:	3714      	adds	r7, #20
 800d584:	46bd      	mov	sp, r7
 800d586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58a:	4770      	bx	lr
 800d58c:	40010000 	.word	0x40010000
 800d590:	40010400 	.word	0x40010400

0800d594 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d594:	b480      	push	{r7}
 800d596:	b083      	sub	sp, #12
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d59c:	bf00      	nop
 800d59e:	370c      	adds	r7, #12
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a6:	4770      	bx	lr

0800d5a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b083      	sub	sp, #12
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d5b0:	bf00      	nop
 800d5b2:	370c      	adds	r7, #12
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ba:	4770      	bx	lr

0800d5bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	b083      	sub	sp, #12
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d5c4:	bf00      	nop
 800d5c6:	370c      	adds	r7, #12
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ce:	4770      	bx	lr

0800d5d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b082      	sub	sp, #8
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d101      	bne.n	800d5e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d5de:	2301      	movs	r3, #1
 800d5e0:	e042      	b.n	800d668 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d106      	bne.n	800d5fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f7f6 fab3 	bl	8003b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2224      	movs	r2, #36	@ 0x24
 800d5fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	681a      	ldr	r2, [r3, #0]
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f022 0201 	bic.w	r2, r2, #1
 800d610:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d616:	2b00      	cmp	r3, #0
 800d618:	d002      	beq.n	800d620 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f001 faea 	bl	800ebf4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f000 fd7f 	bl	800e124 <UART_SetConfig>
 800d626:	4603      	mov	r3, r0
 800d628:	2b01      	cmp	r3, #1
 800d62a:	d101      	bne.n	800d630 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d62c:	2301      	movs	r3, #1
 800d62e:	e01b      	b.n	800d668 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	685a      	ldr	r2, [r3, #4]
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d63e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	689a      	ldr	r2, [r3, #8]
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d64e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	681a      	ldr	r2, [r3, #0]
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	f042 0201 	orr.w	r2, r2, #1
 800d65e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f001 fb69 	bl	800ed38 <UART_CheckIdleState>
 800d666:	4603      	mov	r3, r0
}
 800d668:	4618      	mov	r0, r3
 800d66a:	3708      	adds	r7, #8
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}

0800d670 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b08a      	sub	sp, #40	@ 0x28
 800d674:	af02      	add	r7, sp, #8
 800d676:	60f8      	str	r0, [r7, #12]
 800d678:	60b9      	str	r1, [r7, #8]
 800d67a:	603b      	str	r3, [r7, #0]
 800d67c:	4613      	mov	r3, r2
 800d67e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d686:	2b20      	cmp	r3, #32
 800d688:	d17b      	bne.n	800d782 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d002      	beq.n	800d696 <HAL_UART_Transmit+0x26>
 800d690:	88fb      	ldrh	r3, [r7, #6]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d101      	bne.n	800d69a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d696:	2301      	movs	r3, #1
 800d698:	e074      	b.n	800d784 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	2200      	movs	r2, #0
 800d69e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2221      	movs	r2, #33	@ 0x21
 800d6a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d6aa:	f7f6 fd91 	bl	80041d0 <HAL_GetTick>
 800d6ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	88fa      	ldrh	r2, [r7, #6]
 800d6b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	88fa      	ldrh	r2, [r7, #6]
 800d6bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	689b      	ldr	r3, [r3, #8]
 800d6c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6c8:	d108      	bne.n	800d6dc <HAL_UART_Transmit+0x6c>
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	691b      	ldr	r3, [r3, #16]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d104      	bne.n	800d6dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	61bb      	str	r3, [r7, #24]
 800d6da:	e003      	b.n	800d6e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d6e4:	e030      	b.n	800d748 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	9300      	str	r3, [sp, #0]
 800d6ea:	697b      	ldr	r3, [r7, #20]
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	2180      	movs	r1, #128	@ 0x80
 800d6f0:	68f8      	ldr	r0, [r7, #12]
 800d6f2:	f001 fbcb 	bl	800ee8c <UART_WaitOnFlagUntilTimeout>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d005      	beq.n	800d708 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	2220      	movs	r2, #32
 800d700:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d704:	2303      	movs	r3, #3
 800d706:	e03d      	b.n	800d784 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d708:	69fb      	ldr	r3, [r7, #28]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d10b      	bne.n	800d726 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d70e:	69bb      	ldr	r3, [r7, #24]
 800d710:	881b      	ldrh	r3, [r3, #0]
 800d712:	461a      	mov	r2, r3
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d71c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d71e:	69bb      	ldr	r3, [r7, #24]
 800d720:	3302      	adds	r3, #2
 800d722:	61bb      	str	r3, [r7, #24]
 800d724:	e007      	b.n	800d736 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d726:	69fb      	ldr	r3, [r7, #28]
 800d728:	781a      	ldrb	r2, [r3, #0]
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d730:	69fb      	ldr	r3, [r7, #28]
 800d732:	3301      	adds	r3, #1
 800d734:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d73c:	b29b      	uxth	r3, r3
 800d73e:	3b01      	subs	r3, #1
 800d740:	b29a      	uxth	r2, r3
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d74e:	b29b      	uxth	r3, r3
 800d750:	2b00      	cmp	r3, #0
 800d752:	d1c8      	bne.n	800d6e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	9300      	str	r3, [sp, #0]
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	2200      	movs	r2, #0
 800d75c:	2140      	movs	r1, #64	@ 0x40
 800d75e:	68f8      	ldr	r0, [r7, #12]
 800d760:	f001 fb94 	bl	800ee8c <UART_WaitOnFlagUntilTimeout>
 800d764:	4603      	mov	r3, r0
 800d766:	2b00      	cmp	r3, #0
 800d768:	d005      	beq.n	800d776 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	2220      	movs	r2, #32
 800d76e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d772:	2303      	movs	r3, #3
 800d774:	e006      	b.n	800d784 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	2220      	movs	r2, #32
 800d77a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d77e:	2300      	movs	r3, #0
 800d780:	e000      	b.n	800d784 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d782:	2302      	movs	r3, #2
  }
}
 800d784:	4618      	mov	r0, r3
 800d786:	3720      	adds	r7, #32
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b091      	sub	sp, #68	@ 0x44
 800d790:	af00      	add	r7, sp, #0
 800d792:	60f8      	str	r0, [r7, #12]
 800d794:	60b9      	str	r1, [r7, #8]
 800d796:	4613      	mov	r3, r2
 800d798:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7a0:	2b20      	cmp	r3, #32
 800d7a2:	d178      	bne.n	800d896 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d7a4:	68bb      	ldr	r3, [r7, #8]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d002      	beq.n	800d7b0 <HAL_UART_Transmit_IT+0x24>
 800d7aa:	88fb      	ldrh	r3, [r7, #6]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d101      	bne.n	800d7b4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e071      	b.n	800d898 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	68ba      	ldr	r2, [r7, #8]
 800d7b8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	88fa      	ldrh	r2, [r7, #6]
 800d7be:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	88fa      	ldrh	r2, [r7, #6]
 800d7c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	2221      	movs	r2, #33	@ 0x21
 800d7dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7e8:	d12a      	bne.n	800d840 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	689b      	ldr	r3, [r3, #8]
 800d7ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7f2:	d107      	bne.n	800d804 <HAL_UART_Transmit_IT+0x78>
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	691b      	ldr	r3, [r3, #16]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d103      	bne.n	800d804 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	4a29      	ldr	r2, [pc, #164]	@ (800d8a4 <HAL_UART_Transmit_IT+0x118>)
 800d800:	679a      	str	r2, [r3, #120]	@ 0x78
 800d802:	e002      	b.n	800d80a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	4a28      	ldr	r2, [pc, #160]	@ (800d8a8 <HAL_UART_Transmit_IT+0x11c>)
 800d808:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	3308      	adds	r3, #8
 800d810:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d814:	e853 3f00 	ldrex	r3, [r3]
 800d818:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d81c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d820:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	3308      	adds	r3, #8
 800d828:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d82a:	637a      	str	r2, [r7, #52]	@ 0x34
 800d82c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d82e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d830:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d832:	e841 2300 	strex	r3, r2, [r1]
 800d836:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d1e5      	bne.n	800d80a <HAL_UART_Transmit_IT+0x7e>
 800d83e:	e028      	b.n	800d892 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	689b      	ldr	r3, [r3, #8]
 800d844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d848:	d107      	bne.n	800d85a <HAL_UART_Transmit_IT+0xce>
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	691b      	ldr	r3, [r3, #16]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d103      	bne.n	800d85a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	4a15      	ldr	r2, [pc, #84]	@ (800d8ac <HAL_UART_Transmit_IT+0x120>)
 800d856:	679a      	str	r2, [r3, #120]	@ 0x78
 800d858:	e002      	b.n	800d860 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	4a14      	ldr	r2, [pc, #80]	@ (800d8b0 <HAL_UART_Transmit_IT+0x124>)
 800d85e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	e853 3f00 	ldrex	r3, [r3]
 800d86c:	613b      	str	r3, [r7, #16]
   return(result);
 800d86e:	693b      	ldr	r3, [r7, #16]
 800d870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d874:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	461a      	mov	r2, r3
 800d87c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d87e:	623b      	str	r3, [r7, #32]
 800d880:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d882:	69f9      	ldr	r1, [r7, #28]
 800d884:	6a3a      	ldr	r2, [r7, #32]
 800d886:	e841 2300 	strex	r3, r2, [r1]
 800d88a:	61bb      	str	r3, [r7, #24]
   return(result);
 800d88c:	69bb      	ldr	r3, [r7, #24]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d1e6      	bne.n	800d860 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800d892:	2300      	movs	r3, #0
 800d894:	e000      	b.n	800d898 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800d896:	2302      	movs	r3, #2
  }
}
 800d898:	4618      	mov	r0, r3
 800d89a:	3744      	adds	r7, #68	@ 0x44
 800d89c:	46bd      	mov	sp, r7
 800d89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a2:	4770      	bx	lr
 800d8a4:	0800f4f7 	.word	0x0800f4f7
 800d8a8:	0800f417 	.word	0x0800f417
 800d8ac:	0800f355 	.word	0x0800f355
 800d8b0:	0800f29d 	.word	0x0800f29d

0800d8b4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b08a      	sub	sp, #40	@ 0x28
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	60f8      	str	r0, [r7, #12]
 800d8bc:	60b9      	str	r1, [r7, #8]
 800d8be:	4613      	mov	r3, r2
 800d8c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d8c8:	2b20      	cmp	r3, #32
 800d8ca:	d137      	bne.n	800d93c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d002      	beq.n	800d8d8 <HAL_UART_Receive_IT+0x24>
 800d8d2:	88fb      	ldrh	r3, [r7, #6]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d101      	bne.n	800d8dc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d8d8:	2301      	movs	r3, #1
 800d8da:	e030      	b.n	800d93e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	2200      	movs	r2, #0
 800d8e0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4a18      	ldr	r2, [pc, #96]	@ (800d948 <HAL_UART_Receive_IT+0x94>)
 800d8e8:	4293      	cmp	r3, r2
 800d8ea:	d01f      	beq.n	800d92c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d018      	beq.n	800d92c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	e853 3f00 	ldrex	r3, [r3]
 800d906:	613b      	str	r3, [r7, #16]
   return(result);
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d90e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	461a      	mov	r2, r3
 800d916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d918:	623b      	str	r3, [r7, #32]
 800d91a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d91c:	69f9      	ldr	r1, [r7, #28]
 800d91e:	6a3a      	ldr	r2, [r7, #32]
 800d920:	e841 2300 	strex	r3, r2, [r1]
 800d924:	61bb      	str	r3, [r7, #24]
   return(result);
 800d926:	69bb      	ldr	r3, [r7, #24]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d1e6      	bne.n	800d8fa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d92c:	88fb      	ldrh	r3, [r7, #6]
 800d92e:	461a      	mov	r2, r3
 800d930:	68b9      	ldr	r1, [r7, #8]
 800d932:	68f8      	ldr	r0, [r7, #12]
 800d934:	f001 fb18 	bl	800ef68 <UART_Start_Receive_IT>
 800d938:	4603      	mov	r3, r0
 800d93a:	e000      	b.n	800d93e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d93c:	2302      	movs	r3, #2
  }
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3728      	adds	r7, #40	@ 0x28
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	58000c00 	.word	0x58000c00

0800d94c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b0ba      	sub	sp, #232	@ 0xe8
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	69db      	ldr	r3, [r3, #28]
 800d95a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	689b      	ldr	r3, [r3, #8]
 800d96e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d972:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d976:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d97a:	4013      	ands	r3, r2
 800d97c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d980:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d984:	2b00      	cmp	r3, #0
 800d986:	d11b      	bne.n	800d9c0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d98c:	f003 0320 	and.w	r3, r3, #32
 800d990:	2b00      	cmp	r3, #0
 800d992:	d015      	beq.n	800d9c0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d998:	f003 0320 	and.w	r3, r3, #32
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d105      	bne.n	800d9ac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d9a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d9a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d009      	beq.n	800d9c0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	f000 8393 	beq.w	800e0dc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	4798      	blx	r3
      }
      return;
 800d9be:	e38d      	b.n	800e0dc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d9c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	f000 8123 	beq.w	800dc10 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d9ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d9ce:	4b8d      	ldr	r3, [pc, #564]	@ (800dc04 <HAL_UART_IRQHandler+0x2b8>)
 800d9d0:	4013      	ands	r3, r2
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d106      	bne.n	800d9e4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d9d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d9da:	4b8b      	ldr	r3, [pc, #556]	@ (800dc08 <HAL_UART_IRQHandler+0x2bc>)
 800d9dc:	4013      	ands	r3, r2
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	f000 8116 	beq.w	800dc10 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d9e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d9e8:	f003 0301 	and.w	r3, r3, #1
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d011      	beq.n	800da14 <HAL_UART_IRQHandler+0xc8>
 800d9f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d9f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d00b      	beq.n	800da14 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	2201      	movs	r2, #1
 800da02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da0a:	f043 0201 	orr.w	r2, r3, #1
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da18:	f003 0302 	and.w	r3, r3, #2
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d011      	beq.n	800da44 <HAL_UART_IRQHandler+0xf8>
 800da20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800da24:	f003 0301 	and.w	r3, r3, #1
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00b      	beq.n	800da44 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	2202      	movs	r2, #2
 800da32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da3a:	f043 0204 	orr.w	r2, r3, #4
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da48:	f003 0304 	and.w	r3, r3, #4
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d011      	beq.n	800da74 <HAL_UART_IRQHandler+0x128>
 800da50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800da54:	f003 0301 	and.w	r3, r3, #1
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d00b      	beq.n	800da74 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	2204      	movs	r2, #4
 800da62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da6a:	f043 0202 	orr.w	r2, r3, #2
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800da74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da78:	f003 0308 	and.w	r3, r3, #8
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d017      	beq.n	800dab0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da84:	f003 0320 	and.w	r3, r3, #32
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d105      	bne.n	800da98 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800da8c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800da90:	4b5c      	ldr	r3, [pc, #368]	@ (800dc04 <HAL_UART_IRQHandler+0x2b8>)
 800da92:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da94:	2b00      	cmp	r3, #0
 800da96:	d00b      	beq.n	800dab0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	2208      	movs	r2, #8
 800da9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daa6:	f043 0208 	orr.w	r2, r3, #8
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dab4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d012      	beq.n	800dae2 <HAL_UART_IRQHandler+0x196>
 800dabc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dac0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d00c      	beq.n	800dae2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dad0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dad8:	f043 0220 	orr.w	r2, r3, #32
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dae8:	2b00      	cmp	r3, #0
 800daea:	f000 82f9 	beq.w	800e0e0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800daee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800daf2:	f003 0320 	and.w	r3, r3, #32
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d013      	beq.n	800db22 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dafa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dafe:	f003 0320 	and.w	r3, r3, #32
 800db02:	2b00      	cmp	r3, #0
 800db04:	d105      	bne.n	800db12 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800db06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d007      	beq.n	800db22 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db16:	2b00      	cmp	r3, #0
 800db18:	d003      	beq.n	800db22 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db1e:	6878      	ldr	r0, [r7, #4]
 800db20:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	689b      	ldr	r3, [r3, #8]
 800db32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db36:	2b40      	cmp	r3, #64	@ 0x40
 800db38:	d005      	beq.n	800db46 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800db3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800db3e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800db42:	2b00      	cmp	r3, #0
 800db44:	d054      	beq.n	800dbf0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f001 fb30 	bl	800f1ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	689b      	ldr	r3, [r3, #8]
 800db52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db56:	2b40      	cmp	r3, #64	@ 0x40
 800db58:	d146      	bne.n	800dbe8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	3308      	adds	r3, #8
 800db60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800db68:	e853 3f00 	ldrex	r3, [r3]
 800db6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800db70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	3308      	adds	r3, #8
 800db82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800db86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800db8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800db92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800db96:	e841 2300 	strex	r3, r2, [r1]
 800db9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800db9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d1d9      	bne.n	800db5a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d017      	beq.n	800dbe0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbb6:	4a15      	ldr	r2, [pc, #84]	@ (800dc0c <HAL_UART_IRQHandler+0x2c0>)
 800dbb8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	f7f8 fd2d 	bl	8006620 <HAL_DMA_Abort_IT>
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d019      	beq.n	800dc00 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbd4:	687a      	ldr	r2, [r7, #4]
 800dbd6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800dbda:	4610      	mov	r0, r2
 800dbdc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbde:	e00f      	b.n	800dc00 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	f000 fa89 	bl	800e0f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbe6:	e00b      	b.n	800dc00 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f000 fa85 	bl	800e0f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbee:	e007      	b.n	800dc00 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 fa81 	bl	800e0f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800dbfe:	e26f      	b.n	800e0e0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc00:	bf00      	nop
    return;
 800dc02:	e26d      	b.n	800e0e0 <HAL_UART_IRQHandler+0x794>
 800dc04:	10000001 	.word	0x10000001
 800dc08:	04000120 	.word	0x04000120
 800dc0c:	0800f279 	.word	0x0800f279

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	f040 8203 	bne.w	800e020 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dc1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc1e:	f003 0310 	and.w	r3, r3, #16
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	f000 81fc 	beq.w	800e020 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dc28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc2c:	f003 0310 	and.w	r3, r3, #16
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	f000 81f5 	beq.w	800e020 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	2210      	movs	r2, #16
 800dc3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	689b      	ldr	r3, [r3, #8]
 800dc44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc48:	2b40      	cmp	r3, #64	@ 0x40
 800dc4a:	f040 816d 	bne.w	800df28 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	4aa4      	ldr	r2, [pc, #656]	@ (800dee8 <HAL_UART_IRQHandler+0x59c>)
 800dc58:	4293      	cmp	r3, r2
 800dc5a:	d068      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	4aa1      	ldr	r2, [pc, #644]	@ (800deec <HAL_UART_IRQHandler+0x5a0>)
 800dc66:	4293      	cmp	r3, r2
 800dc68:	d061      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	4a9f      	ldr	r2, [pc, #636]	@ (800def0 <HAL_UART_IRQHandler+0x5a4>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d05a      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	4a9c      	ldr	r2, [pc, #624]	@ (800def4 <HAL_UART_IRQHandler+0x5a8>)
 800dc82:	4293      	cmp	r3, r2
 800dc84:	d053      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	4a9a      	ldr	r2, [pc, #616]	@ (800def8 <HAL_UART_IRQHandler+0x5ac>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d04c      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	4a97      	ldr	r2, [pc, #604]	@ (800defc <HAL_UART_IRQHandler+0x5b0>)
 800dc9e:	4293      	cmp	r3, r2
 800dca0:	d045      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4a95      	ldr	r2, [pc, #596]	@ (800df00 <HAL_UART_IRQHandler+0x5b4>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d03e      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4a92      	ldr	r2, [pc, #584]	@ (800df04 <HAL_UART_IRQHandler+0x5b8>)
 800dcba:	4293      	cmp	r3, r2
 800dcbc:	d037      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	4a90      	ldr	r2, [pc, #576]	@ (800df08 <HAL_UART_IRQHandler+0x5bc>)
 800dcc8:	4293      	cmp	r3, r2
 800dcca:	d030      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	4a8d      	ldr	r2, [pc, #564]	@ (800df0c <HAL_UART_IRQHandler+0x5c0>)
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d029      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	4a8b      	ldr	r2, [pc, #556]	@ (800df10 <HAL_UART_IRQHandler+0x5c4>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d022      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a88      	ldr	r2, [pc, #544]	@ (800df14 <HAL_UART_IRQHandler+0x5c8>)
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	d01b      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	4a86      	ldr	r2, [pc, #536]	@ (800df18 <HAL_UART_IRQHandler+0x5cc>)
 800dd00:	4293      	cmp	r3, r2
 800dd02:	d014      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	4a83      	ldr	r2, [pc, #524]	@ (800df1c <HAL_UART_IRQHandler+0x5d0>)
 800dd0e:	4293      	cmp	r3, r2
 800dd10:	d00d      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	4a81      	ldr	r2, [pc, #516]	@ (800df20 <HAL_UART_IRQHandler+0x5d4>)
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	d006      	beq.n	800dd2e <HAL_UART_IRQHandler+0x3e2>
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	4a7e      	ldr	r2, [pc, #504]	@ (800df24 <HAL_UART_IRQHandler+0x5d8>)
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	d106      	bne.n	800dd3c <HAL_UART_IRQHandler+0x3f0>
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	685b      	ldr	r3, [r3, #4]
 800dd38:	b29b      	uxth	r3, r3
 800dd3a:	e005      	b.n	800dd48 <HAL_UART_IRQHandler+0x3fc>
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dd4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	f000 80ad 	beq.w	800deb0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dd5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dd60:	429a      	cmp	r2, r3
 800dd62:	f080 80a5 	bcs.w	800deb0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dd6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd76:	69db      	ldr	r3, [r3, #28]
 800dd78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd7c:	f000 8087 	beq.w	800de8e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dd8c:	e853 3f00 	ldrex	r3, [r3]
 800dd90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800dd94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dd98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	461a      	mov	r2, r3
 800dda6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ddaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ddae:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ddb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ddba:	e841 2300 	strex	r3, r2, [r1]
 800ddbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ddc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d1da      	bne.n	800dd80 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	3308      	adds	r3, #8
 800ddd0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ddd4:	e853 3f00 	ldrex	r3, [r3]
 800ddd8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ddda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dddc:	f023 0301 	bic.w	r3, r3, #1
 800dde0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	3308      	adds	r3, #8
 800ddea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ddee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ddf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddf4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ddf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ddfa:	e841 2300 	strex	r3, r2, [r1]
 800ddfe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800de00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de02:	2b00      	cmp	r3, #0
 800de04:	d1e1      	bne.n	800ddca <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	3308      	adds	r3, #8
 800de0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800de10:	e853 3f00 	ldrex	r3, [r3]
 800de14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800de16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800de18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	3308      	adds	r3, #8
 800de26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800de2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800de2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800de30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800de32:	e841 2300 	strex	r3, r2, [r1]
 800de36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800de38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d1e3      	bne.n	800de06 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2220      	movs	r2, #32
 800de42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	2200      	movs	r2, #0
 800de4a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de54:	e853 3f00 	ldrex	r3, [r3]
 800de58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800de5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de5c:	f023 0310 	bic.w	r3, r3, #16
 800de60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	461a      	mov	r2, r3
 800de6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800de70:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800de74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800de76:	e841 2300 	strex	r3, r2, [r1]
 800de7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800de7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d1e4      	bne.n	800de4c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de88:	4618      	mov	r0, r3
 800de8a:	f7f8 f8ab 	bl	8005fe4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2202      	movs	r2, #2
 800de92:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dea0:	b29b      	uxth	r3, r3
 800dea2:	1ad3      	subs	r3, r2, r3
 800dea4:	b29b      	uxth	r3, r3
 800dea6:	4619      	mov	r1, r3
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f000 f92f 	bl	800e10c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800deae:	e119      	b.n	800e0e4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800deb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800deba:	429a      	cmp	r2, r3
 800debc:	f040 8112 	bne.w	800e0e4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dec6:	69db      	ldr	r3, [r3, #28]
 800dec8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800decc:	f040 810a 	bne.w	800e0e4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	2202      	movs	r2, #2
 800ded4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dedc:	4619      	mov	r1, r3
 800dede:	6878      	ldr	r0, [r7, #4]
 800dee0:	f000 f914 	bl	800e10c <HAL_UARTEx_RxEventCallback>
      return;
 800dee4:	e0fe      	b.n	800e0e4 <HAL_UART_IRQHandler+0x798>
 800dee6:	bf00      	nop
 800dee8:	40020010 	.word	0x40020010
 800deec:	40020028 	.word	0x40020028
 800def0:	40020040 	.word	0x40020040
 800def4:	40020058 	.word	0x40020058
 800def8:	40020070 	.word	0x40020070
 800defc:	40020088 	.word	0x40020088
 800df00:	400200a0 	.word	0x400200a0
 800df04:	400200b8 	.word	0x400200b8
 800df08:	40020410 	.word	0x40020410
 800df0c:	40020428 	.word	0x40020428
 800df10:	40020440 	.word	0x40020440
 800df14:	40020458 	.word	0x40020458
 800df18:	40020470 	.word	0x40020470
 800df1c:	40020488 	.word	0x40020488
 800df20:	400204a0 	.word	0x400204a0
 800df24:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df34:	b29b      	uxth	r3, r3
 800df36:	1ad3      	subs	r3, r2, r3
 800df38:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df42:	b29b      	uxth	r3, r3
 800df44:	2b00      	cmp	r3, #0
 800df46:	f000 80cf 	beq.w	800e0e8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800df4a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800df4e:	2b00      	cmp	r3, #0
 800df50:	f000 80ca 	beq.w	800e0e8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df5c:	e853 3f00 	ldrex	r3, [r3]
 800df60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800df62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	461a      	mov	r2, r3
 800df72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800df76:	647b      	str	r3, [r7, #68]	@ 0x44
 800df78:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800df7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800df7e:	e841 2300 	strex	r3, r2, [r1]
 800df82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800df84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df86:	2b00      	cmp	r3, #0
 800df88:	d1e4      	bne.n	800df54 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	3308      	adds	r3, #8
 800df90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df94:	e853 3f00 	ldrex	r3, [r3]
 800df98:	623b      	str	r3, [r7, #32]
   return(result);
 800df9a:	6a3a      	ldr	r2, [r7, #32]
 800df9c:	4b55      	ldr	r3, [pc, #340]	@ (800e0f4 <HAL_UART_IRQHandler+0x7a8>)
 800df9e:	4013      	ands	r3, r2
 800dfa0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	3308      	adds	r3, #8
 800dfaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800dfae:	633a      	str	r2, [r7, #48]	@ 0x30
 800dfb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dfb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dfb6:	e841 2300 	strex	r3, r2, [r1]
 800dfba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dfbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d1e3      	bne.n	800df8a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2220      	movs	r2, #32
 800dfc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2200      	movs	r2, #0
 800dfce:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfdc:	693b      	ldr	r3, [r7, #16]
 800dfde:	e853 3f00 	ldrex	r3, [r3]
 800dfe2:	60fb      	str	r3, [r7, #12]
   return(result);
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	f023 0310 	bic.w	r3, r3, #16
 800dfea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	461a      	mov	r2, r3
 800dff4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800dff8:	61fb      	str	r3, [r7, #28]
 800dffa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dffc:	69b9      	ldr	r1, [r7, #24]
 800dffe:	69fa      	ldr	r2, [r7, #28]
 800e000:	e841 2300 	strex	r3, r2, [r1]
 800e004:	617b      	str	r3, [r7, #20]
   return(result);
 800e006:	697b      	ldr	r3, [r7, #20]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d1e4      	bne.n	800dfd6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2202      	movs	r2, #2
 800e010:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e012:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e016:	4619      	mov	r1, r3
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f000 f877 	bl	800e10c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e01e:	e063      	b.n	800e0e8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e024:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d00e      	beq.n	800e04a <HAL_UART_IRQHandler+0x6fe>
 800e02c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e030:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e034:	2b00      	cmp	r3, #0
 800e036:	d008      	beq.n	800e04a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e040:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	f002 f818 	bl	8010078 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e048:	e051      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e04a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e04e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e052:	2b00      	cmp	r3, #0
 800e054:	d014      	beq.n	800e080 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e05a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d105      	bne.n	800e06e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e062:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e066:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d008      	beq.n	800e080 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e072:	2b00      	cmp	r3, #0
 800e074:	d03a      	beq.n	800e0ec <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e07a:	6878      	ldr	r0, [r7, #4]
 800e07c:	4798      	blx	r3
    }
    return;
 800e07e:	e035      	b.n	800e0ec <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d009      	beq.n	800e0a0 <HAL_UART_IRQHandler+0x754>
 800e08c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e094:	2b00      	cmp	r3, #0
 800e096:	d003      	beq.n	800e0a0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f001 faa1 	bl	800f5e0 <UART_EndTransmit_IT>
    return;
 800e09e:	e026      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e0a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d009      	beq.n	800e0c0 <HAL_UART_IRQHandler+0x774>
 800e0ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0b0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d003      	beq.n	800e0c0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e0b8:	6878      	ldr	r0, [r7, #4]
 800e0ba:	f001 fff1 	bl	80100a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e0be:	e016      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e0c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d010      	beq.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
 800e0cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	da0c      	bge.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f001 ffd9 	bl	801008c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e0da:	e008      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
      return;
 800e0dc:	bf00      	nop
 800e0de:	e006      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
    return;
 800e0e0:	bf00      	nop
 800e0e2:	e004      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
      return;
 800e0e4:	bf00      	nop
 800e0e6:	e002      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
      return;
 800e0e8:	bf00      	nop
 800e0ea:	e000      	b.n	800e0ee <HAL_UART_IRQHandler+0x7a2>
    return;
 800e0ec:	bf00      	nop
  }
}
 800e0ee:	37e8      	adds	r7, #232	@ 0xe8
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	bd80      	pop	{r7, pc}
 800e0f4:	effffffe 	.word	0xeffffffe

0800e0f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b083      	sub	sp, #12
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e100:	bf00      	nop
 800e102:	370c      	adds	r7, #12
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr

0800e10c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e10c:	b480      	push	{r7}
 800e10e:	b083      	sub	sp, #12
 800e110:	af00      	add	r7, sp, #0
 800e112:	6078      	str	r0, [r7, #4]
 800e114:	460b      	mov	r3, r1
 800e116:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e118:	bf00      	nop
 800e11a:	370c      	adds	r7, #12
 800e11c:	46bd      	mov	sp, r7
 800e11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e122:	4770      	bx	lr

0800e124 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e128:	b092      	sub	sp, #72	@ 0x48
 800e12a:	af00      	add	r7, sp, #0
 800e12c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e12e:	2300      	movs	r3, #0
 800e130:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e134:	697b      	ldr	r3, [r7, #20]
 800e136:	689a      	ldr	r2, [r3, #8]
 800e138:	697b      	ldr	r3, [r7, #20]
 800e13a:	691b      	ldr	r3, [r3, #16]
 800e13c:	431a      	orrs	r2, r3
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	695b      	ldr	r3, [r3, #20]
 800e142:	431a      	orrs	r2, r3
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	69db      	ldr	r3, [r3, #28]
 800e148:	4313      	orrs	r3, r2
 800e14a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e14c:	697b      	ldr	r3, [r7, #20]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	681a      	ldr	r2, [r3, #0]
 800e152:	4bbe      	ldr	r3, [pc, #760]	@ (800e44c <UART_SetConfig+0x328>)
 800e154:	4013      	ands	r3, r2
 800e156:	697a      	ldr	r2, [r7, #20]
 800e158:	6812      	ldr	r2, [r2, #0]
 800e15a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e15c:	430b      	orrs	r3, r1
 800e15e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e160:	697b      	ldr	r3, [r7, #20]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	685b      	ldr	r3, [r3, #4]
 800e166:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	68da      	ldr	r2, [r3, #12]
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	430a      	orrs	r2, r1
 800e174:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e176:	697b      	ldr	r3, [r7, #20]
 800e178:	699b      	ldr	r3, [r3, #24]
 800e17a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	4ab3      	ldr	r2, [pc, #716]	@ (800e450 <UART_SetConfig+0x32c>)
 800e182:	4293      	cmp	r3, r2
 800e184:	d004      	beq.n	800e190 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e186:	697b      	ldr	r3, [r7, #20]
 800e188:	6a1b      	ldr	r3, [r3, #32]
 800e18a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e18c:	4313      	orrs	r3, r2
 800e18e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	689a      	ldr	r2, [r3, #8]
 800e196:	4baf      	ldr	r3, [pc, #700]	@ (800e454 <UART_SetConfig+0x330>)
 800e198:	4013      	ands	r3, r2
 800e19a:	697a      	ldr	r2, [r7, #20]
 800e19c:	6812      	ldr	r2, [r2, #0]
 800e19e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e1a0:	430b      	orrs	r3, r1
 800e1a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e1a4:	697b      	ldr	r3, [r7, #20]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1aa:	f023 010f 	bic.w	r1, r3, #15
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	430a      	orrs	r2, r1
 800e1b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e1ba:	697b      	ldr	r3, [r7, #20]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	4aa6      	ldr	r2, [pc, #664]	@ (800e458 <UART_SetConfig+0x334>)
 800e1c0:	4293      	cmp	r3, r2
 800e1c2:	d177      	bne.n	800e2b4 <UART_SetConfig+0x190>
 800e1c4:	4ba5      	ldr	r3, [pc, #660]	@ (800e45c <UART_SetConfig+0x338>)
 800e1c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e1c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e1cc:	2b28      	cmp	r3, #40	@ 0x28
 800e1ce:	d86d      	bhi.n	800e2ac <UART_SetConfig+0x188>
 800e1d0:	a201      	add	r2, pc, #4	@ (adr r2, 800e1d8 <UART_SetConfig+0xb4>)
 800e1d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1d6:	bf00      	nop
 800e1d8:	0800e27d 	.word	0x0800e27d
 800e1dc:	0800e2ad 	.word	0x0800e2ad
 800e1e0:	0800e2ad 	.word	0x0800e2ad
 800e1e4:	0800e2ad 	.word	0x0800e2ad
 800e1e8:	0800e2ad 	.word	0x0800e2ad
 800e1ec:	0800e2ad 	.word	0x0800e2ad
 800e1f0:	0800e2ad 	.word	0x0800e2ad
 800e1f4:	0800e2ad 	.word	0x0800e2ad
 800e1f8:	0800e285 	.word	0x0800e285
 800e1fc:	0800e2ad 	.word	0x0800e2ad
 800e200:	0800e2ad 	.word	0x0800e2ad
 800e204:	0800e2ad 	.word	0x0800e2ad
 800e208:	0800e2ad 	.word	0x0800e2ad
 800e20c:	0800e2ad 	.word	0x0800e2ad
 800e210:	0800e2ad 	.word	0x0800e2ad
 800e214:	0800e2ad 	.word	0x0800e2ad
 800e218:	0800e28d 	.word	0x0800e28d
 800e21c:	0800e2ad 	.word	0x0800e2ad
 800e220:	0800e2ad 	.word	0x0800e2ad
 800e224:	0800e2ad 	.word	0x0800e2ad
 800e228:	0800e2ad 	.word	0x0800e2ad
 800e22c:	0800e2ad 	.word	0x0800e2ad
 800e230:	0800e2ad 	.word	0x0800e2ad
 800e234:	0800e2ad 	.word	0x0800e2ad
 800e238:	0800e295 	.word	0x0800e295
 800e23c:	0800e2ad 	.word	0x0800e2ad
 800e240:	0800e2ad 	.word	0x0800e2ad
 800e244:	0800e2ad 	.word	0x0800e2ad
 800e248:	0800e2ad 	.word	0x0800e2ad
 800e24c:	0800e2ad 	.word	0x0800e2ad
 800e250:	0800e2ad 	.word	0x0800e2ad
 800e254:	0800e2ad 	.word	0x0800e2ad
 800e258:	0800e29d 	.word	0x0800e29d
 800e25c:	0800e2ad 	.word	0x0800e2ad
 800e260:	0800e2ad 	.word	0x0800e2ad
 800e264:	0800e2ad 	.word	0x0800e2ad
 800e268:	0800e2ad 	.word	0x0800e2ad
 800e26c:	0800e2ad 	.word	0x0800e2ad
 800e270:	0800e2ad 	.word	0x0800e2ad
 800e274:	0800e2ad 	.word	0x0800e2ad
 800e278:	0800e2a5 	.word	0x0800e2a5
 800e27c:	2301      	movs	r3, #1
 800e27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e282:	e222      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e284:	2304      	movs	r3, #4
 800e286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e28a:	e21e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e28c:	2308      	movs	r3, #8
 800e28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e292:	e21a      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e294:	2310      	movs	r3, #16
 800e296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e29a:	e216      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e29c:	2320      	movs	r3, #32
 800e29e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e2a2:	e212      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e2a4:	2340      	movs	r3, #64	@ 0x40
 800e2a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e2aa:	e20e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e2ac:	2380      	movs	r3, #128	@ 0x80
 800e2ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e2b2:	e20a      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e2b4:	697b      	ldr	r3, [r7, #20]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	4a69      	ldr	r2, [pc, #420]	@ (800e460 <UART_SetConfig+0x33c>)
 800e2ba:	4293      	cmp	r3, r2
 800e2bc:	d130      	bne.n	800e320 <UART_SetConfig+0x1fc>
 800e2be:	4b67      	ldr	r3, [pc, #412]	@ (800e45c <UART_SetConfig+0x338>)
 800e2c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2c2:	f003 0307 	and.w	r3, r3, #7
 800e2c6:	2b05      	cmp	r3, #5
 800e2c8:	d826      	bhi.n	800e318 <UART_SetConfig+0x1f4>
 800e2ca:	a201      	add	r2, pc, #4	@ (adr r2, 800e2d0 <UART_SetConfig+0x1ac>)
 800e2cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2d0:	0800e2e9 	.word	0x0800e2e9
 800e2d4:	0800e2f1 	.word	0x0800e2f1
 800e2d8:	0800e2f9 	.word	0x0800e2f9
 800e2dc:	0800e301 	.word	0x0800e301
 800e2e0:	0800e309 	.word	0x0800e309
 800e2e4:	0800e311 	.word	0x0800e311
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e2ee:	e1ec      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e2f0:	2304      	movs	r3, #4
 800e2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e2f6:	e1e8      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e2f8:	2308      	movs	r3, #8
 800e2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e2fe:	e1e4      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e300:	2310      	movs	r3, #16
 800e302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e306:	e1e0      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e308:	2320      	movs	r3, #32
 800e30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e30e:	e1dc      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e310:	2340      	movs	r3, #64	@ 0x40
 800e312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e316:	e1d8      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e318:	2380      	movs	r3, #128	@ 0x80
 800e31a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e31e:	e1d4      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e320:	697b      	ldr	r3, [r7, #20]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	4a4f      	ldr	r2, [pc, #316]	@ (800e464 <UART_SetConfig+0x340>)
 800e326:	4293      	cmp	r3, r2
 800e328:	d130      	bne.n	800e38c <UART_SetConfig+0x268>
 800e32a:	4b4c      	ldr	r3, [pc, #304]	@ (800e45c <UART_SetConfig+0x338>)
 800e32c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e32e:	f003 0307 	and.w	r3, r3, #7
 800e332:	2b05      	cmp	r3, #5
 800e334:	d826      	bhi.n	800e384 <UART_SetConfig+0x260>
 800e336:	a201      	add	r2, pc, #4	@ (adr r2, 800e33c <UART_SetConfig+0x218>)
 800e338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e33c:	0800e355 	.word	0x0800e355
 800e340:	0800e35d 	.word	0x0800e35d
 800e344:	0800e365 	.word	0x0800e365
 800e348:	0800e36d 	.word	0x0800e36d
 800e34c:	0800e375 	.word	0x0800e375
 800e350:	0800e37d 	.word	0x0800e37d
 800e354:	2300      	movs	r3, #0
 800e356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e35a:	e1b6      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e35c:	2304      	movs	r3, #4
 800e35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e362:	e1b2      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e364:	2308      	movs	r3, #8
 800e366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e36a:	e1ae      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e36c:	2310      	movs	r3, #16
 800e36e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e372:	e1aa      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e374:	2320      	movs	r3, #32
 800e376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e37a:	e1a6      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e37c:	2340      	movs	r3, #64	@ 0x40
 800e37e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e382:	e1a2      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e384:	2380      	movs	r3, #128	@ 0x80
 800e386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e38a:	e19e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e38c:	697b      	ldr	r3, [r7, #20]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4a35      	ldr	r2, [pc, #212]	@ (800e468 <UART_SetConfig+0x344>)
 800e392:	4293      	cmp	r3, r2
 800e394:	d130      	bne.n	800e3f8 <UART_SetConfig+0x2d4>
 800e396:	4b31      	ldr	r3, [pc, #196]	@ (800e45c <UART_SetConfig+0x338>)
 800e398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e39a:	f003 0307 	and.w	r3, r3, #7
 800e39e:	2b05      	cmp	r3, #5
 800e3a0:	d826      	bhi.n	800e3f0 <UART_SetConfig+0x2cc>
 800e3a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e3a8 <UART_SetConfig+0x284>)
 800e3a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3a8:	0800e3c1 	.word	0x0800e3c1
 800e3ac:	0800e3c9 	.word	0x0800e3c9
 800e3b0:	0800e3d1 	.word	0x0800e3d1
 800e3b4:	0800e3d9 	.word	0x0800e3d9
 800e3b8:	0800e3e1 	.word	0x0800e3e1
 800e3bc:	0800e3e9 	.word	0x0800e3e9
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3c6:	e180      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3c8:	2304      	movs	r3, #4
 800e3ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3ce:	e17c      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3d0:	2308      	movs	r3, #8
 800e3d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3d6:	e178      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3d8:	2310      	movs	r3, #16
 800e3da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3de:	e174      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3e0:	2320      	movs	r3, #32
 800e3e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3e6:	e170      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3e8:	2340      	movs	r3, #64	@ 0x40
 800e3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3ee:	e16c      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3f0:	2380      	movs	r3, #128	@ 0x80
 800e3f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e3f6:	e168      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e3f8:	697b      	ldr	r3, [r7, #20]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	4a1b      	ldr	r2, [pc, #108]	@ (800e46c <UART_SetConfig+0x348>)
 800e3fe:	4293      	cmp	r3, r2
 800e400:	d142      	bne.n	800e488 <UART_SetConfig+0x364>
 800e402:	4b16      	ldr	r3, [pc, #88]	@ (800e45c <UART_SetConfig+0x338>)
 800e404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e406:	f003 0307 	and.w	r3, r3, #7
 800e40a:	2b05      	cmp	r3, #5
 800e40c:	d838      	bhi.n	800e480 <UART_SetConfig+0x35c>
 800e40e:	a201      	add	r2, pc, #4	@ (adr r2, 800e414 <UART_SetConfig+0x2f0>)
 800e410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e414:	0800e42d 	.word	0x0800e42d
 800e418:	0800e435 	.word	0x0800e435
 800e41c:	0800e43d 	.word	0x0800e43d
 800e420:	0800e445 	.word	0x0800e445
 800e424:	0800e471 	.word	0x0800e471
 800e428:	0800e479 	.word	0x0800e479
 800e42c:	2300      	movs	r3, #0
 800e42e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e432:	e14a      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e434:	2304      	movs	r3, #4
 800e436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e43a:	e146      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e43c:	2308      	movs	r3, #8
 800e43e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e442:	e142      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e444:	2310      	movs	r3, #16
 800e446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e44a:	e13e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e44c:	cfff69f3 	.word	0xcfff69f3
 800e450:	58000c00 	.word	0x58000c00
 800e454:	11fff4ff 	.word	0x11fff4ff
 800e458:	40011000 	.word	0x40011000
 800e45c:	58024400 	.word	0x58024400
 800e460:	40004400 	.word	0x40004400
 800e464:	40004800 	.word	0x40004800
 800e468:	40004c00 	.word	0x40004c00
 800e46c:	40005000 	.word	0x40005000
 800e470:	2320      	movs	r3, #32
 800e472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e476:	e128      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e478:	2340      	movs	r3, #64	@ 0x40
 800e47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e47e:	e124      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e480:	2380      	movs	r3, #128	@ 0x80
 800e482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e486:	e120      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e488:	697b      	ldr	r3, [r7, #20]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	4acb      	ldr	r2, [pc, #812]	@ (800e7bc <UART_SetConfig+0x698>)
 800e48e:	4293      	cmp	r3, r2
 800e490:	d176      	bne.n	800e580 <UART_SetConfig+0x45c>
 800e492:	4bcb      	ldr	r3, [pc, #812]	@ (800e7c0 <UART_SetConfig+0x69c>)
 800e494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e496:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e49a:	2b28      	cmp	r3, #40	@ 0x28
 800e49c:	d86c      	bhi.n	800e578 <UART_SetConfig+0x454>
 800e49e:	a201      	add	r2, pc, #4	@ (adr r2, 800e4a4 <UART_SetConfig+0x380>)
 800e4a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4a4:	0800e549 	.word	0x0800e549
 800e4a8:	0800e579 	.word	0x0800e579
 800e4ac:	0800e579 	.word	0x0800e579
 800e4b0:	0800e579 	.word	0x0800e579
 800e4b4:	0800e579 	.word	0x0800e579
 800e4b8:	0800e579 	.word	0x0800e579
 800e4bc:	0800e579 	.word	0x0800e579
 800e4c0:	0800e579 	.word	0x0800e579
 800e4c4:	0800e551 	.word	0x0800e551
 800e4c8:	0800e579 	.word	0x0800e579
 800e4cc:	0800e579 	.word	0x0800e579
 800e4d0:	0800e579 	.word	0x0800e579
 800e4d4:	0800e579 	.word	0x0800e579
 800e4d8:	0800e579 	.word	0x0800e579
 800e4dc:	0800e579 	.word	0x0800e579
 800e4e0:	0800e579 	.word	0x0800e579
 800e4e4:	0800e559 	.word	0x0800e559
 800e4e8:	0800e579 	.word	0x0800e579
 800e4ec:	0800e579 	.word	0x0800e579
 800e4f0:	0800e579 	.word	0x0800e579
 800e4f4:	0800e579 	.word	0x0800e579
 800e4f8:	0800e579 	.word	0x0800e579
 800e4fc:	0800e579 	.word	0x0800e579
 800e500:	0800e579 	.word	0x0800e579
 800e504:	0800e561 	.word	0x0800e561
 800e508:	0800e579 	.word	0x0800e579
 800e50c:	0800e579 	.word	0x0800e579
 800e510:	0800e579 	.word	0x0800e579
 800e514:	0800e579 	.word	0x0800e579
 800e518:	0800e579 	.word	0x0800e579
 800e51c:	0800e579 	.word	0x0800e579
 800e520:	0800e579 	.word	0x0800e579
 800e524:	0800e569 	.word	0x0800e569
 800e528:	0800e579 	.word	0x0800e579
 800e52c:	0800e579 	.word	0x0800e579
 800e530:	0800e579 	.word	0x0800e579
 800e534:	0800e579 	.word	0x0800e579
 800e538:	0800e579 	.word	0x0800e579
 800e53c:	0800e579 	.word	0x0800e579
 800e540:	0800e579 	.word	0x0800e579
 800e544:	0800e571 	.word	0x0800e571
 800e548:	2301      	movs	r3, #1
 800e54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e54e:	e0bc      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e550:	2304      	movs	r3, #4
 800e552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e556:	e0b8      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e558:	2308      	movs	r3, #8
 800e55a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e55e:	e0b4      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e560:	2310      	movs	r3, #16
 800e562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e566:	e0b0      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e568:	2320      	movs	r3, #32
 800e56a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e56e:	e0ac      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e570:	2340      	movs	r3, #64	@ 0x40
 800e572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e576:	e0a8      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e578:	2380      	movs	r3, #128	@ 0x80
 800e57a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e57e:	e0a4      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e580:	697b      	ldr	r3, [r7, #20]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	4a8f      	ldr	r2, [pc, #572]	@ (800e7c4 <UART_SetConfig+0x6a0>)
 800e586:	4293      	cmp	r3, r2
 800e588:	d130      	bne.n	800e5ec <UART_SetConfig+0x4c8>
 800e58a:	4b8d      	ldr	r3, [pc, #564]	@ (800e7c0 <UART_SetConfig+0x69c>)
 800e58c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e58e:	f003 0307 	and.w	r3, r3, #7
 800e592:	2b05      	cmp	r3, #5
 800e594:	d826      	bhi.n	800e5e4 <UART_SetConfig+0x4c0>
 800e596:	a201      	add	r2, pc, #4	@ (adr r2, 800e59c <UART_SetConfig+0x478>)
 800e598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e59c:	0800e5b5 	.word	0x0800e5b5
 800e5a0:	0800e5bd 	.word	0x0800e5bd
 800e5a4:	0800e5c5 	.word	0x0800e5c5
 800e5a8:	0800e5cd 	.word	0x0800e5cd
 800e5ac:	0800e5d5 	.word	0x0800e5d5
 800e5b0:	0800e5dd 	.word	0x0800e5dd
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ba:	e086      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5bc:	2304      	movs	r3, #4
 800e5be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5c2:	e082      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5c4:	2308      	movs	r3, #8
 800e5c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ca:	e07e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5cc:	2310      	movs	r3, #16
 800e5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5d2:	e07a      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5d4:	2320      	movs	r3, #32
 800e5d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5da:	e076      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5dc:	2340      	movs	r3, #64	@ 0x40
 800e5de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5e2:	e072      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5e4:	2380      	movs	r3, #128	@ 0x80
 800e5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ea:	e06e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e5ec:	697b      	ldr	r3, [r7, #20]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	4a75      	ldr	r2, [pc, #468]	@ (800e7c8 <UART_SetConfig+0x6a4>)
 800e5f2:	4293      	cmp	r3, r2
 800e5f4:	d130      	bne.n	800e658 <UART_SetConfig+0x534>
 800e5f6:	4b72      	ldr	r3, [pc, #456]	@ (800e7c0 <UART_SetConfig+0x69c>)
 800e5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5fa:	f003 0307 	and.w	r3, r3, #7
 800e5fe:	2b05      	cmp	r3, #5
 800e600:	d826      	bhi.n	800e650 <UART_SetConfig+0x52c>
 800e602:	a201      	add	r2, pc, #4	@ (adr r2, 800e608 <UART_SetConfig+0x4e4>)
 800e604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e608:	0800e621 	.word	0x0800e621
 800e60c:	0800e629 	.word	0x0800e629
 800e610:	0800e631 	.word	0x0800e631
 800e614:	0800e639 	.word	0x0800e639
 800e618:	0800e641 	.word	0x0800e641
 800e61c:	0800e649 	.word	0x0800e649
 800e620:	2300      	movs	r3, #0
 800e622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e626:	e050      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e628:	2304      	movs	r3, #4
 800e62a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e62e:	e04c      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e630:	2308      	movs	r3, #8
 800e632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e636:	e048      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e638:	2310      	movs	r3, #16
 800e63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e63e:	e044      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e640:	2320      	movs	r3, #32
 800e642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e646:	e040      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e648:	2340      	movs	r3, #64	@ 0x40
 800e64a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e64e:	e03c      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e650:	2380      	movs	r3, #128	@ 0x80
 800e652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e656:	e038      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a5b      	ldr	r2, [pc, #364]	@ (800e7cc <UART_SetConfig+0x6a8>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d130      	bne.n	800e6c4 <UART_SetConfig+0x5a0>
 800e662:	4b57      	ldr	r3, [pc, #348]	@ (800e7c0 <UART_SetConfig+0x69c>)
 800e664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e666:	f003 0307 	and.w	r3, r3, #7
 800e66a:	2b05      	cmp	r3, #5
 800e66c:	d826      	bhi.n	800e6bc <UART_SetConfig+0x598>
 800e66e:	a201      	add	r2, pc, #4	@ (adr r2, 800e674 <UART_SetConfig+0x550>)
 800e670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e674:	0800e68d 	.word	0x0800e68d
 800e678:	0800e695 	.word	0x0800e695
 800e67c:	0800e69d 	.word	0x0800e69d
 800e680:	0800e6a5 	.word	0x0800e6a5
 800e684:	0800e6ad 	.word	0x0800e6ad
 800e688:	0800e6b5 	.word	0x0800e6b5
 800e68c:	2302      	movs	r3, #2
 800e68e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e692:	e01a      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e694:	2304      	movs	r3, #4
 800e696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e69a:	e016      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e69c:	2308      	movs	r3, #8
 800e69e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6a2:	e012      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e6a4:	2310      	movs	r3, #16
 800e6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6aa:	e00e      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e6ac:	2320      	movs	r3, #32
 800e6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6b2:	e00a      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e6b4:	2340      	movs	r3, #64	@ 0x40
 800e6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ba:	e006      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e6bc:	2380      	movs	r3, #128	@ 0x80
 800e6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6c2:	e002      	b.n	800e6ca <UART_SetConfig+0x5a6>
 800e6c4:	2380      	movs	r3, #128	@ 0x80
 800e6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	4a3f      	ldr	r2, [pc, #252]	@ (800e7cc <UART_SetConfig+0x6a8>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	f040 80f8 	bne.w	800e8c6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e6d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e6da:	2b20      	cmp	r3, #32
 800e6dc:	dc46      	bgt.n	800e76c <UART_SetConfig+0x648>
 800e6de:	2b02      	cmp	r3, #2
 800e6e0:	f2c0 8082 	blt.w	800e7e8 <UART_SetConfig+0x6c4>
 800e6e4:	3b02      	subs	r3, #2
 800e6e6:	2b1e      	cmp	r3, #30
 800e6e8:	d87e      	bhi.n	800e7e8 <UART_SetConfig+0x6c4>
 800e6ea:	a201      	add	r2, pc, #4	@ (adr r2, 800e6f0 <UART_SetConfig+0x5cc>)
 800e6ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6f0:	0800e773 	.word	0x0800e773
 800e6f4:	0800e7e9 	.word	0x0800e7e9
 800e6f8:	0800e77b 	.word	0x0800e77b
 800e6fc:	0800e7e9 	.word	0x0800e7e9
 800e700:	0800e7e9 	.word	0x0800e7e9
 800e704:	0800e7e9 	.word	0x0800e7e9
 800e708:	0800e78b 	.word	0x0800e78b
 800e70c:	0800e7e9 	.word	0x0800e7e9
 800e710:	0800e7e9 	.word	0x0800e7e9
 800e714:	0800e7e9 	.word	0x0800e7e9
 800e718:	0800e7e9 	.word	0x0800e7e9
 800e71c:	0800e7e9 	.word	0x0800e7e9
 800e720:	0800e7e9 	.word	0x0800e7e9
 800e724:	0800e7e9 	.word	0x0800e7e9
 800e728:	0800e79b 	.word	0x0800e79b
 800e72c:	0800e7e9 	.word	0x0800e7e9
 800e730:	0800e7e9 	.word	0x0800e7e9
 800e734:	0800e7e9 	.word	0x0800e7e9
 800e738:	0800e7e9 	.word	0x0800e7e9
 800e73c:	0800e7e9 	.word	0x0800e7e9
 800e740:	0800e7e9 	.word	0x0800e7e9
 800e744:	0800e7e9 	.word	0x0800e7e9
 800e748:	0800e7e9 	.word	0x0800e7e9
 800e74c:	0800e7e9 	.word	0x0800e7e9
 800e750:	0800e7e9 	.word	0x0800e7e9
 800e754:	0800e7e9 	.word	0x0800e7e9
 800e758:	0800e7e9 	.word	0x0800e7e9
 800e75c:	0800e7e9 	.word	0x0800e7e9
 800e760:	0800e7e9 	.word	0x0800e7e9
 800e764:	0800e7e9 	.word	0x0800e7e9
 800e768:	0800e7db 	.word	0x0800e7db
 800e76c:	2b40      	cmp	r3, #64	@ 0x40
 800e76e:	d037      	beq.n	800e7e0 <UART_SetConfig+0x6bc>
 800e770:	e03a      	b.n	800e7e8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e772:	f7fc f9e3 	bl	800ab3c <HAL_RCCEx_GetD3PCLK1Freq>
 800e776:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e778:	e03c      	b.n	800e7f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e77a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e77e:	4618      	mov	r0, r3
 800e780:	f7fc f9f2 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e788:	e034      	b.n	800e7f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e78a:	f107 0318 	add.w	r3, r7, #24
 800e78e:	4618      	mov	r0, r3
 800e790:	f7fc fb3e 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e794:	69fb      	ldr	r3, [r7, #28]
 800e796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e798:	e02c      	b.n	800e7f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e79a:	4b09      	ldr	r3, [pc, #36]	@ (800e7c0 <UART_SetConfig+0x69c>)
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	f003 0320 	and.w	r3, r3, #32
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d016      	beq.n	800e7d4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e7a6:	4b06      	ldr	r3, [pc, #24]	@ (800e7c0 <UART_SetConfig+0x69c>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	08db      	lsrs	r3, r3, #3
 800e7ac:	f003 0303 	and.w	r3, r3, #3
 800e7b0:	4a07      	ldr	r2, [pc, #28]	@ (800e7d0 <UART_SetConfig+0x6ac>)
 800e7b2:	fa22 f303 	lsr.w	r3, r2, r3
 800e7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e7b8:	e01c      	b.n	800e7f4 <UART_SetConfig+0x6d0>
 800e7ba:	bf00      	nop
 800e7bc:	40011400 	.word	0x40011400
 800e7c0:	58024400 	.word	0x58024400
 800e7c4:	40007800 	.word	0x40007800
 800e7c8:	40007c00 	.word	0x40007c00
 800e7cc:	58000c00 	.word	0x58000c00
 800e7d0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e7d4:	4b9d      	ldr	r3, [pc, #628]	@ (800ea4c <UART_SetConfig+0x928>)
 800e7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e7d8:	e00c      	b.n	800e7f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e7da:	4b9d      	ldr	r3, [pc, #628]	@ (800ea50 <UART_SetConfig+0x92c>)
 800e7dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e7de:	e009      	b.n	800e7f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e7e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e7e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e7e6:	e005      	b.n	800e7f4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e7f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e7f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	f000 81de 	beq.w	800ebb8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e800:	4a94      	ldr	r2, [pc, #592]	@ (800ea54 <UART_SetConfig+0x930>)
 800e802:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e806:	461a      	mov	r2, r3
 800e808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e80a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e80e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	685a      	ldr	r2, [r3, #4]
 800e814:	4613      	mov	r3, r2
 800e816:	005b      	lsls	r3, r3, #1
 800e818:	4413      	add	r3, r2
 800e81a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d305      	bcc.n	800e82c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e820:	697b      	ldr	r3, [r7, #20]
 800e822:	685b      	ldr	r3, [r3, #4]
 800e824:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e826:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e828:	429a      	cmp	r2, r3
 800e82a:	d903      	bls.n	800e834 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e82c:	2301      	movs	r3, #1
 800e82e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e832:	e1c1      	b.n	800ebb8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e836:	2200      	movs	r2, #0
 800e838:	60bb      	str	r3, [r7, #8]
 800e83a:	60fa      	str	r2, [r7, #12]
 800e83c:	697b      	ldr	r3, [r7, #20]
 800e83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e840:	4a84      	ldr	r2, [pc, #528]	@ (800ea54 <UART_SetConfig+0x930>)
 800e842:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e846:	b29b      	uxth	r3, r3
 800e848:	2200      	movs	r2, #0
 800e84a:	603b      	str	r3, [r7, #0]
 800e84c:	607a      	str	r2, [r7, #4]
 800e84e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e852:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e856:	f7f1 fd9b 	bl	8000390 <__aeabi_uldivmod>
 800e85a:	4602      	mov	r2, r0
 800e85c:	460b      	mov	r3, r1
 800e85e:	4610      	mov	r0, r2
 800e860:	4619      	mov	r1, r3
 800e862:	f04f 0200 	mov.w	r2, #0
 800e866:	f04f 0300 	mov.w	r3, #0
 800e86a:	020b      	lsls	r3, r1, #8
 800e86c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e870:	0202      	lsls	r2, r0, #8
 800e872:	6979      	ldr	r1, [r7, #20]
 800e874:	6849      	ldr	r1, [r1, #4]
 800e876:	0849      	lsrs	r1, r1, #1
 800e878:	2000      	movs	r0, #0
 800e87a:	460c      	mov	r4, r1
 800e87c:	4605      	mov	r5, r0
 800e87e:	eb12 0804 	adds.w	r8, r2, r4
 800e882:	eb43 0905 	adc.w	r9, r3, r5
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	685b      	ldr	r3, [r3, #4]
 800e88a:	2200      	movs	r2, #0
 800e88c:	469a      	mov	sl, r3
 800e88e:	4693      	mov	fp, r2
 800e890:	4652      	mov	r2, sl
 800e892:	465b      	mov	r3, fp
 800e894:	4640      	mov	r0, r8
 800e896:	4649      	mov	r1, r9
 800e898:	f7f1 fd7a 	bl	8000390 <__aeabi_uldivmod>
 800e89c:	4602      	mov	r2, r0
 800e89e:	460b      	mov	r3, r1
 800e8a0:	4613      	mov	r3, r2
 800e8a2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e8a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e8aa:	d308      	bcc.n	800e8be <UART_SetConfig+0x79a>
 800e8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e8b2:	d204      	bcs.n	800e8be <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e8ba:	60da      	str	r2, [r3, #12]
 800e8bc:	e17c      	b.n	800ebb8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800e8be:	2301      	movs	r3, #1
 800e8c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e8c4:	e178      	b.n	800ebb8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e8c6:	697b      	ldr	r3, [r7, #20]
 800e8c8:	69db      	ldr	r3, [r3, #28]
 800e8ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e8ce:	f040 80c5 	bne.w	800ea5c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800e8d2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e8d6:	2b20      	cmp	r3, #32
 800e8d8:	dc48      	bgt.n	800e96c <UART_SetConfig+0x848>
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	db7b      	blt.n	800e9d6 <UART_SetConfig+0x8b2>
 800e8de:	2b20      	cmp	r3, #32
 800e8e0:	d879      	bhi.n	800e9d6 <UART_SetConfig+0x8b2>
 800e8e2:	a201      	add	r2, pc, #4	@ (adr r2, 800e8e8 <UART_SetConfig+0x7c4>)
 800e8e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8e8:	0800e973 	.word	0x0800e973
 800e8ec:	0800e97b 	.word	0x0800e97b
 800e8f0:	0800e9d7 	.word	0x0800e9d7
 800e8f4:	0800e9d7 	.word	0x0800e9d7
 800e8f8:	0800e983 	.word	0x0800e983
 800e8fc:	0800e9d7 	.word	0x0800e9d7
 800e900:	0800e9d7 	.word	0x0800e9d7
 800e904:	0800e9d7 	.word	0x0800e9d7
 800e908:	0800e993 	.word	0x0800e993
 800e90c:	0800e9d7 	.word	0x0800e9d7
 800e910:	0800e9d7 	.word	0x0800e9d7
 800e914:	0800e9d7 	.word	0x0800e9d7
 800e918:	0800e9d7 	.word	0x0800e9d7
 800e91c:	0800e9d7 	.word	0x0800e9d7
 800e920:	0800e9d7 	.word	0x0800e9d7
 800e924:	0800e9d7 	.word	0x0800e9d7
 800e928:	0800e9a3 	.word	0x0800e9a3
 800e92c:	0800e9d7 	.word	0x0800e9d7
 800e930:	0800e9d7 	.word	0x0800e9d7
 800e934:	0800e9d7 	.word	0x0800e9d7
 800e938:	0800e9d7 	.word	0x0800e9d7
 800e93c:	0800e9d7 	.word	0x0800e9d7
 800e940:	0800e9d7 	.word	0x0800e9d7
 800e944:	0800e9d7 	.word	0x0800e9d7
 800e948:	0800e9d7 	.word	0x0800e9d7
 800e94c:	0800e9d7 	.word	0x0800e9d7
 800e950:	0800e9d7 	.word	0x0800e9d7
 800e954:	0800e9d7 	.word	0x0800e9d7
 800e958:	0800e9d7 	.word	0x0800e9d7
 800e95c:	0800e9d7 	.word	0x0800e9d7
 800e960:	0800e9d7 	.word	0x0800e9d7
 800e964:	0800e9d7 	.word	0x0800e9d7
 800e968:	0800e9c9 	.word	0x0800e9c9
 800e96c:	2b40      	cmp	r3, #64	@ 0x40
 800e96e:	d02e      	beq.n	800e9ce <UART_SetConfig+0x8aa>
 800e970:	e031      	b.n	800e9d6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e972:	f7fa f92d 	bl	8008bd0 <HAL_RCC_GetPCLK1Freq>
 800e976:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e978:	e033      	b.n	800e9e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e97a:	f7fa f93f 	bl	8008bfc <HAL_RCC_GetPCLK2Freq>
 800e97e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e980:	e02f      	b.n	800e9e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e982:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e986:	4618      	mov	r0, r3
 800e988:	f7fc f8ee 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e990:	e027      	b.n	800e9e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e992:	f107 0318 	add.w	r3, r7, #24
 800e996:	4618      	mov	r0, r3
 800e998:	f7fc fa3a 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e99c:	69fb      	ldr	r3, [r7, #28]
 800e99e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9a0:	e01f      	b.n	800e9e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e9a2:	4b2d      	ldr	r3, [pc, #180]	@ (800ea58 <UART_SetConfig+0x934>)
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	f003 0320 	and.w	r3, r3, #32
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d009      	beq.n	800e9c2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e9ae:	4b2a      	ldr	r3, [pc, #168]	@ (800ea58 <UART_SetConfig+0x934>)
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	08db      	lsrs	r3, r3, #3
 800e9b4:	f003 0303 	and.w	r3, r3, #3
 800e9b8:	4a24      	ldr	r2, [pc, #144]	@ (800ea4c <UART_SetConfig+0x928>)
 800e9ba:	fa22 f303 	lsr.w	r3, r2, r3
 800e9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e9c0:	e00f      	b.n	800e9e2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e9c2:	4b22      	ldr	r3, [pc, #136]	@ (800ea4c <UART_SetConfig+0x928>)
 800e9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9c6:	e00c      	b.n	800e9e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e9c8:	4b21      	ldr	r3, [pc, #132]	@ (800ea50 <UART_SetConfig+0x92c>)
 800e9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9cc:	e009      	b.n	800e9e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9d4:	e005      	b.n	800e9e2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e9da:	2301      	movs	r3, #1
 800e9dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e9e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e9e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	f000 80e7 	beq.w	800ebb8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9ea:	697b      	ldr	r3, [r7, #20]
 800e9ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9ee:	4a19      	ldr	r2, [pc, #100]	@ (800ea54 <UART_SetConfig+0x930>)
 800e9f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9f4:	461a      	mov	r2, r3
 800e9f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9f8:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9fc:	005a      	lsls	r2, r3, #1
 800e9fe:	697b      	ldr	r3, [r7, #20]
 800ea00:	685b      	ldr	r3, [r3, #4]
 800ea02:	085b      	lsrs	r3, r3, #1
 800ea04:	441a      	add	r2, r3
 800ea06:	697b      	ldr	r3, [r7, #20]
 800ea08:	685b      	ldr	r3, [r3, #4]
 800ea0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ea10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea12:	2b0f      	cmp	r3, #15
 800ea14:	d916      	bls.n	800ea44 <UART_SetConfig+0x920>
 800ea16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ea1c:	d212      	bcs.n	800ea44 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ea1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea20:	b29b      	uxth	r3, r3
 800ea22:	f023 030f 	bic.w	r3, r3, #15
 800ea26:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ea28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea2a:	085b      	lsrs	r3, r3, #1
 800ea2c:	b29b      	uxth	r3, r3
 800ea2e:	f003 0307 	and.w	r3, r3, #7
 800ea32:	b29a      	uxth	r2, r3
 800ea34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ea36:	4313      	orrs	r3, r2
 800ea38:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ea3a:	697b      	ldr	r3, [r7, #20]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ea40:	60da      	str	r2, [r3, #12]
 800ea42:	e0b9      	b.n	800ebb8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ea44:	2301      	movs	r3, #1
 800ea46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ea4a:	e0b5      	b.n	800ebb8 <UART_SetConfig+0xa94>
 800ea4c:	03d09000 	.word	0x03d09000
 800ea50:	003d0900 	.word	0x003d0900
 800ea54:	08013e1c 	.word	0x08013e1c
 800ea58:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ea5c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ea60:	2b20      	cmp	r3, #32
 800ea62:	dc49      	bgt.n	800eaf8 <UART_SetConfig+0x9d4>
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	db7c      	blt.n	800eb62 <UART_SetConfig+0xa3e>
 800ea68:	2b20      	cmp	r3, #32
 800ea6a:	d87a      	bhi.n	800eb62 <UART_SetConfig+0xa3e>
 800ea6c:	a201      	add	r2, pc, #4	@ (adr r2, 800ea74 <UART_SetConfig+0x950>)
 800ea6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea72:	bf00      	nop
 800ea74:	0800eaff 	.word	0x0800eaff
 800ea78:	0800eb07 	.word	0x0800eb07
 800ea7c:	0800eb63 	.word	0x0800eb63
 800ea80:	0800eb63 	.word	0x0800eb63
 800ea84:	0800eb0f 	.word	0x0800eb0f
 800ea88:	0800eb63 	.word	0x0800eb63
 800ea8c:	0800eb63 	.word	0x0800eb63
 800ea90:	0800eb63 	.word	0x0800eb63
 800ea94:	0800eb1f 	.word	0x0800eb1f
 800ea98:	0800eb63 	.word	0x0800eb63
 800ea9c:	0800eb63 	.word	0x0800eb63
 800eaa0:	0800eb63 	.word	0x0800eb63
 800eaa4:	0800eb63 	.word	0x0800eb63
 800eaa8:	0800eb63 	.word	0x0800eb63
 800eaac:	0800eb63 	.word	0x0800eb63
 800eab0:	0800eb63 	.word	0x0800eb63
 800eab4:	0800eb2f 	.word	0x0800eb2f
 800eab8:	0800eb63 	.word	0x0800eb63
 800eabc:	0800eb63 	.word	0x0800eb63
 800eac0:	0800eb63 	.word	0x0800eb63
 800eac4:	0800eb63 	.word	0x0800eb63
 800eac8:	0800eb63 	.word	0x0800eb63
 800eacc:	0800eb63 	.word	0x0800eb63
 800ead0:	0800eb63 	.word	0x0800eb63
 800ead4:	0800eb63 	.word	0x0800eb63
 800ead8:	0800eb63 	.word	0x0800eb63
 800eadc:	0800eb63 	.word	0x0800eb63
 800eae0:	0800eb63 	.word	0x0800eb63
 800eae4:	0800eb63 	.word	0x0800eb63
 800eae8:	0800eb63 	.word	0x0800eb63
 800eaec:	0800eb63 	.word	0x0800eb63
 800eaf0:	0800eb63 	.word	0x0800eb63
 800eaf4:	0800eb55 	.word	0x0800eb55
 800eaf8:	2b40      	cmp	r3, #64	@ 0x40
 800eafa:	d02e      	beq.n	800eb5a <UART_SetConfig+0xa36>
 800eafc:	e031      	b.n	800eb62 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eafe:	f7fa f867 	bl	8008bd0 <HAL_RCC_GetPCLK1Freq>
 800eb02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb04:	e033      	b.n	800eb6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb06:	f7fa f879 	bl	8008bfc <HAL_RCC_GetPCLK2Freq>
 800eb0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb0c:	e02f      	b.n	800eb6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eb12:	4618      	mov	r0, r3
 800eb14:	f7fc f828 	bl	800ab68 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb1c:	e027      	b.n	800eb6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb1e:	f107 0318 	add.w	r3, r7, #24
 800eb22:	4618      	mov	r0, r3
 800eb24:	f7fc f974 	bl	800ae10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eb28:	69fb      	ldr	r3, [r7, #28]
 800eb2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb2c:	e01f      	b.n	800eb6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb2e:	4b2d      	ldr	r3, [pc, #180]	@ (800ebe4 <UART_SetConfig+0xac0>)
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	f003 0320 	and.w	r3, r3, #32
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d009      	beq.n	800eb4e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eb3a:	4b2a      	ldr	r3, [pc, #168]	@ (800ebe4 <UART_SetConfig+0xac0>)
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	08db      	lsrs	r3, r3, #3
 800eb40:	f003 0303 	and.w	r3, r3, #3
 800eb44:	4a28      	ldr	r2, [pc, #160]	@ (800ebe8 <UART_SetConfig+0xac4>)
 800eb46:	fa22 f303 	lsr.w	r3, r2, r3
 800eb4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eb4c:	e00f      	b.n	800eb6e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800eb4e:	4b26      	ldr	r3, [pc, #152]	@ (800ebe8 <UART_SetConfig+0xac4>)
 800eb50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb52:	e00c      	b.n	800eb6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eb54:	4b25      	ldr	r3, [pc, #148]	@ (800ebec <UART_SetConfig+0xac8>)
 800eb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb58:	e009      	b.n	800eb6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eb5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb60:	e005      	b.n	800eb6e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800eb62:	2300      	movs	r3, #0
 800eb64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800eb66:	2301      	movs	r3, #1
 800eb68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800eb6c:	bf00      	nop
    }

    if (pclk != 0U)
 800eb6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d021      	beq.n	800ebb8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb74:	697b      	ldr	r3, [r7, #20]
 800eb76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb78:	4a1d      	ldr	r2, [pc, #116]	@ (800ebf0 <UART_SetConfig+0xacc>)
 800eb7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb7e:	461a      	mov	r2, r3
 800eb80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb82:	fbb3 f2f2 	udiv	r2, r3, r2
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	085b      	lsrs	r3, r3, #1
 800eb8c:	441a      	add	r2, r3
 800eb8e:	697b      	ldr	r3, [r7, #20]
 800eb90:	685b      	ldr	r3, [r3, #4]
 800eb92:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb96:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb9a:	2b0f      	cmp	r3, #15
 800eb9c:	d909      	bls.n	800ebb2 <UART_SetConfig+0xa8e>
 800eb9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eba4:	d205      	bcs.n	800ebb2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800eba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eba8:	b29a      	uxth	r2, r3
 800ebaa:	697b      	ldr	r3, [r7, #20]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	60da      	str	r2, [r3, #12]
 800ebb0:	e002      	b.n	800ebb8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	2201      	movs	r2, #1
 800ebc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ebc8:	697b      	ldr	r3, [r7, #20]
 800ebca:	2200      	movs	r2, #0
 800ebcc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	2200      	movs	r2, #0
 800ebd2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ebd4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800ebd8:	4618      	mov	r0, r3
 800ebda:	3748      	adds	r7, #72	@ 0x48
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ebe2:	bf00      	nop
 800ebe4:	58024400 	.word	0x58024400
 800ebe8:	03d09000 	.word	0x03d09000
 800ebec:	003d0900 	.word	0x003d0900
 800ebf0:	08013e1c 	.word	0x08013e1c

0800ebf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ebf4:	b480      	push	{r7}
 800ebf6:	b083      	sub	sp, #12
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec00:	f003 0308 	and.w	r3, r3, #8
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d00a      	beq.n	800ec1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	685b      	ldr	r3, [r3, #4]
 800ec0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	430a      	orrs	r2, r1
 800ec1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec22:	f003 0301 	and.w	r3, r3, #1
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d00a      	beq.n	800ec40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	430a      	orrs	r2, r1
 800ec3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec44:	f003 0302 	and.w	r3, r3, #2
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d00a      	beq.n	800ec62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	685b      	ldr	r3, [r3, #4]
 800ec52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	430a      	orrs	r2, r1
 800ec60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec66:	f003 0304 	and.w	r3, r3, #4
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d00a      	beq.n	800ec84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	430a      	orrs	r2, r1
 800ec82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec88:	f003 0310 	and.w	r3, r3, #16
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d00a      	beq.n	800eca6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	689b      	ldr	r3, [r3, #8]
 800ec96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	430a      	orrs	r2, r1
 800eca4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecaa:	f003 0320 	and.w	r3, r3, #32
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d00a      	beq.n	800ecc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	689b      	ldr	r3, [r3, #8]
 800ecb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	430a      	orrs	r2, r1
 800ecc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d01a      	beq.n	800ed0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	685b      	ldr	r3, [r3, #4]
 800ecda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	430a      	orrs	r2, r1
 800ece8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ecee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecf2:	d10a      	bne.n	800ed0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	685b      	ldr	r3, [r3, #4]
 800ecfa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	430a      	orrs	r2, r1
 800ed08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d00a      	beq.n	800ed2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	685b      	ldr	r3, [r3, #4]
 800ed1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	430a      	orrs	r2, r1
 800ed2a:	605a      	str	r2, [r3, #4]
  }
}
 800ed2c:	bf00      	nop
 800ed2e:	370c      	adds	r7, #12
 800ed30:	46bd      	mov	sp, r7
 800ed32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed36:	4770      	bx	lr

0800ed38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b098      	sub	sp, #96	@ 0x60
 800ed3c:	af02      	add	r7, sp, #8
 800ed3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2200      	movs	r2, #0
 800ed44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ed48:	f7f5 fa42 	bl	80041d0 <HAL_GetTick>
 800ed4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	f003 0308 	and.w	r3, r3, #8
 800ed58:	2b08      	cmp	r3, #8
 800ed5a:	d12f      	bne.n	800edbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ed60:	9300      	str	r3, [sp, #0]
 800ed62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed64:	2200      	movs	r2, #0
 800ed66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ed6a:	6878      	ldr	r0, [r7, #4]
 800ed6c:	f000 f88e 	bl	800ee8c <UART_WaitOnFlagUntilTimeout>
 800ed70:	4603      	mov	r3, r0
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d022      	beq.n	800edbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed7e:	e853 3f00 	ldrex	r3, [r3]
 800ed82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ed84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ed8a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	461a      	mov	r2, r3
 800ed92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed94:	647b      	str	r3, [r7, #68]	@ 0x44
 800ed96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ed9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed9c:	e841 2300 	strex	r3, r2, [r1]
 800eda0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eda2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d1e6      	bne.n	800ed76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	2220      	movs	r2, #32
 800edac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	2200      	movs	r2, #0
 800edb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edb8:	2303      	movs	r3, #3
 800edba:	e063      	b.n	800ee84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	f003 0304 	and.w	r3, r3, #4
 800edc6:	2b04      	cmp	r3, #4
 800edc8:	d149      	bne.n	800ee5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800edca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800edce:	9300      	str	r3, [sp, #0]
 800edd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edd2:	2200      	movs	r2, #0
 800edd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800edd8:	6878      	ldr	r0, [r7, #4]
 800edda:	f000 f857 	bl	800ee8c <UART_WaitOnFlagUntilTimeout>
 800edde:	4603      	mov	r3, r0
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d03c      	beq.n	800ee5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edec:	e853 3f00 	ldrex	r3, [r3]
 800edf0:	623b      	str	r3, [r7, #32]
   return(result);
 800edf2:	6a3b      	ldr	r3, [r7, #32]
 800edf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800edf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	461a      	mov	r2, r3
 800ee00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee02:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee0a:	e841 2300 	strex	r3, r2, [r1]
 800ee0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ee10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d1e6      	bne.n	800ede4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	3308      	adds	r3, #8
 800ee1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee1e:	693b      	ldr	r3, [r7, #16]
 800ee20:	e853 3f00 	ldrex	r3, [r3]
 800ee24:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	f023 0301 	bic.w	r3, r3, #1
 800ee2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	3308      	adds	r3, #8
 800ee34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ee36:	61fa      	str	r2, [r7, #28]
 800ee38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee3a:	69b9      	ldr	r1, [r7, #24]
 800ee3c:	69fa      	ldr	r2, [r7, #28]
 800ee3e:	e841 2300 	strex	r3, r2, [r1]
 800ee42:	617b      	str	r3, [r7, #20]
   return(result);
 800ee44:	697b      	ldr	r3, [r7, #20]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d1e5      	bne.n	800ee16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	2220      	movs	r2, #32
 800ee4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2200      	movs	r2, #0
 800ee56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee5a:	2303      	movs	r3, #3
 800ee5c:	e012      	b.n	800ee84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2220      	movs	r2, #32
 800ee62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2220      	movs	r2, #32
 800ee6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2200      	movs	r2, #0
 800ee72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2200      	movs	r2, #0
 800ee78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ee82:	2300      	movs	r3, #0
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	3758      	adds	r7, #88	@ 0x58
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd80      	pop	{r7, pc}

0800ee8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b084      	sub	sp, #16
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	60f8      	str	r0, [r7, #12]
 800ee94:	60b9      	str	r1, [r7, #8]
 800ee96:	603b      	str	r3, [r7, #0]
 800ee98:	4613      	mov	r3, r2
 800ee9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ee9c:	e04f      	b.n	800ef3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ee9e:	69bb      	ldr	r3, [r7, #24]
 800eea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eea4:	d04b      	beq.n	800ef3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eea6:	f7f5 f993 	bl	80041d0 <HAL_GetTick>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	1ad3      	subs	r3, r2, r3
 800eeb0:	69ba      	ldr	r2, [r7, #24]
 800eeb2:	429a      	cmp	r2, r3
 800eeb4:	d302      	bcc.n	800eebc <UART_WaitOnFlagUntilTimeout+0x30>
 800eeb6:	69bb      	ldr	r3, [r7, #24]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d101      	bne.n	800eec0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800eebc:	2303      	movs	r3, #3
 800eebe:	e04e      	b.n	800ef5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	f003 0304 	and.w	r3, r3, #4
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d037      	beq.n	800ef3e <UART_WaitOnFlagUntilTimeout+0xb2>
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	2b80      	cmp	r3, #128	@ 0x80
 800eed2:	d034      	beq.n	800ef3e <UART_WaitOnFlagUntilTimeout+0xb2>
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	2b40      	cmp	r3, #64	@ 0x40
 800eed8:	d031      	beq.n	800ef3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	69db      	ldr	r3, [r3, #28]
 800eee0:	f003 0308 	and.w	r3, r3, #8
 800eee4:	2b08      	cmp	r3, #8
 800eee6:	d110      	bne.n	800ef0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	2208      	movs	r2, #8
 800eeee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800eef0:	68f8      	ldr	r0, [r7, #12]
 800eef2:	f000 f95b 	bl	800f1ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2208      	movs	r2, #8
 800eefa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	2200      	movs	r2, #0
 800ef02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ef06:	2301      	movs	r3, #1
 800ef08:	e029      	b.n	800ef5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	69db      	ldr	r3, [r3, #28]
 800ef10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ef14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ef18:	d111      	bne.n	800ef3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ef22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef24:	68f8      	ldr	r0, [r7, #12]
 800ef26:	f000 f941 	bl	800f1ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	2220      	movs	r2, #32
 800ef2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	2200      	movs	r2, #0
 800ef36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ef3a:	2303      	movs	r3, #3
 800ef3c:	e00f      	b.n	800ef5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	69da      	ldr	r2, [r3, #28]
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	4013      	ands	r3, r2
 800ef48:	68ba      	ldr	r2, [r7, #8]
 800ef4a:	429a      	cmp	r2, r3
 800ef4c:	bf0c      	ite	eq
 800ef4e:	2301      	moveq	r3, #1
 800ef50:	2300      	movne	r3, #0
 800ef52:	b2db      	uxtb	r3, r3
 800ef54:	461a      	mov	r2, r3
 800ef56:	79fb      	ldrb	r3, [r7, #7]
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	d0a0      	beq.n	800ee9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ef5c:	2300      	movs	r3, #0
}
 800ef5e:	4618      	mov	r0, r3
 800ef60:	3710      	adds	r7, #16
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}
	...

0800ef68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ef68:	b480      	push	{r7}
 800ef6a:	b0a3      	sub	sp, #140	@ 0x8c
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	60f8      	str	r0, [r7, #12]
 800ef70:	60b9      	str	r1, [r7, #8]
 800ef72:	4613      	mov	r3, r2
 800ef74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	68ba      	ldr	r2, [r7, #8]
 800ef7a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	88fa      	ldrh	r2, [r7, #6]
 800ef80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	88fa      	ldrh	r2, [r7, #6]
 800ef88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	689b      	ldr	r3, [r3, #8]
 800ef96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ef9a:	d10e      	bne.n	800efba <UART_Start_Receive_IT+0x52>
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	691b      	ldr	r3, [r3, #16]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d105      	bne.n	800efb0 <UART_Start_Receive_IT+0x48>
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800efaa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800efae:	e02d      	b.n	800f00c <UART_Start_Receive_IT+0xa4>
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	22ff      	movs	r2, #255	@ 0xff
 800efb4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800efb8:	e028      	b.n	800f00c <UART_Start_Receive_IT+0xa4>
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	689b      	ldr	r3, [r3, #8]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d10d      	bne.n	800efde <UART_Start_Receive_IT+0x76>
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	691b      	ldr	r3, [r3, #16]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d104      	bne.n	800efd4 <UART_Start_Receive_IT+0x6c>
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	22ff      	movs	r2, #255	@ 0xff
 800efce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800efd2:	e01b      	b.n	800f00c <UART_Start_Receive_IT+0xa4>
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	227f      	movs	r2, #127	@ 0x7f
 800efd8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800efdc:	e016      	b.n	800f00c <UART_Start_Receive_IT+0xa4>
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	689b      	ldr	r3, [r3, #8]
 800efe2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800efe6:	d10d      	bne.n	800f004 <UART_Start_Receive_IT+0x9c>
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	691b      	ldr	r3, [r3, #16]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d104      	bne.n	800effa <UART_Start_Receive_IT+0x92>
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	227f      	movs	r2, #127	@ 0x7f
 800eff4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eff8:	e008      	b.n	800f00c <UART_Start_Receive_IT+0xa4>
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	223f      	movs	r2, #63	@ 0x3f
 800effe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f002:	e003      	b.n	800f00c <UART_Start_Receive_IT+0xa4>
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	2200      	movs	r2, #0
 800f008:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	2200      	movs	r2, #0
 800f010:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	2222      	movs	r2, #34	@ 0x22
 800f018:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	3308      	adds	r3, #8
 800f022:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f024:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f026:	e853 3f00 	ldrex	r3, [r3]
 800f02a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f02c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f02e:	f043 0301 	orr.w	r3, r3, #1
 800f032:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	3308      	adds	r3, #8
 800f03c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f040:	673a      	str	r2, [r7, #112]	@ 0x70
 800f042:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f044:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800f046:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f048:	e841 2300 	strex	r3, r2, [r1]
 800f04c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800f04e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f050:	2b00      	cmp	r3, #0
 800f052:	d1e3      	bne.n	800f01c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f05c:	d14f      	bne.n	800f0fe <UART_Start_Receive_IT+0x196>
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f064:	88fa      	ldrh	r2, [r7, #6]
 800f066:	429a      	cmp	r2, r3
 800f068:	d349      	bcc.n	800f0fe <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	689b      	ldr	r3, [r3, #8]
 800f06e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f072:	d107      	bne.n	800f084 <UART_Start_Receive_IT+0x11c>
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	691b      	ldr	r3, [r3, #16]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d103      	bne.n	800f084 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	4a47      	ldr	r2, [pc, #284]	@ (800f19c <UART_Start_Receive_IT+0x234>)
 800f080:	675a      	str	r2, [r3, #116]	@ 0x74
 800f082:	e002      	b.n	800f08a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	4a46      	ldr	r2, [pc, #280]	@ (800f1a0 <UART_Start_Receive_IT+0x238>)
 800f088:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	691b      	ldr	r3, [r3, #16]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d01a      	beq.n	800f0c8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f098:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f09a:	e853 3f00 	ldrex	r3, [r3]
 800f09e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f0a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f0a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	461a      	mov	r2, r3
 800f0b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f0b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f0b6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0b8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f0ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f0bc:	e841 2300 	strex	r3, r2, [r1]
 800f0c0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800f0c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d1e4      	bne.n	800f092 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	3308      	adds	r3, #8
 800f0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0d2:	e853 3f00 	ldrex	r3, [r3]
 800f0d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f0de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	3308      	adds	r3, #8
 800f0e6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f0e8:	64ba      	str	r2, [r7, #72]	@ 0x48
 800f0ea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0ec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f0ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f0f0:	e841 2300 	strex	r3, r2, [r1]
 800f0f4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f0f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d1e5      	bne.n	800f0c8 <UART_Start_Receive_IT+0x160>
 800f0fc:	e046      	b.n	800f18c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	689b      	ldr	r3, [r3, #8]
 800f102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f106:	d107      	bne.n	800f118 <UART_Start_Receive_IT+0x1b0>
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	691b      	ldr	r3, [r3, #16]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d103      	bne.n	800f118 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	4a24      	ldr	r2, [pc, #144]	@ (800f1a4 <UART_Start_Receive_IT+0x23c>)
 800f114:	675a      	str	r2, [r3, #116]	@ 0x74
 800f116:	e002      	b.n	800f11e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	4a23      	ldr	r2, [pc, #140]	@ (800f1a8 <UART_Start_Receive_IT+0x240>)
 800f11c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	691b      	ldr	r3, [r3, #16]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d019      	beq.n	800f15a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f12e:	e853 3f00 	ldrex	r3, [r3]
 800f132:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f136:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800f13a:	677b      	str	r3, [r7, #116]	@ 0x74
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	461a      	mov	r2, r3
 800f142:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f144:	637b      	str	r3, [r7, #52]	@ 0x34
 800f146:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f148:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f14a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f14c:	e841 2300 	strex	r3, r2, [r1]
 800f150:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f154:	2b00      	cmp	r3, #0
 800f156:	d1e6      	bne.n	800f126 <UART_Start_Receive_IT+0x1be>
 800f158:	e018      	b.n	800f18c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f160:	697b      	ldr	r3, [r7, #20]
 800f162:	e853 3f00 	ldrex	r3, [r3]
 800f166:	613b      	str	r3, [r7, #16]
   return(result);
 800f168:	693b      	ldr	r3, [r7, #16]
 800f16a:	f043 0320 	orr.w	r3, r3, #32
 800f16e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	461a      	mov	r2, r3
 800f176:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f178:	623b      	str	r3, [r7, #32]
 800f17a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f17c:	69f9      	ldr	r1, [r7, #28]
 800f17e:	6a3a      	ldr	r2, [r7, #32]
 800f180:	e841 2300 	strex	r3, r2, [r1]
 800f184:	61bb      	str	r3, [r7, #24]
   return(result);
 800f186:	69bb      	ldr	r3, [r7, #24]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d1e6      	bne.n	800f15a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800f18c:	2300      	movs	r3, #0
}
 800f18e:	4618      	mov	r0, r3
 800f190:	378c      	adds	r7, #140	@ 0x8c
 800f192:	46bd      	mov	sp, r7
 800f194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f198:	4770      	bx	lr
 800f19a:	bf00      	nop
 800f19c:	0800fd0d 	.word	0x0800fd0d
 800f1a0:	0800f9a9 	.word	0x0800f9a9
 800f1a4:	0800f7f1 	.word	0x0800f7f1
 800f1a8:	0800f639 	.word	0x0800f639

0800f1ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b095      	sub	sp, #84	@ 0x54
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1bc:	e853 3f00 	ldrex	r3, [r3]
 800f1c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f1c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f1d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f1da:	e841 2300 	strex	r3, r2, [r1]
 800f1de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d1e6      	bne.n	800f1b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	3308      	adds	r3, #8
 800f1ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1ee:	6a3b      	ldr	r3, [r7, #32]
 800f1f0:	e853 3f00 	ldrex	r3, [r3]
 800f1f4:	61fb      	str	r3, [r7, #28]
   return(result);
 800f1f6:	69fa      	ldr	r2, [r7, #28]
 800f1f8:	4b1e      	ldr	r3, [pc, #120]	@ (800f274 <UART_EndRxTransfer+0xc8>)
 800f1fa:	4013      	ands	r3, r2
 800f1fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	3308      	adds	r3, #8
 800f204:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f206:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f208:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f20a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f20c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f20e:	e841 2300 	strex	r3, r2, [r1]
 800f212:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f216:	2b00      	cmp	r3, #0
 800f218:	d1e5      	bne.n	800f1e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f21e:	2b01      	cmp	r3, #1
 800f220:	d118      	bne.n	800f254 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	e853 3f00 	ldrex	r3, [r3]
 800f22e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f230:	68bb      	ldr	r3, [r7, #8]
 800f232:	f023 0310 	bic.w	r3, r3, #16
 800f236:	647b      	str	r3, [r7, #68]	@ 0x44
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	461a      	mov	r2, r3
 800f23e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f240:	61bb      	str	r3, [r7, #24]
 800f242:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f244:	6979      	ldr	r1, [r7, #20]
 800f246:	69ba      	ldr	r2, [r7, #24]
 800f248:	e841 2300 	strex	r3, r2, [r1]
 800f24c:	613b      	str	r3, [r7, #16]
   return(result);
 800f24e:	693b      	ldr	r3, [r7, #16]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d1e6      	bne.n	800f222 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	2220      	movs	r2, #32
 800f258:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2200      	movs	r2, #0
 800f260:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2200      	movs	r2, #0
 800f266:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f268:	bf00      	nop
 800f26a:	3754      	adds	r7, #84	@ 0x54
 800f26c:	46bd      	mov	sp, r7
 800f26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f272:	4770      	bx	lr
 800f274:	effffffe 	.word	0xeffffffe

0800f278 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b084      	sub	sp, #16
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f284:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	2200      	movs	r2, #0
 800f28a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f28e:	68f8      	ldr	r0, [r7, #12]
 800f290:	f7fe ff32 	bl	800e0f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f294:	bf00      	nop
 800f296:	3710      	adds	r7, #16
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}

0800f29c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f29c:	b480      	push	{r7}
 800f29e:	b08f      	sub	sp, #60	@ 0x3c
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2aa:	2b21      	cmp	r3, #33	@ 0x21
 800f2ac:	d14c      	bne.n	800f348 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f2b4:	b29b      	uxth	r3, r3
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d132      	bne.n	800f320 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2c0:	6a3b      	ldr	r3, [r7, #32]
 800f2c2:	e853 3f00 	ldrex	r3, [r3]
 800f2c6:	61fb      	str	r3, [r7, #28]
   return(result);
 800f2c8:	69fb      	ldr	r3, [r7, #28]
 800f2ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f2ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f2da:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f2de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f2e0:	e841 2300 	strex	r3, r2, [r1]
 800f2e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d1e6      	bne.n	800f2ba <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	e853 3f00 	ldrex	r3, [r3]
 800f2f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800f2fa:	68bb      	ldr	r3, [r7, #8]
 800f2fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f300:	633b      	str	r3, [r7, #48]	@ 0x30
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	461a      	mov	r2, r3
 800f308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f30a:	61bb      	str	r3, [r7, #24]
 800f30c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f30e:	6979      	ldr	r1, [r7, #20]
 800f310:	69ba      	ldr	r2, [r7, #24]
 800f312:	e841 2300 	strex	r3, r2, [r1]
 800f316:	613b      	str	r3, [r7, #16]
   return(result);
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d1e6      	bne.n	800f2ec <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f31e:	e013      	b.n	800f348 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f324:	781a      	ldrb	r2, [r3, #0]
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f330:	1c5a      	adds	r2, r3, #1
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f33c:	b29b      	uxth	r3, r3
 800f33e:	3b01      	subs	r3, #1
 800f340:	b29a      	uxth	r2, r3
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f348:	bf00      	nop
 800f34a:	373c      	adds	r7, #60	@ 0x3c
 800f34c:	46bd      	mov	sp, r7
 800f34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f352:	4770      	bx	lr

0800f354 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f354:	b480      	push	{r7}
 800f356:	b091      	sub	sp, #68	@ 0x44
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f362:	2b21      	cmp	r3, #33	@ 0x21
 800f364:	d151      	bne.n	800f40a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f36c:	b29b      	uxth	r3, r3
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d132      	bne.n	800f3d8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f37a:	e853 3f00 	ldrex	r3, [r3]
 800f37e:	623b      	str	r3, [r7, #32]
   return(result);
 800f380:	6a3b      	ldr	r3, [r7, #32]
 800f382:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f386:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	461a      	mov	r2, r3
 800f38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f390:	633b      	str	r3, [r7, #48]	@ 0x30
 800f392:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f394:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f398:	e841 2300 	strex	r3, r2, [r1]
 800f39c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d1e6      	bne.n	800f372 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3aa:	693b      	ldr	r3, [r7, #16]
 800f3ac:	e853 3f00 	ldrex	r3, [r3]
 800f3b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	461a      	mov	r2, r3
 800f3c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3c2:	61fb      	str	r3, [r7, #28]
 800f3c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3c6:	69b9      	ldr	r1, [r7, #24]
 800f3c8:	69fa      	ldr	r2, [r7, #28]
 800f3ca:	e841 2300 	strex	r3, r2, [r1]
 800f3ce:	617b      	str	r3, [r7, #20]
   return(result);
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d1e6      	bne.n	800f3a4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f3d6:	e018      	b.n	800f40a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f3de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3e0:	881b      	ldrh	r3, [r3, #0]
 800f3e2:	461a      	mov	r2, r3
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f3ec:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3f2:	1c9a      	adds	r2, r3, #2
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	3b01      	subs	r3, #1
 800f402:	b29a      	uxth	r2, r3
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f40a:	bf00      	nop
 800f40c:	3744      	adds	r7, #68	@ 0x44
 800f40e:	46bd      	mov	sp, r7
 800f410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f414:	4770      	bx	lr

0800f416 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f416:	b480      	push	{r7}
 800f418:	b091      	sub	sp, #68	@ 0x44
 800f41a:	af00      	add	r7, sp, #0
 800f41c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f424:	2b21      	cmp	r3, #33	@ 0x21
 800f426:	d160      	bne.n	800f4ea <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f42e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f430:	e057      	b.n	800f4e2 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f438:	b29b      	uxth	r3, r3
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d133      	bne.n	800f4a6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	3308      	adds	r3, #8
 800f444:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f448:	e853 3f00 	ldrex	r3, [r3]
 800f44c:	623b      	str	r3, [r7, #32]
   return(result);
 800f44e:	6a3b      	ldr	r3, [r7, #32]
 800f450:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f454:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	3308      	adds	r3, #8
 800f45c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f45e:	633a      	str	r2, [r7, #48]	@ 0x30
 800f460:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f462:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f466:	e841 2300 	strex	r3, r2, [r1]
 800f46a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d1e5      	bne.n	800f43e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f478:	693b      	ldr	r3, [r7, #16]
 800f47a:	e853 3f00 	ldrex	r3, [r3]
 800f47e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f486:	637b      	str	r3, [r7, #52]	@ 0x34
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	461a      	mov	r2, r3
 800f48e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f490:	61fb      	str	r3, [r7, #28]
 800f492:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f494:	69b9      	ldr	r1, [r7, #24]
 800f496:	69fa      	ldr	r2, [r7, #28]
 800f498:	e841 2300 	strex	r3, r2, [r1]
 800f49c:	617b      	str	r3, [r7, #20]
   return(result);
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d1e6      	bne.n	800f472 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f4a4:	e021      	b.n	800f4ea <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	69db      	ldr	r3, [r3, #28]
 800f4ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d013      	beq.n	800f4dc <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4b8:	781a      	ldrb	r2, [r3, #0]
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4c4:	1c5a      	adds	r2, r3, #1
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f4d0:	b29b      	uxth	r3, r3
 800f4d2:	3b01      	subs	r3, #1
 800f4d4:	b29a      	uxth	r2, r3
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f4dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f4de:	3b01      	subs	r3, #1
 800f4e0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f4e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d1a4      	bne.n	800f432 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f4e8:	e7ff      	b.n	800f4ea <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f4ea:	bf00      	nop
 800f4ec:	3744      	adds	r7, #68	@ 0x44
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f4:	4770      	bx	lr

0800f4f6 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f4f6:	b480      	push	{r7}
 800f4f8:	b091      	sub	sp, #68	@ 0x44
 800f4fa:	af00      	add	r7, sp, #0
 800f4fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f504:	2b21      	cmp	r3, #33	@ 0x21
 800f506:	d165      	bne.n	800f5d4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f50e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f510:	e05c      	b.n	800f5cc <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f518:	b29b      	uxth	r3, r3
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d133      	bne.n	800f586 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	3308      	adds	r3, #8
 800f524:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f526:	6a3b      	ldr	r3, [r7, #32]
 800f528:	e853 3f00 	ldrex	r3, [r3]
 800f52c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f52e:	69fb      	ldr	r3, [r7, #28]
 800f530:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f534:	637b      	str	r3, [r7, #52]	@ 0x34
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	3308      	adds	r3, #8
 800f53c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f53e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f540:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f544:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f546:	e841 2300 	strex	r3, r2, [r1]
 800f54a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d1e5      	bne.n	800f51e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	e853 3f00 	ldrex	r3, [r3]
 800f55e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f560:	68bb      	ldr	r3, [r7, #8]
 800f562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f566:	633b      	str	r3, [r7, #48]	@ 0x30
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	461a      	mov	r2, r3
 800f56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f570:	61bb      	str	r3, [r7, #24]
 800f572:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f574:	6979      	ldr	r1, [r7, #20]
 800f576:	69ba      	ldr	r2, [r7, #24]
 800f578:	e841 2300 	strex	r3, r2, [r1]
 800f57c:	613b      	str	r3, [r7, #16]
   return(result);
 800f57e:	693b      	ldr	r3, [r7, #16]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d1e6      	bne.n	800f552 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f584:	e026      	b.n	800f5d4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	69db      	ldr	r3, [r3, #28]
 800f58c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f590:	2b00      	cmp	r3, #0
 800f592:	d018      	beq.n	800f5c6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f598:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59c:	881b      	ldrh	r3, [r3, #0]
 800f59e:	461a      	mov	r2, r3
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f5a8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5ae:	1c9a      	adds	r2, r3, #2
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f5ba:	b29b      	uxth	r3, r3
 800f5bc:	3b01      	subs	r3, #1
 800f5be:	b29a      	uxth	r2, r3
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f5c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f5c8:	3b01      	subs	r3, #1
 800f5ca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f5cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d19f      	bne.n	800f512 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f5d2:	e7ff      	b.n	800f5d4 <UART_TxISR_16BIT_FIFOEN+0xde>
 800f5d4:	bf00      	nop
 800f5d6:	3744      	adds	r7, #68	@ 0x44
 800f5d8:	46bd      	mov	sp, r7
 800f5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5de:	4770      	bx	lr

0800f5e0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b088      	sub	sp, #32
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	e853 3f00 	ldrex	r3, [r3]
 800f5f4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f5f6:	68bb      	ldr	r3, [r7, #8]
 800f5f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f5fc:	61fb      	str	r3, [r7, #28]
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	461a      	mov	r2, r3
 800f604:	69fb      	ldr	r3, [r7, #28]
 800f606:	61bb      	str	r3, [r7, #24]
 800f608:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f60a:	6979      	ldr	r1, [r7, #20]
 800f60c:	69ba      	ldr	r2, [r7, #24]
 800f60e:	e841 2300 	strex	r3, r2, [r1]
 800f612:	613b      	str	r3, [r7, #16]
   return(result);
 800f614:	693b      	ldr	r3, [r7, #16]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d1e6      	bne.n	800f5e8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	2220      	movs	r2, #32
 800f61e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2200      	movs	r2, #0
 800f626:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f7f3 fffd 	bl	8003628 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f62e:	bf00      	nop
 800f630:	3720      	adds	r7, #32
 800f632:	46bd      	mov	sp, r7
 800f634:	bd80      	pop	{r7, pc}
	...

0800f638 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b09c      	sub	sp, #112	@ 0x70
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f646:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f650:	2b22      	cmp	r3, #34	@ 0x22
 800f652:	f040 80be 	bne.w	800f7d2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f65c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f660:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800f664:	b2d9      	uxtb	r1, r3
 800f666:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f66a:	b2da      	uxtb	r2, r3
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f670:	400a      	ands	r2, r1
 800f672:	b2d2      	uxtb	r2, r2
 800f674:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f67a:	1c5a      	adds	r2, r3, #1
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f686:	b29b      	uxth	r3, r3
 800f688:	3b01      	subs	r3, #1
 800f68a:	b29a      	uxth	r2, r3
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f698:	b29b      	uxth	r3, r3
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	f040 80a1 	bne.w	800f7e2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6a8:	e853 3f00 	ldrex	r3, [r3]
 800f6ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f6ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f6b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	461a      	mov	r2, r3
 800f6bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f6be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f6c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f6c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f6c6:	e841 2300 	strex	r3, r2, [r1]
 800f6ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f6cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d1e6      	bne.n	800f6a0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	3308      	adds	r3, #8
 800f6d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6dc:	e853 3f00 	ldrex	r3, [r3]
 800f6e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f6e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6e4:	f023 0301 	bic.w	r3, r3, #1
 800f6e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	3308      	adds	r3, #8
 800f6f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f6f2:	647a      	str	r2, [r7, #68]	@ 0x44
 800f6f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f6f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f6fa:	e841 2300 	strex	r3, r2, [r1]
 800f6fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f702:	2b00      	cmp	r3, #0
 800f704:	d1e5      	bne.n	800f6d2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2220      	movs	r2, #32
 800f70a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	2200      	movs	r2, #0
 800f712:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2200      	movs	r2, #0
 800f718:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	4a33      	ldr	r2, [pc, #204]	@ (800f7ec <UART_RxISR_8BIT+0x1b4>)
 800f720:	4293      	cmp	r3, r2
 800f722:	d01f      	beq.n	800f764 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	685b      	ldr	r3, [r3, #4]
 800f72a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d018      	beq.n	800f764 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73a:	e853 3f00 	ldrex	r3, [r3]
 800f73e:	623b      	str	r3, [r7, #32]
   return(result);
 800f740:	6a3b      	ldr	r3, [r7, #32]
 800f742:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f746:	663b      	str	r3, [r7, #96]	@ 0x60
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	461a      	mov	r2, r3
 800f74e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f750:	633b      	str	r3, [r7, #48]	@ 0x30
 800f752:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f754:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f758:	e841 2300 	strex	r3, r2, [r1]
 800f75c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f75e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f760:	2b00      	cmp	r3, #0
 800f762:	d1e6      	bne.n	800f732 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f768:	2b01      	cmp	r3, #1
 800f76a:	d12e      	bne.n	800f7ca <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2200      	movs	r2, #0
 800f770:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	e853 3f00 	ldrex	r3, [r3]
 800f77e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	f023 0310 	bic.w	r3, r3, #16
 800f786:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	461a      	mov	r2, r3
 800f78e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f790:	61fb      	str	r3, [r7, #28]
 800f792:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f794:	69b9      	ldr	r1, [r7, #24]
 800f796:	69fa      	ldr	r2, [r7, #28]
 800f798:	e841 2300 	strex	r3, r2, [r1]
 800f79c:	617b      	str	r3, [r7, #20]
   return(result);
 800f79e:	697b      	ldr	r3, [r7, #20]
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d1e6      	bne.n	800f772 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	69db      	ldr	r3, [r3, #28]
 800f7aa:	f003 0310 	and.w	r3, r3, #16
 800f7ae:	2b10      	cmp	r3, #16
 800f7b0:	d103      	bne.n	800f7ba <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	2210      	movs	r2, #16
 800f7b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f7c0:	4619      	mov	r1, r3
 800f7c2:	6878      	ldr	r0, [r7, #4]
 800f7c4:	f7fe fca2 	bl	800e10c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f7c8:	e00b      	b.n	800f7e2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	f7f3 ff1a 	bl	8003604 <HAL_UART_RxCpltCallback>
}
 800f7d0:	e007      	b.n	800f7e2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	699a      	ldr	r2, [r3, #24]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	f042 0208 	orr.w	r2, r2, #8
 800f7e0:	619a      	str	r2, [r3, #24]
}
 800f7e2:	bf00      	nop
 800f7e4:	3770      	adds	r7, #112	@ 0x70
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}
 800f7ea:	bf00      	nop
 800f7ec:	58000c00 	.word	0x58000c00

0800f7f0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f7f0:	b580      	push	{r7, lr}
 800f7f2:	b09c      	sub	sp, #112	@ 0x70
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f7fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f808:	2b22      	cmp	r3, #34	@ 0x22
 800f80a:	f040 80be 	bne.w	800f98a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f814:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f81c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800f81e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800f822:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f826:	4013      	ands	r3, r2
 800f828:	b29a      	uxth	r2, r3
 800f82a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f82c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f832:	1c9a      	adds	r2, r3, #2
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f83e:	b29b      	uxth	r3, r3
 800f840:	3b01      	subs	r3, #1
 800f842:	b29a      	uxth	r2, r3
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f850:	b29b      	uxth	r3, r3
 800f852:	2b00      	cmp	r3, #0
 800f854:	f040 80a1 	bne.w	800f99a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f85e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f860:	e853 3f00 	ldrex	r3, [r3]
 800f864:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f866:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f86c:	667b      	str	r3, [r7, #100]	@ 0x64
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	461a      	mov	r2, r3
 800f874:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f876:	657b      	str	r3, [r7, #84]	@ 0x54
 800f878:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f87a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f87c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f87e:	e841 2300 	strex	r3, r2, [r1]
 800f882:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f886:	2b00      	cmp	r3, #0
 800f888:	d1e6      	bne.n	800f858 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	3308      	adds	r3, #8
 800f890:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f894:	e853 3f00 	ldrex	r3, [r3]
 800f898:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f89c:	f023 0301 	bic.w	r3, r3, #1
 800f8a0:	663b      	str	r3, [r7, #96]	@ 0x60
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	3308      	adds	r3, #8
 800f8a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f8aa:	643a      	str	r2, [r7, #64]	@ 0x40
 800f8ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f8b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f8b2:	e841 2300 	strex	r3, r2, [r1]
 800f8b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d1e5      	bne.n	800f88a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	2220      	movs	r2, #32
 800f8c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a33      	ldr	r2, [pc, #204]	@ (800f9a4 <UART_RxISR_16BIT+0x1b4>)
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d01f      	beq.n	800f91c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	685b      	ldr	r3, [r3, #4]
 800f8e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d018      	beq.n	800f91c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8f0:	6a3b      	ldr	r3, [r7, #32]
 800f8f2:	e853 3f00 	ldrex	r3, [r3]
 800f8f6:	61fb      	str	r3, [r7, #28]
   return(result);
 800f8f8:	69fb      	ldr	r3, [r7, #28]
 800f8fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f8fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	461a      	mov	r2, r3
 800f906:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f90a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f90c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f90e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f910:	e841 2300 	strex	r3, r2, [r1]
 800f914:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d1e6      	bne.n	800f8ea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f920:	2b01      	cmp	r3, #1
 800f922:	d12e      	bne.n	800f982 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2200      	movs	r2, #0
 800f928:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	e853 3f00 	ldrex	r3, [r3]
 800f936:	60bb      	str	r3, [r7, #8]
   return(result);
 800f938:	68bb      	ldr	r3, [r7, #8]
 800f93a:	f023 0310 	bic.w	r3, r3, #16
 800f93e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	461a      	mov	r2, r3
 800f946:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f948:	61bb      	str	r3, [r7, #24]
 800f94a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94c:	6979      	ldr	r1, [r7, #20]
 800f94e:	69ba      	ldr	r2, [r7, #24]
 800f950:	e841 2300 	strex	r3, r2, [r1]
 800f954:	613b      	str	r3, [r7, #16]
   return(result);
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d1e6      	bne.n	800f92a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	69db      	ldr	r3, [r3, #28]
 800f962:	f003 0310 	and.w	r3, r3, #16
 800f966:	2b10      	cmp	r3, #16
 800f968:	d103      	bne.n	800f972 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	2210      	movs	r2, #16
 800f970:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f978:	4619      	mov	r1, r3
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f7fe fbc6 	bl	800e10c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f980:	e00b      	b.n	800f99a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f982:	6878      	ldr	r0, [r7, #4]
 800f984:	f7f3 fe3e 	bl	8003604 <HAL_UART_RxCpltCallback>
}
 800f988:	e007      	b.n	800f99a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	699a      	ldr	r2, [r3, #24]
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f042 0208 	orr.w	r2, r2, #8
 800f998:	619a      	str	r2, [r3, #24]
}
 800f99a:	bf00      	nop
 800f99c:	3770      	adds	r7, #112	@ 0x70
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	bd80      	pop	{r7, pc}
 800f9a2:	bf00      	nop
 800f9a4:	58000c00 	.word	0x58000c00

0800f9a8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b0ac      	sub	sp, #176	@ 0xb0
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f9b6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	69db      	ldr	r3, [r3, #28]
 800f9c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	689b      	ldr	r3, [r3, #8]
 800f9d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f9de:	2b22      	cmp	r3, #34	@ 0x22
 800f9e0:	f040 8181 	bne.w	800fce6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f9ea:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f9ee:	e124      	b.n	800fc3a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9f6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f9fa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800f9fe:	b2d9      	uxtb	r1, r3
 800fa00:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800fa04:	b2da      	uxtb	r2, r3
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa0a:	400a      	ands	r2, r1
 800fa0c:	b2d2      	uxtb	r2, r2
 800fa0e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa14:	1c5a      	adds	r2, r3, #1
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fa20:	b29b      	uxth	r3, r3
 800fa22:	3b01      	subs	r3, #1
 800fa24:	b29a      	uxth	r2, r3
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	69db      	ldr	r3, [r3, #28]
 800fa32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fa36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa3a:	f003 0307 	and.w	r3, r3, #7
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d053      	beq.n	800faea <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fa42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa46:	f003 0301 	and.w	r3, r3, #1
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d011      	beq.n	800fa72 <UART_RxISR_8BIT_FIFOEN+0xca>
 800fa4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fa52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d00b      	beq.n	800fa72 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	2201      	movs	r2, #1
 800fa60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa68:	f043 0201 	orr.w	r2, r3, #1
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fa72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa76:	f003 0302 	and.w	r3, r3, #2
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d011      	beq.n	800faa2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800fa7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa82:	f003 0301 	and.w	r3, r3, #1
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d00b      	beq.n	800faa2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	2202      	movs	r2, #2
 800fa90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa98:	f043 0204 	orr.w	r2, r3, #4
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800faa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800faa6:	f003 0304 	and.w	r3, r3, #4
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d011      	beq.n	800fad2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800faae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fab2:	f003 0301 	and.w	r3, r3, #1
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d00b      	beq.n	800fad2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	2204      	movs	r2, #4
 800fac0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fac8:	f043 0202 	orr.w	r2, r3, #2
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d006      	beq.n	800faea <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f7fe fb0b 	bl	800e0f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	2200      	movs	r2, #0
 800fae6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	f040 80a1 	bne.w	800fc3a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fafe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fb00:	e853 3f00 	ldrex	r3, [r3]
 800fb04:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800fb06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	461a      	mov	r2, r3
 800fb16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fb1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fb1c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb1e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800fb20:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800fb22:	e841 2300 	strex	r3, r2, [r1]
 800fb26:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800fb28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d1e4      	bne.n	800faf8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	3308      	adds	r3, #8
 800fb34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fb38:	e853 3f00 	ldrex	r3, [r3]
 800fb3c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800fb3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fb40:	4b6f      	ldr	r3, [pc, #444]	@ (800fd00 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800fb42:	4013      	ands	r3, r2
 800fb44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	3308      	adds	r3, #8
 800fb4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fb52:	66ba      	str	r2, [r7, #104]	@ 0x68
 800fb54:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb56:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800fb58:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fb5a:	e841 2300 	strex	r3, r2, [r1]
 800fb5e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800fb60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d1e3      	bne.n	800fb2e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	2220      	movs	r2, #32
 800fb6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	2200      	movs	r2, #0
 800fb72:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2200      	movs	r2, #0
 800fb78:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	4a61      	ldr	r2, [pc, #388]	@ (800fd04 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800fb80:	4293      	cmp	r3, r2
 800fb82:	d021      	beq.n	800fbc8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	685b      	ldr	r3, [r3, #4]
 800fb8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d01a      	beq.n	800fbc8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb9a:	e853 3f00 	ldrex	r3, [r3]
 800fb9e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fba2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fba6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	461a      	mov	r2, r3
 800fbb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fbb4:	657b      	str	r3, [r7, #84]	@ 0x54
 800fbb6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbb8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fbba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fbbc:	e841 2300 	strex	r3, r2, [r1]
 800fbc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fbc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d1e4      	bne.n	800fb92 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fbcc:	2b01      	cmp	r3, #1
 800fbce:	d130      	bne.n	800fc32 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbde:	e853 3f00 	ldrex	r3, [r3]
 800fbe2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fbe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbe6:	f023 0310 	bic.w	r3, r3, #16
 800fbea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	461a      	mov	r2, r3
 800fbf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fbf8:	643b      	str	r3, [r7, #64]	@ 0x40
 800fbfa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fbfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc00:	e841 2300 	strex	r3, r2, [r1]
 800fc04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fc06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d1e4      	bne.n	800fbd6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	69db      	ldr	r3, [r3, #28]
 800fc12:	f003 0310 	and.w	r3, r3, #16
 800fc16:	2b10      	cmp	r3, #16
 800fc18:	d103      	bne.n	800fc22 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	2210      	movs	r2, #16
 800fc20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fc28:	4619      	mov	r1, r3
 800fc2a:	6878      	ldr	r0, [r7, #4]
 800fc2c:	f7fe fa6e 	bl	800e10c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800fc30:	e00e      	b.n	800fc50 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800fc32:	6878      	ldr	r0, [r7, #4]
 800fc34:	f7f3 fce6 	bl	8003604 <HAL_UART_RxCpltCallback>
        break;
 800fc38:	e00a      	b.n	800fc50 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fc3a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d006      	beq.n	800fc50 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800fc42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc46:	f003 0320 	and.w	r3, r3, #32
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	f47f aed0 	bne.w	800f9f0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc56:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fc5a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d049      	beq.n	800fcf6 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fc68:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	d242      	bcs.n	800fcf6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	3308      	adds	r3, #8
 800fc76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc78:	6a3b      	ldr	r3, [r7, #32]
 800fc7a:	e853 3f00 	ldrex	r3, [r3]
 800fc7e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc80:	69fb      	ldr	r3, [r7, #28]
 800fc82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fc86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	3308      	adds	r3, #8
 800fc90:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800fc94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fc96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc9c:	e841 2300 	strex	r3, r2, [r1]
 800fca0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d1e3      	bne.n	800fc70 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	4a17      	ldr	r2, [pc, #92]	@ (800fd08 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800fcac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	e853 3f00 	ldrex	r3, [r3]
 800fcba:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	f043 0320 	orr.w	r3, r3, #32
 800fcc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	461a      	mov	r2, r3
 800fccc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fcd0:	61bb      	str	r3, [r7, #24]
 800fcd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcd4:	6979      	ldr	r1, [r7, #20]
 800fcd6:	69ba      	ldr	r2, [r7, #24]
 800fcd8:	e841 2300 	strex	r3, r2, [r1]
 800fcdc:	613b      	str	r3, [r7, #16]
   return(result);
 800fcde:	693b      	ldr	r3, [r7, #16]
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d1e4      	bne.n	800fcae <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fce4:	e007      	b.n	800fcf6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	699a      	ldr	r2, [r3, #24]
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	f042 0208 	orr.w	r2, r2, #8
 800fcf4:	619a      	str	r2, [r3, #24]
}
 800fcf6:	bf00      	nop
 800fcf8:	37b0      	adds	r7, #176	@ 0xb0
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	bd80      	pop	{r7, pc}
 800fcfe:	bf00      	nop
 800fd00:	effffffe 	.word	0xeffffffe
 800fd04:	58000c00 	.word	0x58000c00
 800fd08:	0800f639 	.word	0x0800f639

0800fd0c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b0ae      	sub	sp, #184	@ 0xb8
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fd1a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	69db      	ldr	r3, [r3, #28]
 800fd24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	689b      	ldr	r3, [r3, #8]
 800fd38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd42:	2b22      	cmp	r3, #34	@ 0x22
 800fd44:	f040 8185 	bne.w	8010052 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fd4e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fd52:	e128      	b.n	800ffa6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd5a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800fd66:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800fd6a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800fd6e:	4013      	ands	r3, r2
 800fd70:	b29a      	uxth	r2, r3
 800fd72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd7c:	1c9a      	adds	r2, r3, #2
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd88:	b29b      	uxth	r3, r3
 800fd8a:	3b01      	subs	r3, #1
 800fd8c:	b29a      	uxth	r2, r3
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	69db      	ldr	r3, [r3, #28]
 800fd9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fd9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fda2:	f003 0307 	and.w	r3, r3, #7
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d053      	beq.n	800fe52 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fdaa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fdae:	f003 0301 	and.w	r3, r3, #1
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d011      	beq.n	800fdda <UART_RxISR_16BIT_FIFOEN+0xce>
 800fdb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fdba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d00b      	beq.n	800fdda <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	2201      	movs	r2, #1
 800fdc8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdd0:	f043 0201 	orr.w	r2, r3, #1
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fdda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fdde:	f003 0302 	and.w	r3, r3, #2
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d011      	beq.n	800fe0a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800fde6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fdea:	f003 0301 	and.w	r3, r3, #1
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d00b      	beq.n	800fe0a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	2202      	movs	r2, #2
 800fdf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe00:	f043 0204 	orr.w	r2, r3, #4
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fe0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fe0e:	f003 0304 	and.w	r3, r3, #4
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d011      	beq.n	800fe3a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800fe16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fe1a:	f003 0301 	and.w	r3, r3, #1
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d00b      	beq.n	800fe3a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	2204      	movs	r2, #4
 800fe28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe30:	f043 0202 	orr.w	r2, r3, #2
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d006      	beq.n	800fe52 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fe44:	6878      	ldr	r0, [r7, #4]
 800fe46:	f7fe f957 	bl	800e0f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fe58:	b29b      	uxth	r3, r3
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	f040 80a3 	bne.w	800ffa6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fe68:	e853 3f00 	ldrex	r3, [r3]
 800fe6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fe6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fe70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fe82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800fe86:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fe8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fe8e:	e841 2300 	strex	r3, r2, [r1]
 800fe92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fe94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d1e2      	bne.n	800fe60 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	3308      	adds	r3, #8
 800fea0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fea2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fea4:	e853 3f00 	ldrex	r3, [r3]
 800fea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800feaa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800feac:	4b6f      	ldr	r3, [pc, #444]	@ (801006c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800feae:	4013      	ands	r3, r2
 800feb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	3308      	adds	r3, #8
 800feba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800febe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fec0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fec4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fec6:	e841 2300 	strex	r3, r2, [r1]
 800feca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d1e3      	bne.n	800fe9a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	2220      	movs	r2, #32
 800fed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	2200      	movs	r2, #0
 800fede:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2200      	movs	r2, #0
 800fee4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	4a61      	ldr	r2, [pc, #388]	@ (8010070 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800feec:	4293      	cmp	r3, r2
 800feee:	d021      	beq.n	800ff34 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	685b      	ldr	r3, [r3, #4]
 800fef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d01a      	beq.n	800ff34 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff06:	e853 3f00 	ldrex	r3, [r3]
 800ff0a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ff0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ff12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ff20:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ff22:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ff26:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ff28:	e841 2300 	strex	r3, r2, [r1]
 800ff2c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ff2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d1e4      	bne.n	800fefe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ff38:	2b01      	cmp	r3, #1
 800ff3a:	d130      	bne.n	800ff9e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	2200      	movs	r2, #0
 800ff40:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff4a:	e853 3f00 	ldrex	r3, [r3]
 800ff4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ff50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff52:	f023 0310 	bic.w	r3, r3, #16
 800ff56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	461a      	mov	r2, r3
 800ff60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ff64:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ff6c:	e841 2300 	strex	r3, r2, [r1]
 800ff70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ff72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d1e4      	bne.n	800ff42 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	69db      	ldr	r3, [r3, #28]
 800ff7e:	f003 0310 	and.w	r3, r3, #16
 800ff82:	2b10      	cmp	r3, #16
 800ff84:	d103      	bne.n	800ff8e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	2210      	movs	r2, #16
 800ff8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff94:	4619      	mov	r1, r3
 800ff96:	6878      	ldr	r0, [r7, #4]
 800ff98:	f7fe f8b8 	bl	800e10c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ff9c:	e00e      	b.n	800ffbc <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800ff9e:	6878      	ldr	r0, [r7, #4]
 800ffa0:	f7f3 fb30 	bl	8003604 <HAL_UART_RxCpltCallback>
        break;
 800ffa4:	e00a      	b.n	800ffbc <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ffa6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d006      	beq.n	800ffbc <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800ffae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ffb2:	f003 0320 	and.w	r3, r3, #32
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	f47f aecc 	bne.w	800fd54 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ffc2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ffc6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d049      	beq.n	8010062 <UART_RxISR_16BIT_FIFOEN+0x356>
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ffd4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ffd8:	429a      	cmp	r2, r3
 800ffda:	d242      	bcs.n	8010062 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	3308      	adds	r3, #8
 800ffe2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffe6:	e853 3f00 	ldrex	r3, [r3]
 800ffea:	623b      	str	r3, [r7, #32]
   return(result);
 800ffec:	6a3b      	ldr	r3, [r7, #32]
 800ffee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fff2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	3308      	adds	r3, #8
 800fffc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8010000:	633a      	str	r2, [r7, #48]	@ 0x30
 8010002:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010004:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010006:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010008:	e841 2300 	strex	r3, r2, [r1]
 801000c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801000e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010010:	2b00      	cmp	r3, #0
 8010012:	d1e3      	bne.n	800ffdc <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	4a17      	ldr	r2, [pc, #92]	@ (8010074 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8010018:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010020:	693b      	ldr	r3, [r7, #16]
 8010022:	e853 3f00 	ldrex	r3, [r3]
 8010026:	60fb      	str	r3, [r7, #12]
   return(result);
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	f043 0320 	orr.w	r3, r3, #32
 801002e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	461a      	mov	r2, r3
 8010038:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801003c:	61fb      	str	r3, [r7, #28]
 801003e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010040:	69b9      	ldr	r1, [r7, #24]
 8010042:	69fa      	ldr	r2, [r7, #28]
 8010044:	e841 2300 	strex	r3, r2, [r1]
 8010048:	617b      	str	r3, [r7, #20]
   return(result);
 801004a:	697b      	ldr	r3, [r7, #20]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d1e4      	bne.n	801001a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010050:	e007      	b.n	8010062 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	699a      	ldr	r2, [r3, #24]
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	f042 0208 	orr.w	r2, r2, #8
 8010060:	619a      	str	r2, [r3, #24]
}
 8010062:	bf00      	nop
 8010064:	37b8      	adds	r7, #184	@ 0xb8
 8010066:	46bd      	mov	sp, r7
 8010068:	bd80      	pop	{r7, pc}
 801006a:	bf00      	nop
 801006c:	effffffe 	.word	0xeffffffe
 8010070:	58000c00 	.word	0x58000c00
 8010074:	0800f7f1 	.word	0x0800f7f1

08010078 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010078:	b480      	push	{r7}
 801007a:	b083      	sub	sp, #12
 801007c:	af00      	add	r7, sp, #0
 801007e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010080:	bf00      	nop
 8010082:	370c      	adds	r7, #12
 8010084:	46bd      	mov	sp, r7
 8010086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008a:	4770      	bx	lr

0801008c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801008c:	b480      	push	{r7}
 801008e:	b083      	sub	sp, #12
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010094:	bf00      	nop
 8010096:	370c      	adds	r7, #12
 8010098:	46bd      	mov	sp, r7
 801009a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009e:	4770      	bx	lr

080100a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80100a0:	b480      	push	{r7}
 80100a2:	b083      	sub	sp, #12
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80100a8:	bf00      	nop
 80100aa:	370c      	adds	r7, #12
 80100ac:	46bd      	mov	sp, r7
 80100ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b2:	4770      	bx	lr

080100b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80100b4:	b480      	push	{r7}
 80100b6:	b085      	sub	sp, #20
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80100c2:	2b01      	cmp	r3, #1
 80100c4:	d101      	bne.n	80100ca <HAL_UARTEx_DisableFifoMode+0x16>
 80100c6:	2302      	movs	r3, #2
 80100c8:	e027      	b.n	801011a <HAL_UARTEx_DisableFifoMode+0x66>
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	2201      	movs	r2, #1
 80100ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	2224      	movs	r2, #36	@ 0x24
 80100d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	681a      	ldr	r2, [r3, #0]
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	f022 0201 	bic.w	r2, r2, #1
 80100f0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80100f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	2200      	movs	r2, #0
 80100fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	68fa      	ldr	r2, [r7, #12]
 8010106:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	2220      	movs	r2, #32
 801010c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	2200      	movs	r2, #0
 8010114:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010118:	2300      	movs	r3, #0
}
 801011a:	4618      	mov	r0, r3
 801011c:	3714      	adds	r7, #20
 801011e:	46bd      	mov	sp, r7
 8010120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010124:	4770      	bx	lr

08010126 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010126:	b580      	push	{r7, lr}
 8010128:	b084      	sub	sp, #16
 801012a:	af00      	add	r7, sp, #0
 801012c:	6078      	str	r0, [r7, #4]
 801012e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010136:	2b01      	cmp	r3, #1
 8010138:	d101      	bne.n	801013e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801013a:	2302      	movs	r3, #2
 801013c:	e02d      	b.n	801019a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	2201      	movs	r2, #1
 8010142:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	2224      	movs	r2, #36	@ 0x24
 801014a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	681a      	ldr	r2, [r3, #0]
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	f022 0201 	bic.w	r2, r2, #1
 8010164:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	689b      	ldr	r3, [r3, #8]
 801016c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	683a      	ldr	r2, [r7, #0]
 8010176:	430a      	orrs	r2, r1
 8010178:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f000 f850 	bl	8010220 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	68fa      	ldr	r2, [r7, #12]
 8010186:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2220      	movs	r2, #32
 801018c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2200      	movs	r2, #0
 8010194:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010198:	2300      	movs	r3, #0
}
 801019a:	4618      	mov	r0, r3
 801019c:	3710      	adds	r7, #16
 801019e:	46bd      	mov	sp, r7
 80101a0:	bd80      	pop	{r7, pc}

080101a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80101a2:	b580      	push	{r7, lr}
 80101a4:	b084      	sub	sp, #16
 80101a6:	af00      	add	r7, sp, #0
 80101a8:	6078      	str	r0, [r7, #4]
 80101aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80101b2:	2b01      	cmp	r3, #1
 80101b4:	d101      	bne.n	80101ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80101b6:	2302      	movs	r3, #2
 80101b8:	e02d      	b.n	8010216 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2201      	movs	r2, #1
 80101be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	2224      	movs	r2, #36	@ 0x24
 80101c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	681a      	ldr	r2, [r3, #0]
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	f022 0201 	bic.w	r2, r2, #1
 80101e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	689b      	ldr	r3, [r3, #8]
 80101e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	683a      	ldr	r2, [r7, #0]
 80101f2:	430a      	orrs	r2, r1
 80101f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80101f6:	6878      	ldr	r0, [r7, #4]
 80101f8:	f000 f812 	bl	8010220 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	68fa      	ldr	r2, [r7, #12]
 8010202:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	2220      	movs	r2, #32
 8010208:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	2200      	movs	r2, #0
 8010210:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010214:	2300      	movs	r3, #0
}
 8010216:	4618      	mov	r0, r3
 8010218:	3710      	adds	r7, #16
 801021a:	46bd      	mov	sp, r7
 801021c:	bd80      	pop	{r7, pc}
	...

08010220 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010220:	b480      	push	{r7}
 8010222:	b085      	sub	sp, #20
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801022c:	2b00      	cmp	r3, #0
 801022e:	d108      	bne.n	8010242 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	2201      	movs	r2, #1
 8010234:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	2201      	movs	r2, #1
 801023c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010240:	e031      	b.n	80102a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010242:	2310      	movs	r3, #16
 8010244:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010246:	2310      	movs	r3, #16
 8010248:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	689b      	ldr	r3, [r3, #8]
 8010250:	0e5b      	lsrs	r3, r3, #25
 8010252:	b2db      	uxtb	r3, r3
 8010254:	f003 0307 	and.w	r3, r3, #7
 8010258:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	689b      	ldr	r3, [r3, #8]
 8010260:	0f5b      	lsrs	r3, r3, #29
 8010262:	b2db      	uxtb	r3, r3
 8010264:	f003 0307 	and.w	r3, r3, #7
 8010268:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801026a:	7bbb      	ldrb	r3, [r7, #14]
 801026c:	7b3a      	ldrb	r2, [r7, #12]
 801026e:	4911      	ldr	r1, [pc, #68]	@ (80102b4 <UARTEx_SetNbDataToProcess+0x94>)
 8010270:	5c8a      	ldrb	r2, [r1, r2]
 8010272:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010276:	7b3a      	ldrb	r2, [r7, #12]
 8010278:	490f      	ldr	r1, [pc, #60]	@ (80102b8 <UARTEx_SetNbDataToProcess+0x98>)
 801027a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801027c:	fb93 f3f2 	sdiv	r3, r3, r2
 8010280:	b29a      	uxth	r2, r3
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010288:	7bfb      	ldrb	r3, [r7, #15]
 801028a:	7b7a      	ldrb	r2, [r7, #13]
 801028c:	4909      	ldr	r1, [pc, #36]	@ (80102b4 <UARTEx_SetNbDataToProcess+0x94>)
 801028e:	5c8a      	ldrb	r2, [r1, r2]
 8010290:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010294:	7b7a      	ldrb	r2, [r7, #13]
 8010296:	4908      	ldr	r1, [pc, #32]	@ (80102b8 <UARTEx_SetNbDataToProcess+0x98>)
 8010298:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801029a:	fb93 f3f2 	sdiv	r3, r3, r2
 801029e:	b29a      	uxth	r2, r3
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80102a6:	bf00      	nop
 80102a8:	3714      	adds	r7, #20
 80102aa:	46bd      	mov	sp, r7
 80102ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b0:	4770      	bx	lr
 80102b2:	bf00      	nop
 80102b4:	08013e34 	.word	0x08013e34
 80102b8:	08013e3c 	.word	0x08013e3c

080102bc <malloc>:
 80102bc:	4b02      	ldr	r3, [pc, #8]	@ (80102c8 <malloc+0xc>)
 80102be:	4601      	mov	r1, r0
 80102c0:	6818      	ldr	r0, [r3, #0]
 80102c2:	f000 b82d 	b.w	8010320 <_malloc_r>
 80102c6:	bf00      	nop
 80102c8:	240001d4 	.word	0x240001d4

080102cc <free>:
 80102cc:	4b02      	ldr	r3, [pc, #8]	@ (80102d8 <free+0xc>)
 80102ce:	4601      	mov	r1, r0
 80102d0:	6818      	ldr	r0, [r3, #0]
 80102d2:	f001 be47 	b.w	8011f64 <_free_r>
 80102d6:	bf00      	nop
 80102d8:	240001d4 	.word	0x240001d4

080102dc <sbrk_aligned>:
 80102dc:	b570      	push	{r4, r5, r6, lr}
 80102de:	4e0f      	ldr	r6, [pc, #60]	@ (801031c <sbrk_aligned+0x40>)
 80102e0:	460c      	mov	r4, r1
 80102e2:	6831      	ldr	r1, [r6, #0]
 80102e4:	4605      	mov	r5, r0
 80102e6:	b911      	cbnz	r1, 80102ee <sbrk_aligned+0x12>
 80102e8:	f000 fff6 	bl	80112d8 <_sbrk_r>
 80102ec:	6030      	str	r0, [r6, #0]
 80102ee:	4621      	mov	r1, r4
 80102f0:	4628      	mov	r0, r5
 80102f2:	f000 fff1 	bl	80112d8 <_sbrk_r>
 80102f6:	1c43      	adds	r3, r0, #1
 80102f8:	d103      	bne.n	8010302 <sbrk_aligned+0x26>
 80102fa:	f04f 34ff 	mov.w	r4, #4294967295
 80102fe:	4620      	mov	r0, r4
 8010300:	bd70      	pop	{r4, r5, r6, pc}
 8010302:	1cc4      	adds	r4, r0, #3
 8010304:	f024 0403 	bic.w	r4, r4, #3
 8010308:	42a0      	cmp	r0, r4
 801030a:	d0f8      	beq.n	80102fe <sbrk_aligned+0x22>
 801030c:	1a21      	subs	r1, r4, r0
 801030e:	4628      	mov	r0, r5
 8010310:	f000 ffe2 	bl	80112d8 <_sbrk_r>
 8010314:	3001      	adds	r0, #1
 8010316:	d1f2      	bne.n	80102fe <sbrk_aligned+0x22>
 8010318:	e7ef      	b.n	80102fa <sbrk_aligned+0x1e>
 801031a:	bf00      	nop
 801031c:	24000938 	.word	0x24000938

08010320 <_malloc_r>:
 8010320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010324:	1ccd      	adds	r5, r1, #3
 8010326:	f025 0503 	bic.w	r5, r5, #3
 801032a:	3508      	adds	r5, #8
 801032c:	2d0c      	cmp	r5, #12
 801032e:	bf38      	it	cc
 8010330:	250c      	movcc	r5, #12
 8010332:	2d00      	cmp	r5, #0
 8010334:	4606      	mov	r6, r0
 8010336:	db01      	blt.n	801033c <_malloc_r+0x1c>
 8010338:	42a9      	cmp	r1, r5
 801033a:	d904      	bls.n	8010346 <_malloc_r+0x26>
 801033c:	230c      	movs	r3, #12
 801033e:	6033      	str	r3, [r6, #0]
 8010340:	2000      	movs	r0, #0
 8010342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010346:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801041c <_malloc_r+0xfc>
 801034a:	f000 f869 	bl	8010420 <__malloc_lock>
 801034e:	f8d8 3000 	ldr.w	r3, [r8]
 8010352:	461c      	mov	r4, r3
 8010354:	bb44      	cbnz	r4, 80103a8 <_malloc_r+0x88>
 8010356:	4629      	mov	r1, r5
 8010358:	4630      	mov	r0, r6
 801035a:	f7ff ffbf 	bl	80102dc <sbrk_aligned>
 801035e:	1c43      	adds	r3, r0, #1
 8010360:	4604      	mov	r4, r0
 8010362:	d158      	bne.n	8010416 <_malloc_r+0xf6>
 8010364:	f8d8 4000 	ldr.w	r4, [r8]
 8010368:	4627      	mov	r7, r4
 801036a:	2f00      	cmp	r7, #0
 801036c:	d143      	bne.n	80103f6 <_malloc_r+0xd6>
 801036e:	2c00      	cmp	r4, #0
 8010370:	d04b      	beq.n	801040a <_malloc_r+0xea>
 8010372:	6823      	ldr	r3, [r4, #0]
 8010374:	4639      	mov	r1, r7
 8010376:	4630      	mov	r0, r6
 8010378:	eb04 0903 	add.w	r9, r4, r3
 801037c:	f000 ffac 	bl	80112d8 <_sbrk_r>
 8010380:	4581      	cmp	r9, r0
 8010382:	d142      	bne.n	801040a <_malloc_r+0xea>
 8010384:	6821      	ldr	r1, [r4, #0]
 8010386:	1a6d      	subs	r5, r5, r1
 8010388:	4629      	mov	r1, r5
 801038a:	4630      	mov	r0, r6
 801038c:	f7ff ffa6 	bl	80102dc <sbrk_aligned>
 8010390:	3001      	adds	r0, #1
 8010392:	d03a      	beq.n	801040a <_malloc_r+0xea>
 8010394:	6823      	ldr	r3, [r4, #0]
 8010396:	442b      	add	r3, r5
 8010398:	6023      	str	r3, [r4, #0]
 801039a:	f8d8 3000 	ldr.w	r3, [r8]
 801039e:	685a      	ldr	r2, [r3, #4]
 80103a0:	bb62      	cbnz	r2, 80103fc <_malloc_r+0xdc>
 80103a2:	f8c8 7000 	str.w	r7, [r8]
 80103a6:	e00f      	b.n	80103c8 <_malloc_r+0xa8>
 80103a8:	6822      	ldr	r2, [r4, #0]
 80103aa:	1b52      	subs	r2, r2, r5
 80103ac:	d420      	bmi.n	80103f0 <_malloc_r+0xd0>
 80103ae:	2a0b      	cmp	r2, #11
 80103b0:	d917      	bls.n	80103e2 <_malloc_r+0xc2>
 80103b2:	1961      	adds	r1, r4, r5
 80103b4:	42a3      	cmp	r3, r4
 80103b6:	6025      	str	r5, [r4, #0]
 80103b8:	bf18      	it	ne
 80103ba:	6059      	strne	r1, [r3, #4]
 80103bc:	6863      	ldr	r3, [r4, #4]
 80103be:	bf08      	it	eq
 80103c0:	f8c8 1000 	streq.w	r1, [r8]
 80103c4:	5162      	str	r2, [r4, r5]
 80103c6:	604b      	str	r3, [r1, #4]
 80103c8:	4630      	mov	r0, r6
 80103ca:	f000 f82f 	bl	801042c <__malloc_unlock>
 80103ce:	f104 000b 	add.w	r0, r4, #11
 80103d2:	1d23      	adds	r3, r4, #4
 80103d4:	f020 0007 	bic.w	r0, r0, #7
 80103d8:	1ac2      	subs	r2, r0, r3
 80103da:	bf1c      	itt	ne
 80103dc:	1a1b      	subne	r3, r3, r0
 80103de:	50a3      	strne	r3, [r4, r2]
 80103e0:	e7af      	b.n	8010342 <_malloc_r+0x22>
 80103e2:	6862      	ldr	r2, [r4, #4]
 80103e4:	42a3      	cmp	r3, r4
 80103e6:	bf0c      	ite	eq
 80103e8:	f8c8 2000 	streq.w	r2, [r8]
 80103ec:	605a      	strne	r2, [r3, #4]
 80103ee:	e7eb      	b.n	80103c8 <_malloc_r+0xa8>
 80103f0:	4623      	mov	r3, r4
 80103f2:	6864      	ldr	r4, [r4, #4]
 80103f4:	e7ae      	b.n	8010354 <_malloc_r+0x34>
 80103f6:	463c      	mov	r4, r7
 80103f8:	687f      	ldr	r7, [r7, #4]
 80103fa:	e7b6      	b.n	801036a <_malloc_r+0x4a>
 80103fc:	461a      	mov	r2, r3
 80103fe:	685b      	ldr	r3, [r3, #4]
 8010400:	42a3      	cmp	r3, r4
 8010402:	d1fb      	bne.n	80103fc <_malloc_r+0xdc>
 8010404:	2300      	movs	r3, #0
 8010406:	6053      	str	r3, [r2, #4]
 8010408:	e7de      	b.n	80103c8 <_malloc_r+0xa8>
 801040a:	230c      	movs	r3, #12
 801040c:	6033      	str	r3, [r6, #0]
 801040e:	4630      	mov	r0, r6
 8010410:	f000 f80c 	bl	801042c <__malloc_unlock>
 8010414:	e794      	b.n	8010340 <_malloc_r+0x20>
 8010416:	6005      	str	r5, [r0, #0]
 8010418:	e7d6      	b.n	80103c8 <_malloc_r+0xa8>
 801041a:	bf00      	nop
 801041c:	2400093c 	.word	0x2400093c

08010420 <__malloc_lock>:
 8010420:	4801      	ldr	r0, [pc, #4]	@ (8010428 <__malloc_lock+0x8>)
 8010422:	f000 bfa6 	b.w	8011372 <__retarget_lock_acquire_recursive>
 8010426:	bf00      	nop
 8010428:	24000a80 	.word	0x24000a80

0801042c <__malloc_unlock>:
 801042c:	4801      	ldr	r0, [pc, #4]	@ (8010434 <__malloc_unlock+0x8>)
 801042e:	f000 bfa1 	b.w	8011374 <__retarget_lock_release_recursive>
 8010432:	bf00      	nop
 8010434:	24000a80 	.word	0x24000a80

08010438 <realloc>:
 8010438:	4b02      	ldr	r3, [pc, #8]	@ (8010444 <realloc+0xc>)
 801043a:	460a      	mov	r2, r1
 801043c:	4601      	mov	r1, r0
 801043e:	6818      	ldr	r0, [r3, #0]
 8010440:	f000 b802 	b.w	8010448 <_realloc_r>
 8010444:	240001d4 	.word	0x240001d4

08010448 <_realloc_r>:
 8010448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801044c:	4607      	mov	r7, r0
 801044e:	4614      	mov	r4, r2
 8010450:	460d      	mov	r5, r1
 8010452:	b921      	cbnz	r1, 801045e <_realloc_r+0x16>
 8010454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010458:	4611      	mov	r1, r2
 801045a:	f7ff bf61 	b.w	8010320 <_malloc_r>
 801045e:	b92a      	cbnz	r2, 801046c <_realloc_r+0x24>
 8010460:	f001 fd80 	bl	8011f64 <_free_r>
 8010464:	4625      	mov	r5, r4
 8010466:	4628      	mov	r0, r5
 8010468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801046c:	f002 f950 	bl	8012710 <_malloc_usable_size_r>
 8010470:	4284      	cmp	r4, r0
 8010472:	4606      	mov	r6, r0
 8010474:	d802      	bhi.n	801047c <_realloc_r+0x34>
 8010476:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801047a:	d8f4      	bhi.n	8010466 <_realloc_r+0x1e>
 801047c:	4621      	mov	r1, r4
 801047e:	4638      	mov	r0, r7
 8010480:	f7ff ff4e 	bl	8010320 <_malloc_r>
 8010484:	4680      	mov	r8, r0
 8010486:	b908      	cbnz	r0, 801048c <_realloc_r+0x44>
 8010488:	4645      	mov	r5, r8
 801048a:	e7ec      	b.n	8010466 <_realloc_r+0x1e>
 801048c:	42b4      	cmp	r4, r6
 801048e:	4622      	mov	r2, r4
 8010490:	4629      	mov	r1, r5
 8010492:	bf28      	it	cs
 8010494:	4632      	movcs	r2, r6
 8010496:	f000 ff6e 	bl	8011376 <memcpy>
 801049a:	4629      	mov	r1, r5
 801049c:	4638      	mov	r0, r7
 801049e:	f001 fd61 	bl	8011f64 <_free_r>
 80104a2:	e7f1      	b.n	8010488 <_realloc_r+0x40>

080104a4 <__cvt>:
 80104a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104a6:	ed2d 8b02 	vpush	{d8}
 80104aa:	eeb0 8b40 	vmov.f64	d8, d0
 80104ae:	b085      	sub	sp, #20
 80104b0:	4617      	mov	r7, r2
 80104b2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80104b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80104b6:	ee18 2a90 	vmov	r2, s17
 80104ba:	f025 0520 	bic.w	r5, r5, #32
 80104be:	2a00      	cmp	r2, #0
 80104c0:	bfb6      	itet	lt
 80104c2:	222d      	movlt	r2, #45	@ 0x2d
 80104c4:	2200      	movge	r2, #0
 80104c6:	eeb1 8b40 	vneglt.f64	d8, d0
 80104ca:	2d46      	cmp	r5, #70	@ 0x46
 80104cc:	460c      	mov	r4, r1
 80104ce:	701a      	strb	r2, [r3, #0]
 80104d0:	d004      	beq.n	80104dc <__cvt+0x38>
 80104d2:	2d45      	cmp	r5, #69	@ 0x45
 80104d4:	d100      	bne.n	80104d8 <__cvt+0x34>
 80104d6:	3401      	adds	r4, #1
 80104d8:	2102      	movs	r1, #2
 80104da:	e000      	b.n	80104de <__cvt+0x3a>
 80104dc:	2103      	movs	r1, #3
 80104de:	ab03      	add	r3, sp, #12
 80104e0:	9301      	str	r3, [sp, #4]
 80104e2:	ab02      	add	r3, sp, #8
 80104e4:	9300      	str	r3, [sp, #0]
 80104e6:	4622      	mov	r2, r4
 80104e8:	4633      	mov	r3, r6
 80104ea:	eeb0 0b48 	vmov.f64	d0, d8
 80104ee:	f000 ffdb 	bl	80114a8 <_dtoa_r>
 80104f2:	2d47      	cmp	r5, #71	@ 0x47
 80104f4:	d114      	bne.n	8010520 <__cvt+0x7c>
 80104f6:	07fb      	lsls	r3, r7, #31
 80104f8:	d50a      	bpl.n	8010510 <__cvt+0x6c>
 80104fa:	1902      	adds	r2, r0, r4
 80104fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010504:	bf08      	it	eq
 8010506:	9203      	streq	r2, [sp, #12]
 8010508:	2130      	movs	r1, #48	@ 0x30
 801050a:	9b03      	ldr	r3, [sp, #12]
 801050c:	4293      	cmp	r3, r2
 801050e:	d319      	bcc.n	8010544 <__cvt+0xa0>
 8010510:	9b03      	ldr	r3, [sp, #12]
 8010512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010514:	1a1b      	subs	r3, r3, r0
 8010516:	6013      	str	r3, [r2, #0]
 8010518:	b005      	add	sp, #20
 801051a:	ecbd 8b02 	vpop	{d8}
 801051e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010520:	2d46      	cmp	r5, #70	@ 0x46
 8010522:	eb00 0204 	add.w	r2, r0, r4
 8010526:	d1e9      	bne.n	80104fc <__cvt+0x58>
 8010528:	7803      	ldrb	r3, [r0, #0]
 801052a:	2b30      	cmp	r3, #48	@ 0x30
 801052c:	d107      	bne.n	801053e <__cvt+0x9a>
 801052e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010536:	bf1c      	itt	ne
 8010538:	f1c4 0401 	rsbne	r4, r4, #1
 801053c:	6034      	strne	r4, [r6, #0]
 801053e:	6833      	ldr	r3, [r6, #0]
 8010540:	441a      	add	r2, r3
 8010542:	e7db      	b.n	80104fc <__cvt+0x58>
 8010544:	1c5c      	adds	r4, r3, #1
 8010546:	9403      	str	r4, [sp, #12]
 8010548:	7019      	strb	r1, [r3, #0]
 801054a:	e7de      	b.n	801050a <__cvt+0x66>

0801054c <__exponent>:
 801054c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801054e:	2900      	cmp	r1, #0
 8010550:	bfba      	itte	lt
 8010552:	4249      	neglt	r1, r1
 8010554:	232d      	movlt	r3, #45	@ 0x2d
 8010556:	232b      	movge	r3, #43	@ 0x2b
 8010558:	2909      	cmp	r1, #9
 801055a:	7002      	strb	r2, [r0, #0]
 801055c:	7043      	strb	r3, [r0, #1]
 801055e:	dd29      	ble.n	80105b4 <__exponent+0x68>
 8010560:	f10d 0307 	add.w	r3, sp, #7
 8010564:	461d      	mov	r5, r3
 8010566:	270a      	movs	r7, #10
 8010568:	461a      	mov	r2, r3
 801056a:	fbb1 f6f7 	udiv	r6, r1, r7
 801056e:	fb07 1416 	mls	r4, r7, r6, r1
 8010572:	3430      	adds	r4, #48	@ 0x30
 8010574:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010578:	460c      	mov	r4, r1
 801057a:	2c63      	cmp	r4, #99	@ 0x63
 801057c:	f103 33ff 	add.w	r3, r3, #4294967295
 8010580:	4631      	mov	r1, r6
 8010582:	dcf1      	bgt.n	8010568 <__exponent+0x1c>
 8010584:	3130      	adds	r1, #48	@ 0x30
 8010586:	1e94      	subs	r4, r2, #2
 8010588:	f803 1c01 	strb.w	r1, [r3, #-1]
 801058c:	1c41      	adds	r1, r0, #1
 801058e:	4623      	mov	r3, r4
 8010590:	42ab      	cmp	r3, r5
 8010592:	d30a      	bcc.n	80105aa <__exponent+0x5e>
 8010594:	f10d 0309 	add.w	r3, sp, #9
 8010598:	1a9b      	subs	r3, r3, r2
 801059a:	42ac      	cmp	r4, r5
 801059c:	bf88      	it	hi
 801059e:	2300      	movhi	r3, #0
 80105a0:	3302      	adds	r3, #2
 80105a2:	4403      	add	r3, r0
 80105a4:	1a18      	subs	r0, r3, r0
 80105a6:	b003      	add	sp, #12
 80105a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105aa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80105ae:	f801 6f01 	strb.w	r6, [r1, #1]!
 80105b2:	e7ed      	b.n	8010590 <__exponent+0x44>
 80105b4:	2330      	movs	r3, #48	@ 0x30
 80105b6:	3130      	adds	r1, #48	@ 0x30
 80105b8:	7083      	strb	r3, [r0, #2]
 80105ba:	70c1      	strb	r1, [r0, #3]
 80105bc:	1d03      	adds	r3, r0, #4
 80105be:	e7f1      	b.n	80105a4 <__exponent+0x58>

080105c0 <_printf_float>:
 80105c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105c4:	b08d      	sub	sp, #52	@ 0x34
 80105c6:	460c      	mov	r4, r1
 80105c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80105cc:	4616      	mov	r6, r2
 80105ce:	461f      	mov	r7, r3
 80105d0:	4605      	mov	r5, r0
 80105d2:	f000 fe49 	bl	8011268 <_localeconv_r>
 80105d6:	f8d0 b000 	ldr.w	fp, [r0]
 80105da:	4658      	mov	r0, fp
 80105dc:	f7ef fed0 	bl	8000380 <strlen>
 80105e0:	2300      	movs	r3, #0
 80105e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80105e4:	f8d8 3000 	ldr.w	r3, [r8]
 80105e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80105ec:	6822      	ldr	r2, [r4, #0]
 80105ee:	9005      	str	r0, [sp, #20]
 80105f0:	3307      	adds	r3, #7
 80105f2:	f023 0307 	bic.w	r3, r3, #7
 80105f6:	f103 0108 	add.w	r1, r3, #8
 80105fa:	f8c8 1000 	str.w	r1, [r8]
 80105fe:	ed93 0b00 	vldr	d0, [r3]
 8010602:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8010860 <_printf_float+0x2a0>
 8010606:	eeb0 7bc0 	vabs.f64	d7, d0
 801060a:	eeb4 7b46 	vcmp.f64	d7, d6
 801060e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010612:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8010616:	dd24      	ble.n	8010662 <_printf_float+0xa2>
 8010618:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801061c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010620:	d502      	bpl.n	8010628 <_printf_float+0x68>
 8010622:	232d      	movs	r3, #45	@ 0x2d
 8010624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010628:	498f      	ldr	r1, [pc, #572]	@ (8010868 <_printf_float+0x2a8>)
 801062a:	4b90      	ldr	r3, [pc, #576]	@ (801086c <_printf_float+0x2ac>)
 801062c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8010630:	bf8c      	ite	hi
 8010632:	4688      	movhi	r8, r1
 8010634:	4698      	movls	r8, r3
 8010636:	f022 0204 	bic.w	r2, r2, #4
 801063a:	2303      	movs	r3, #3
 801063c:	6123      	str	r3, [r4, #16]
 801063e:	6022      	str	r2, [r4, #0]
 8010640:	f04f 0a00 	mov.w	sl, #0
 8010644:	9700      	str	r7, [sp, #0]
 8010646:	4633      	mov	r3, r6
 8010648:	aa0b      	add	r2, sp, #44	@ 0x2c
 801064a:	4621      	mov	r1, r4
 801064c:	4628      	mov	r0, r5
 801064e:	f000 f9d1 	bl	80109f4 <_printf_common>
 8010652:	3001      	adds	r0, #1
 8010654:	f040 8089 	bne.w	801076a <_printf_float+0x1aa>
 8010658:	f04f 30ff 	mov.w	r0, #4294967295
 801065c:	b00d      	add	sp, #52	@ 0x34
 801065e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010662:	eeb4 0b40 	vcmp.f64	d0, d0
 8010666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801066a:	d709      	bvc.n	8010680 <_printf_float+0xc0>
 801066c:	ee10 3a90 	vmov	r3, s1
 8010670:	2b00      	cmp	r3, #0
 8010672:	bfbc      	itt	lt
 8010674:	232d      	movlt	r3, #45	@ 0x2d
 8010676:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801067a:	497d      	ldr	r1, [pc, #500]	@ (8010870 <_printf_float+0x2b0>)
 801067c:	4b7d      	ldr	r3, [pc, #500]	@ (8010874 <_printf_float+0x2b4>)
 801067e:	e7d5      	b.n	801062c <_printf_float+0x6c>
 8010680:	6863      	ldr	r3, [r4, #4]
 8010682:	1c59      	adds	r1, r3, #1
 8010684:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8010688:	d139      	bne.n	80106fe <_printf_float+0x13e>
 801068a:	2306      	movs	r3, #6
 801068c:	6063      	str	r3, [r4, #4]
 801068e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010692:	2300      	movs	r3, #0
 8010694:	6022      	str	r2, [r4, #0]
 8010696:	9303      	str	r3, [sp, #12]
 8010698:	ab0a      	add	r3, sp, #40	@ 0x28
 801069a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801069e:	ab09      	add	r3, sp, #36	@ 0x24
 80106a0:	9300      	str	r3, [sp, #0]
 80106a2:	6861      	ldr	r1, [r4, #4]
 80106a4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80106a8:	4628      	mov	r0, r5
 80106aa:	f7ff fefb 	bl	80104a4 <__cvt>
 80106ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80106b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80106b4:	4680      	mov	r8, r0
 80106b6:	d129      	bne.n	801070c <_printf_float+0x14c>
 80106b8:	1cc8      	adds	r0, r1, #3
 80106ba:	db02      	blt.n	80106c2 <_printf_float+0x102>
 80106bc:	6863      	ldr	r3, [r4, #4]
 80106be:	4299      	cmp	r1, r3
 80106c0:	dd41      	ble.n	8010746 <_printf_float+0x186>
 80106c2:	f1a9 0902 	sub.w	r9, r9, #2
 80106c6:	fa5f f989 	uxtb.w	r9, r9
 80106ca:	3901      	subs	r1, #1
 80106cc:	464a      	mov	r2, r9
 80106ce:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80106d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80106d4:	f7ff ff3a 	bl	801054c <__exponent>
 80106d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80106da:	1813      	adds	r3, r2, r0
 80106dc:	2a01      	cmp	r2, #1
 80106de:	4682      	mov	sl, r0
 80106e0:	6123      	str	r3, [r4, #16]
 80106e2:	dc02      	bgt.n	80106ea <_printf_float+0x12a>
 80106e4:	6822      	ldr	r2, [r4, #0]
 80106e6:	07d2      	lsls	r2, r2, #31
 80106e8:	d501      	bpl.n	80106ee <_printf_float+0x12e>
 80106ea:	3301      	adds	r3, #1
 80106ec:	6123      	str	r3, [r4, #16]
 80106ee:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d0a6      	beq.n	8010644 <_printf_float+0x84>
 80106f6:	232d      	movs	r3, #45	@ 0x2d
 80106f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80106fc:	e7a2      	b.n	8010644 <_printf_float+0x84>
 80106fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010702:	d1c4      	bne.n	801068e <_printf_float+0xce>
 8010704:	2b00      	cmp	r3, #0
 8010706:	d1c2      	bne.n	801068e <_printf_float+0xce>
 8010708:	2301      	movs	r3, #1
 801070a:	e7bf      	b.n	801068c <_printf_float+0xcc>
 801070c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010710:	d9db      	bls.n	80106ca <_printf_float+0x10a>
 8010712:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8010716:	d118      	bne.n	801074a <_printf_float+0x18a>
 8010718:	2900      	cmp	r1, #0
 801071a:	6863      	ldr	r3, [r4, #4]
 801071c:	dd0b      	ble.n	8010736 <_printf_float+0x176>
 801071e:	6121      	str	r1, [r4, #16]
 8010720:	b913      	cbnz	r3, 8010728 <_printf_float+0x168>
 8010722:	6822      	ldr	r2, [r4, #0]
 8010724:	07d0      	lsls	r0, r2, #31
 8010726:	d502      	bpl.n	801072e <_printf_float+0x16e>
 8010728:	3301      	adds	r3, #1
 801072a:	440b      	add	r3, r1
 801072c:	6123      	str	r3, [r4, #16]
 801072e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010730:	f04f 0a00 	mov.w	sl, #0
 8010734:	e7db      	b.n	80106ee <_printf_float+0x12e>
 8010736:	b913      	cbnz	r3, 801073e <_printf_float+0x17e>
 8010738:	6822      	ldr	r2, [r4, #0]
 801073a:	07d2      	lsls	r2, r2, #31
 801073c:	d501      	bpl.n	8010742 <_printf_float+0x182>
 801073e:	3302      	adds	r3, #2
 8010740:	e7f4      	b.n	801072c <_printf_float+0x16c>
 8010742:	2301      	movs	r3, #1
 8010744:	e7f2      	b.n	801072c <_printf_float+0x16c>
 8010746:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801074a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801074c:	4299      	cmp	r1, r3
 801074e:	db05      	blt.n	801075c <_printf_float+0x19c>
 8010750:	6823      	ldr	r3, [r4, #0]
 8010752:	6121      	str	r1, [r4, #16]
 8010754:	07d8      	lsls	r0, r3, #31
 8010756:	d5ea      	bpl.n	801072e <_printf_float+0x16e>
 8010758:	1c4b      	adds	r3, r1, #1
 801075a:	e7e7      	b.n	801072c <_printf_float+0x16c>
 801075c:	2900      	cmp	r1, #0
 801075e:	bfd4      	ite	le
 8010760:	f1c1 0202 	rsble	r2, r1, #2
 8010764:	2201      	movgt	r2, #1
 8010766:	4413      	add	r3, r2
 8010768:	e7e0      	b.n	801072c <_printf_float+0x16c>
 801076a:	6823      	ldr	r3, [r4, #0]
 801076c:	055a      	lsls	r2, r3, #21
 801076e:	d407      	bmi.n	8010780 <_printf_float+0x1c0>
 8010770:	6923      	ldr	r3, [r4, #16]
 8010772:	4642      	mov	r2, r8
 8010774:	4631      	mov	r1, r6
 8010776:	4628      	mov	r0, r5
 8010778:	47b8      	blx	r7
 801077a:	3001      	adds	r0, #1
 801077c:	d12a      	bne.n	80107d4 <_printf_float+0x214>
 801077e:	e76b      	b.n	8010658 <_printf_float+0x98>
 8010780:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010784:	f240 80e0 	bls.w	8010948 <_printf_float+0x388>
 8010788:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801078c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010794:	d133      	bne.n	80107fe <_printf_float+0x23e>
 8010796:	4a38      	ldr	r2, [pc, #224]	@ (8010878 <_printf_float+0x2b8>)
 8010798:	2301      	movs	r3, #1
 801079a:	4631      	mov	r1, r6
 801079c:	4628      	mov	r0, r5
 801079e:	47b8      	blx	r7
 80107a0:	3001      	adds	r0, #1
 80107a2:	f43f af59 	beq.w	8010658 <_printf_float+0x98>
 80107a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80107aa:	4543      	cmp	r3, r8
 80107ac:	db02      	blt.n	80107b4 <_printf_float+0x1f4>
 80107ae:	6823      	ldr	r3, [r4, #0]
 80107b0:	07d8      	lsls	r0, r3, #31
 80107b2:	d50f      	bpl.n	80107d4 <_printf_float+0x214>
 80107b4:	9b05      	ldr	r3, [sp, #20]
 80107b6:	465a      	mov	r2, fp
 80107b8:	4631      	mov	r1, r6
 80107ba:	4628      	mov	r0, r5
 80107bc:	47b8      	blx	r7
 80107be:	3001      	adds	r0, #1
 80107c0:	f43f af4a 	beq.w	8010658 <_printf_float+0x98>
 80107c4:	f04f 0900 	mov.w	r9, #0
 80107c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80107cc:	f104 0a1a 	add.w	sl, r4, #26
 80107d0:	45c8      	cmp	r8, r9
 80107d2:	dc09      	bgt.n	80107e8 <_printf_float+0x228>
 80107d4:	6823      	ldr	r3, [r4, #0]
 80107d6:	079b      	lsls	r3, r3, #30
 80107d8:	f100 8107 	bmi.w	80109ea <_printf_float+0x42a>
 80107dc:	68e0      	ldr	r0, [r4, #12]
 80107de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107e0:	4298      	cmp	r0, r3
 80107e2:	bfb8      	it	lt
 80107e4:	4618      	movlt	r0, r3
 80107e6:	e739      	b.n	801065c <_printf_float+0x9c>
 80107e8:	2301      	movs	r3, #1
 80107ea:	4652      	mov	r2, sl
 80107ec:	4631      	mov	r1, r6
 80107ee:	4628      	mov	r0, r5
 80107f0:	47b8      	blx	r7
 80107f2:	3001      	adds	r0, #1
 80107f4:	f43f af30 	beq.w	8010658 <_printf_float+0x98>
 80107f8:	f109 0901 	add.w	r9, r9, #1
 80107fc:	e7e8      	b.n	80107d0 <_printf_float+0x210>
 80107fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010800:	2b00      	cmp	r3, #0
 8010802:	dc3b      	bgt.n	801087c <_printf_float+0x2bc>
 8010804:	4a1c      	ldr	r2, [pc, #112]	@ (8010878 <_printf_float+0x2b8>)
 8010806:	2301      	movs	r3, #1
 8010808:	4631      	mov	r1, r6
 801080a:	4628      	mov	r0, r5
 801080c:	47b8      	blx	r7
 801080e:	3001      	adds	r0, #1
 8010810:	f43f af22 	beq.w	8010658 <_printf_float+0x98>
 8010814:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010818:	ea59 0303 	orrs.w	r3, r9, r3
 801081c:	d102      	bne.n	8010824 <_printf_float+0x264>
 801081e:	6823      	ldr	r3, [r4, #0]
 8010820:	07d9      	lsls	r1, r3, #31
 8010822:	d5d7      	bpl.n	80107d4 <_printf_float+0x214>
 8010824:	9b05      	ldr	r3, [sp, #20]
 8010826:	465a      	mov	r2, fp
 8010828:	4631      	mov	r1, r6
 801082a:	4628      	mov	r0, r5
 801082c:	47b8      	blx	r7
 801082e:	3001      	adds	r0, #1
 8010830:	f43f af12 	beq.w	8010658 <_printf_float+0x98>
 8010834:	f04f 0a00 	mov.w	sl, #0
 8010838:	f104 0b1a 	add.w	fp, r4, #26
 801083c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801083e:	425b      	negs	r3, r3
 8010840:	4553      	cmp	r3, sl
 8010842:	dc01      	bgt.n	8010848 <_printf_float+0x288>
 8010844:	464b      	mov	r3, r9
 8010846:	e794      	b.n	8010772 <_printf_float+0x1b2>
 8010848:	2301      	movs	r3, #1
 801084a:	465a      	mov	r2, fp
 801084c:	4631      	mov	r1, r6
 801084e:	4628      	mov	r0, r5
 8010850:	47b8      	blx	r7
 8010852:	3001      	adds	r0, #1
 8010854:	f43f af00 	beq.w	8010658 <_printf_float+0x98>
 8010858:	f10a 0a01 	add.w	sl, sl, #1
 801085c:	e7ee      	b.n	801083c <_printf_float+0x27c>
 801085e:	bf00      	nop
 8010860:	ffffffff 	.word	0xffffffff
 8010864:	7fefffff 	.word	0x7fefffff
 8010868:	08013f49 	.word	0x08013f49
 801086c:	08013f45 	.word	0x08013f45
 8010870:	08013f51 	.word	0x08013f51
 8010874:	08013f4d 	.word	0x08013f4d
 8010878:	0801408e 	.word	0x0801408e
 801087c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801087e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010882:	4553      	cmp	r3, sl
 8010884:	bfa8      	it	ge
 8010886:	4653      	movge	r3, sl
 8010888:	2b00      	cmp	r3, #0
 801088a:	4699      	mov	r9, r3
 801088c:	dc37      	bgt.n	80108fe <_printf_float+0x33e>
 801088e:	2300      	movs	r3, #0
 8010890:	9307      	str	r3, [sp, #28]
 8010892:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010896:	f104 021a 	add.w	r2, r4, #26
 801089a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801089c:	9907      	ldr	r1, [sp, #28]
 801089e:	9306      	str	r3, [sp, #24]
 80108a0:	eba3 0309 	sub.w	r3, r3, r9
 80108a4:	428b      	cmp	r3, r1
 80108a6:	dc31      	bgt.n	801090c <_printf_float+0x34c>
 80108a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108aa:	459a      	cmp	sl, r3
 80108ac:	dc3b      	bgt.n	8010926 <_printf_float+0x366>
 80108ae:	6823      	ldr	r3, [r4, #0]
 80108b0:	07da      	lsls	r2, r3, #31
 80108b2:	d438      	bmi.n	8010926 <_printf_float+0x366>
 80108b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108b6:	ebaa 0903 	sub.w	r9, sl, r3
 80108ba:	9b06      	ldr	r3, [sp, #24]
 80108bc:	ebaa 0303 	sub.w	r3, sl, r3
 80108c0:	4599      	cmp	r9, r3
 80108c2:	bfa8      	it	ge
 80108c4:	4699      	movge	r9, r3
 80108c6:	f1b9 0f00 	cmp.w	r9, #0
 80108ca:	dc34      	bgt.n	8010936 <_printf_float+0x376>
 80108cc:	f04f 0800 	mov.w	r8, #0
 80108d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80108d4:	f104 0b1a 	add.w	fp, r4, #26
 80108d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108da:	ebaa 0303 	sub.w	r3, sl, r3
 80108de:	eba3 0309 	sub.w	r3, r3, r9
 80108e2:	4543      	cmp	r3, r8
 80108e4:	f77f af76 	ble.w	80107d4 <_printf_float+0x214>
 80108e8:	2301      	movs	r3, #1
 80108ea:	465a      	mov	r2, fp
 80108ec:	4631      	mov	r1, r6
 80108ee:	4628      	mov	r0, r5
 80108f0:	47b8      	blx	r7
 80108f2:	3001      	adds	r0, #1
 80108f4:	f43f aeb0 	beq.w	8010658 <_printf_float+0x98>
 80108f8:	f108 0801 	add.w	r8, r8, #1
 80108fc:	e7ec      	b.n	80108d8 <_printf_float+0x318>
 80108fe:	4642      	mov	r2, r8
 8010900:	4631      	mov	r1, r6
 8010902:	4628      	mov	r0, r5
 8010904:	47b8      	blx	r7
 8010906:	3001      	adds	r0, #1
 8010908:	d1c1      	bne.n	801088e <_printf_float+0x2ce>
 801090a:	e6a5      	b.n	8010658 <_printf_float+0x98>
 801090c:	2301      	movs	r3, #1
 801090e:	4631      	mov	r1, r6
 8010910:	4628      	mov	r0, r5
 8010912:	9206      	str	r2, [sp, #24]
 8010914:	47b8      	blx	r7
 8010916:	3001      	adds	r0, #1
 8010918:	f43f ae9e 	beq.w	8010658 <_printf_float+0x98>
 801091c:	9b07      	ldr	r3, [sp, #28]
 801091e:	9a06      	ldr	r2, [sp, #24]
 8010920:	3301      	adds	r3, #1
 8010922:	9307      	str	r3, [sp, #28]
 8010924:	e7b9      	b.n	801089a <_printf_float+0x2da>
 8010926:	9b05      	ldr	r3, [sp, #20]
 8010928:	465a      	mov	r2, fp
 801092a:	4631      	mov	r1, r6
 801092c:	4628      	mov	r0, r5
 801092e:	47b8      	blx	r7
 8010930:	3001      	adds	r0, #1
 8010932:	d1bf      	bne.n	80108b4 <_printf_float+0x2f4>
 8010934:	e690      	b.n	8010658 <_printf_float+0x98>
 8010936:	9a06      	ldr	r2, [sp, #24]
 8010938:	464b      	mov	r3, r9
 801093a:	4442      	add	r2, r8
 801093c:	4631      	mov	r1, r6
 801093e:	4628      	mov	r0, r5
 8010940:	47b8      	blx	r7
 8010942:	3001      	adds	r0, #1
 8010944:	d1c2      	bne.n	80108cc <_printf_float+0x30c>
 8010946:	e687      	b.n	8010658 <_printf_float+0x98>
 8010948:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801094c:	f1b9 0f01 	cmp.w	r9, #1
 8010950:	dc01      	bgt.n	8010956 <_printf_float+0x396>
 8010952:	07db      	lsls	r3, r3, #31
 8010954:	d536      	bpl.n	80109c4 <_printf_float+0x404>
 8010956:	2301      	movs	r3, #1
 8010958:	4642      	mov	r2, r8
 801095a:	4631      	mov	r1, r6
 801095c:	4628      	mov	r0, r5
 801095e:	47b8      	blx	r7
 8010960:	3001      	adds	r0, #1
 8010962:	f43f ae79 	beq.w	8010658 <_printf_float+0x98>
 8010966:	9b05      	ldr	r3, [sp, #20]
 8010968:	465a      	mov	r2, fp
 801096a:	4631      	mov	r1, r6
 801096c:	4628      	mov	r0, r5
 801096e:	47b8      	blx	r7
 8010970:	3001      	adds	r0, #1
 8010972:	f43f ae71 	beq.w	8010658 <_printf_float+0x98>
 8010976:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801097a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801097e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010982:	f109 39ff 	add.w	r9, r9, #4294967295
 8010986:	d018      	beq.n	80109ba <_printf_float+0x3fa>
 8010988:	464b      	mov	r3, r9
 801098a:	f108 0201 	add.w	r2, r8, #1
 801098e:	4631      	mov	r1, r6
 8010990:	4628      	mov	r0, r5
 8010992:	47b8      	blx	r7
 8010994:	3001      	adds	r0, #1
 8010996:	d10c      	bne.n	80109b2 <_printf_float+0x3f2>
 8010998:	e65e      	b.n	8010658 <_printf_float+0x98>
 801099a:	2301      	movs	r3, #1
 801099c:	465a      	mov	r2, fp
 801099e:	4631      	mov	r1, r6
 80109a0:	4628      	mov	r0, r5
 80109a2:	47b8      	blx	r7
 80109a4:	3001      	adds	r0, #1
 80109a6:	f43f ae57 	beq.w	8010658 <_printf_float+0x98>
 80109aa:	f108 0801 	add.w	r8, r8, #1
 80109ae:	45c8      	cmp	r8, r9
 80109b0:	dbf3      	blt.n	801099a <_printf_float+0x3da>
 80109b2:	4653      	mov	r3, sl
 80109b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80109b8:	e6dc      	b.n	8010774 <_printf_float+0x1b4>
 80109ba:	f04f 0800 	mov.w	r8, #0
 80109be:	f104 0b1a 	add.w	fp, r4, #26
 80109c2:	e7f4      	b.n	80109ae <_printf_float+0x3ee>
 80109c4:	2301      	movs	r3, #1
 80109c6:	4642      	mov	r2, r8
 80109c8:	e7e1      	b.n	801098e <_printf_float+0x3ce>
 80109ca:	2301      	movs	r3, #1
 80109cc:	464a      	mov	r2, r9
 80109ce:	4631      	mov	r1, r6
 80109d0:	4628      	mov	r0, r5
 80109d2:	47b8      	blx	r7
 80109d4:	3001      	adds	r0, #1
 80109d6:	f43f ae3f 	beq.w	8010658 <_printf_float+0x98>
 80109da:	f108 0801 	add.w	r8, r8, #1
 80109de:	68e3      	ldr	r3, [r4, #12]
 80109e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80109e2:	1a5b      	subs	r3, r3, r1
 80109e4:	4543      	cmp	r3, r8
 80109e6:	dcf0      	bgt.n	80109ca <_printf_float+0x40a>
 80109e8:	e6f8      	b.n	80107dc <_printf_float+0x21c>
 80109ea:	f04f 0800 	mov.w	r8, #0
 80109ee:	f104 0919 	add.w	r9, r4, #25
 80109f2:	e7f4      	b.n	80109de <_printf_float+0x41e>

080109f4 <_printf_common>:
 80109f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109f8:	4616      	mov	r6, r2
 80109fa:	4698      	mov	r8, r3
 80109fc:	688a      	ldr	r2, [r1, #8]
 80109fe:	690b      	ldr	r3, [r1, #16]
 8010a00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010a04:	4293      	cmp	r3, r2
 8010a06:	bfb8      	it	lt
 8010a08:	4613      	movlt	r3, r2
 8010a0a:	6033      	str	r3, [r6, #0]
 8010a0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010a10:	4607      	mov	r7, r0
 8010a12:	460c      	mov	r4, r1
 8010a14:	b10a      	cbz	r2, 8010a1a <_printf_common+0x26>
 8010a16:	3301      	adds	r3, #1
 8010a18:	6033      	str	r3, [r6, #0]
 8010a1a:	6823      	ldr	r3, [r4, #0]
 8010a1c:	0699      	lsls	r1, r3, #26
 8010a1e:	bf42      	ittt	mi
 8010a20:	6833      	ldrmi	r3, [r6, #0]
 8010a22:	3302      	addmi	r3, #2
 8010a24:	6033      	strmi	r3, [r6, #0]
 8010a26:	6825      	ldr	r5, [r4, #0]
 8010a28:	f015 0506 	ands.w	r5, r5, #6
 8010a2c:	d106      	bne.n	8010a3c <_printf_common+0x48>
 8010a2e:	f104 0a19 	add.w	sl, r4, #25
 8010a32:	68e3      	ldr	r3, [r4, #12]
 8010a34:	6832      	ldr	r2, [r6, #0]
 8010a36:	1a9b      	subs	r3, r3, r2
 8010a38:	42ab      	cmp	r3, r5
 8010a3a:	dc26      	bgt.n	8010a8a <_printf_common+0x96>
 8010a3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010a40:	6822      	ldr	r2, [r4, #0]
 8010a42:	3b00      	subs	r3, #0
 8010a44:	bf18      	it	ne
 8010a46:	2301      	movne	r3, #1
 8010a48:	0692      	lsls	r2, r2, #26
 8010a4a:	d42b      	bmi.n	8010aa4 <_printf_common+0xb0>
 8010a4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010a50:	4641      	mov	r1, r8
 8010a52:	4638      	mov	r0, r7
 8010a54:	47c8      	blx	r9
 8010a56:	3001      	adds	r0, #1
 8010a58:	d01e      	beq.n	8010a98 <_printf_common+0xa4>
 8010a5a:	6823      	ldr	r3, [r4, #0]
 8010a5c:	6922      	ldr	r2, [r4, #16]
 8010a5e:	f003 0306 	and.w	r3, r3, #6
 8010a62:	2b04      	cmp	r3, #4
 8010a64:	bf02      	ittt	eq
 8010a66:	68e5      	ldreq	r5, [r4, #12]
 8010a68:	6833      	ldreq	r3, [r6, #0]
 8010a6a:	1aed      	subeq	r5, r5, r3
 8010a6c:	68a3      	ldr	r3, [r4, #8]
 8010a6e:	bf0c      	ite	eq
 8010a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010a74:	2500      	movne	r5, #0
 8010a76:	4293      	cmp	r3, r2
 8010a78:	bfc4      	itt	gt
 8010a7a:	1a9b      	subgt	r3, r3, r2
 8010a7c:	18ed      	addgt	r5, r5, r3
 8010a7e:	2600      	movs	r6, #0
 8010a80:	341a      	adds	r4, #26
 8010a82:	42b5      	cmp	r5, r6
 8010a84:	d11a      	bne.n	8010abc <_printf_common+0xc8>
 8010a86:	2000      	movs	r0, #0
 8010a88:	e008      	b.n	8010a9c <_printf_common+0xa8>
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	4652      	mov	r2, sl
 8010a8e:	4641      	mov	r1, r8
 8010a90:	4638      	mov	r0, r7
 8010a92:	47c8      	blx	r9
 8010a94:	3001      	adds	r0, #1
 8010a96:	d103      	bne.n	8010aa0 <_printf_common+0xac>
 8010a98:	f04f 30ff 	mov.w	r0, #4294967295
 8010a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010aa0:	3501      	adds	r5, #1
 8010aa2:	e7c6      	b.n	8010a32 <_printf_common+0x3e>
 8010aa4:	18e1      	adds	r1, r4, r3
 8010aa6:	1c5a      	adds	r2, r3, #1
 8010aa8:	2030      	movs	r0, #48	@ 0x30
 8010aaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010aae:	4422      	add	r2, r4
 8010ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010ab4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010ab8:	3302      	adds	r3, #2
 8010aba:	e7c7      	b.n	8010a4c <_printf_common+0x58>
 8010abc:	2301      	movs	r3, #1
 8010abe:	4622      	mov	r2, r4
 8010ac0:	4641      	mov	r1, r8
 8010ac2:	4638      	mov	r0, r7
 8010ac4:	47c8      	blx	r9
 8010ac6:	3001      	adds	r0, #1
 8010ac8:	d0e6      	beq.n	8010a98 <_printf_common+0xa4>
 8010aca:	3601      	adds	r6, #1
 8010acc:	e7d9      	b.n	8010a82 <_printf_common+0x8e>
	...

08010ad0 <_printf_i>:
 8010ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010ad4:	7e0f      	ldrb	r7, [r1, #24]
 8010ad6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010ad8:	2f78      	cmp	r7, #120	@ 0x78
 8010ada:	4691      	mov	r9, r2
 8010adc:	4680      	mov	r8, r0
 8010ade:	460c      	mov	r4, r1
 8010ae0:	469a      	mov	sl, r3
 8010ae2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010ae6:	d807      	bhi.n	8010af8 <_printf_i+0x28>
 8010ae8:	2f62      	cmp	r7, #98	@ 0x62
 8010aea:	d80a      	bhi.n	8010b02 <_printf_i+0x32>
 8010aec:	2f00      	cmp	r7, #0
 8010aee:	f000 80d1 	beq.w	8010c94 <_printf_i+0x1c4>
 8010af2:	2f58      	cmp	r7, #88	@ 0x58
 8010af4:	f000 80b8 	beq.w	8010c68 <_printf_i+0x198>
 8010af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010afc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010b00:	e03a      	b.n	8010b78 <_printf_i+0xa8>
 8010b02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010b06:	2b15      	cmp	r3, #21
 8010b08:	d8f6      	bhi.n	8010af8 <_printf_i+0x28>
 8010b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8010b10 <_printf_i+0x40>)
 8010b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010b10:	08010b69 	.word	0x08010b69
 8010b14:	08010b7d 	.word	0x08010b7d
 8010b18:	08010af9 	.word	0x08010af9
 8010b1c:	08010af9 	.word	0x08010af9
 8010b20:	08010af9 	.word	0x08010af9
 8010b24:	08010af9 	.word	0x08010af9
 8010b28:	08010b7d 	.word	0x08010b7d
 8010b2c:	08010af9 	.word	0x08010af9
 8010b30:	08010af9 	.word	0x08010af9
 8010b34:	08010af9 	.word	0x08010af9
 8010b38:	08010af9 	.word	0x08010af9
 8010b3c:	08010c7b 	.word	0x08010c7b
 8010b40:	08010ba7 	.word	0x08010ba7
 8010b44:	08010c35 	.word	0x08010c35
 8010b48:	08010af9 	.word	0x08010af9
 8010b4c:	08010af9 	.word	0x08010af9
 8010b50:	08010c9d 	.word	0x08010c9d
 8010b54:	08010af9 	.word	0x08010af9
 8010b58:	08010ba7 	.word	0x08010ba7
 8010b5c:	08010af9 	.word	0x08010af9
 8010b60:	08010af9 	.word	0x08010af9
 8010b64:	08010c3d 	.word	0x08010c3d
 8010b68:	6833      	ldr	r3, [r6, #0]
 8010b6a:	1d1a      	adds	r2, r3, #4
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	6032      	str	r2, [r6, #0]
 8010b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010b74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010b78:	2301      	movs	r3, #1
 8010b7a:	e09c      	b.n	8010cb6 <_printf_i+0x1e6>
 8010b7c:	6833      	ldr	r3, [r6, #0]
 8010b7e:	6820      	ldr	r0, [r4, #0]
 8010b80:	1d19      	adds	r1, r3, #4
 8010b82:	6031      	str	r1, [r6, #0]
 8010b84:	0606      	lsls	r6, r0, #24
 8010b86:	d501      	bpl.n	8010b8c <_printf_i+0xbc>
 8010b88:	681d      	ldr	r5, [r3, #0]
 8010b8a:	e003      	b.n	8010b94 <_printf_i+0xc4>
 8010b8c:	0645      	lsls	r5, r0, #25
 8010b8e:	d5fb      	bpl.n	8010b88 <_printf_i+0xb8>
 8010b90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010b94:	2d00      	cmp	r5, #0
 8010b96:	da03      	bge.n	8010ba0 <_printf_i+0xd0>
 8010b98:	232d      	movs	r3, #45	@ 0x2d
 8010b9a:	426d      	negs	r5, r5
 8010b9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ba0:	4858      	ldr	r0, [pc, #352]	@ (8010d04 <_printf_i+0x234>)
 8010ba2:	230a      	movs	r3, #10
 8010ba4:	e011      	b.n	8010bca <_printf_i+0xfa>
 8010ba6:	6821      	ldr	r1, [r4, #0]
 8010ba8:	6833      	ldr	r3, [r6, #0]
 8010baa:	0608      	lsls	r0, r1, #24
 8010bac:	f853 5b04 	ldr.w	r5, [r3], #4
 8010bb0:	d402      	bmi.n	8010bb8 <_printf_i+0xe8>
 8010bb2:	0649      	lsls	r1, r1, #25
 8010bb4:	bf48      	it	mi
 8010bb6:	b2ad      	uxthmi	r5, r5
 8010bb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8010bba:	4852      	ldr	r0, [pc, #328]	@ (8010d04 <_printf_i+0x234>)
 8010bbc:	6033      	str	r3, [r6, #0]
 8010bbe:	bf14      	ite	ne
 8010bc0:	230a      	movne	r3, #10
 8010bc2:	2308      	moveq	r3, #8
 8010bc4:	2100      	movs	r1, #0
 8010bc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010bca:	6866      	ldr	r6, [r4, #4]
 8010bcc:	60a6      	str	r6, [r4, #8]
 8010bce:	2e00      	cmp	r6, #0
 8010bd0:	db05      	blt.n	8010bde <_printf_i+0x10e>
 8010bd2:	6821      	ldr	r1, [r4, #0]
 8010bd4:	432e      	orrs	r6, r5
 8010bd6:	f021 0104 	bic.w	r1, r1, #4
 8010bda:	6021      	str	r1, [r4, #0]
 8010bdc:	d04b      	beq.n	8010c76 <_printf_i+0x1a6>
 8010bde:	4616      	mov	r6, r2
 8010be0:	fbb5 f1f3 	udiv	r1, r5, r3
 8010be4:	fb03 5711 	mls	r7, r3, r1, r5
 8010be8:	5dc7      	ldrb	r7, [r0, r7]
 8010bea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010bee:	462f      	mov	r7, r5
 8010bf0:	42bb      	cmp	r3, r7
 8010bf2:	460d      	mov	r5, r1
 8010bf4:	d9f4      	bls.n	8010be0 <_printf_i+0x110>
 8010bf6:	2b08      	cmp	r3, #8
 8010bf8:	d10b      	bne.n	8010c12 <_printf_i+0x142>
 8010bfa:	6823      	ldr	r3, [r4, #0]
 8010bfc:	07df      	lsls	r7, r3, #31
 8010bfe:	d508      	bpl.n	8010c12 <_printf_i+0x142>
 8010c00:	6923      	ldr	r3, [r4, #16]
 8010c02:	6861      	ldr	r1, [r4, #4]
 8010c04:	4299      	cmp	r1, r3
 8010c06:	bfde      	ittt	le
 8010c08:	2330      	movle	r3, #48	@ 0x30
 8010c0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010c0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010c12:	1b92      	subs	r2, r2, r6
 8010c14:	6122      	str	r2, [r4, #16]
 8010c16:	f8cd a000 	str.w	sl, [sp]
 8010c1a:	464b      	mov	r3, r9
 8010c1c:	aa03      	add	r2, sp, #12
 8010c1e:	4621      	mov	r1, r4
 8010c20:	4640      	mov	r0, r8
 8010c22:	f7ff fee7 	bl	80109f4 <_printf_common>
 8010c26:	3001      	adds	r0, #1
 8010c28:	d14a      	bne.n	8010cc0 <_printf_i+0x1f0>
 8010c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c2e:	b004      	add	sp, #16
 8010c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c34:	6823      	ldr	r3, [r4, #0]
 8010c36:	f043 0320 	orr.w	r3, r3, #32
 8010c3a:	6023      	str	r3, [r4, #0]
 8010c3c:	4832      	ldr	r0, [pc, #200]	@ (8010d08 <_printf_i+0x238>)
 8010c3e:	2778      	movs	r7, #120	@ 0x78
 8010c40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010c44:	6823      	ldr	r3, [r4, #0]
 8010c46:	6831      	ldr	r1, [r6, #0]
 8010c48:	061f      	lsls	r7, r3, #24
 8010c4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8010c4e:	d402      	bmi.n	8010c56 <_printf_i+0x186>
 8010c50:	065f      	lsls	r7, r3, #25
 8010c52:	bf48      	it	mi
 8010c54:	b2ad      	uxthmi	r5, r5
 8010c56:	6031      	str	r1, [r6, #0]
 8010c58:	07d9      	lsls	r1, r3, #31
 8010c5a:	bf44      	itt	mi
 8010c5c:	f043 0320 	orrmi.w	r3, r3, #32
 8010c60:	6023      	strmi	r3, [r4, #0]
 8010c62:	b11d      	cbz	r5, 8010c6c <_printf_i+0x19c>
 8010c64:	2310      	movs	r3, #16
 8010c66:	e7ad      	b.n	8010bc4 <_printf_i+0xf4>
 8010c68:	4826      	ldr	r0, [pc, #152]	@ (8010d04 <_printf_i+0x234>)
 8010c6a:	e7e9      	b.n	8010c40 <_printf_i+0x170>
 8010c6c:	6823      	ldr	r3, [r4, #0]
 8010c6e:	f023 0320 	bic.w	r3, r3, #32
 8010c72:	6023      	str	r3, [r4, #0]
 8010c74:	e7f6      	b.n	8010c64 <_printf_i+0x194>
 8010c76:	4616      	mov	r6, r2
 8010c78:	e7bd      	b.n	8010bf6 <_printf_i+0x126>
 8010c7a:	6833      	ldr	r3, [r6, #0]
 8010c7c:	6825      	ldr	r5, [r4, #0]
 8010c7e:	6961      	ldr	r1, [r4, #20]
 8010c80:	1d18      	adds	r0, r3, #4
 8010c82:	6030      	str	r0, [r6, #0]
 8010c84:	062e      	lsls	r6, r5, #24
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	d501      	bpl.n	8010c8e <_printf_i+0x1be>
 8010c8a:	6019      	str	r1, [r3, #0]
 8010c8c:	e002      	b.n	8010c94 <_printf_i+0x1c4>
 8010c8e:	0668      	lsls	r0, r5, #25
 8010c90:	d5fb      	bpl.n	8010c8a <_printf_i+0x1ba>
 8010c92:	8019      	strh	r1, [r3, #0]
 8010c94:	2300      	movs	r3, #0
 8010c96:	6123      	str	r3, [r4, #16]
 8010c98:	4616      	mov	r6, r2
 8010c9a:	e7bc      	b.n	8010c16 <_printf_i+0x146>
 8010c9c:	6833      	ldr	r3, [r6, #0]
 8010c9e:	1d1a      	adds	r2, r3, #4
 8010ca0:	6032      	str	r2, [r6, #0]
 8010ca2:	681e      	ldr	r6, [r3, #0]
 8010ca4:	6862      	ldr	r2, [r4, #4]
 8010ca6:	2100      	movs	r1, #0
 8010ca8:	4630      	mov	r0, r6
 8010caa:	f7ef fb19 	bl	80002e0 <memchr>
 8010cae:	b108      	cbz	r0, 8010cb4 <_printf_i+0x1e4>
 8010cb0:	1b80      	subs	r0, r0, r6
 8010cb2:	6060      	str	r0, [r4, #4]
 8010cb4:	6863      	ldr	r3, [r4, #4]
 8010cb6:	6123      	str	r3, [r4, #16]
 8010cb8:	2300      	movs	r3, #0
 8010cba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010cbe:	e7aa      	b.n	8010c16 <_printf_i+0x146>
 8010cc0:	6923      	ldr	r3, [r4, #16]
 8010cc2:	4632      	mov	r2, r6
 8010cc4:	4649      	mov	r1, r9
 8010cc6:	4640      	mov	r0, r8
 8010cc8:	47d0      	blx	sl
 8010cca:	3001      	adds	r0, #1
 8010ccc:	d0ad      	beq.n	8010c2a <_printf_i+0x15a>
 8010cce:	6823      	ldr	r3, [r4, #0]
 8010cd0:	079b      	lsls	r3, r3, #30
 8010cd2:	d413      	bmi.n	8010cfc <_printf_i+0x22c>
 8010cd4:	68e0      	ldr	r0, [r4, #12]
 8010cd6:	9b03      	ldr	r3, [sp, #12]
 8010cd8:	4298      	cmp	r0, r3
 8010cda:	bfb8      	it	lt
 8010cdc:	4618      	movlt	r0, r3
 8010cde:	e7a6      	b.n	8010c2e <_printf_i+0x15e>
 8010ce0:	2301      	movs	r3, #1
 8010ce2:	4632      	mov	r2, r6
 8010ce4:	4649      	mov	r1, r9
 8010ce6:	4640      	mov	r0, r8
 8010ce8:	47d0      	blx	sl
 8010cea:	3001      	adds	r0, #1
 8010cec:	d09d      	beq.n	8010c2a <_printf_i+0x15a>
 8010cee:	3501      	adds	r5, #1
 8010cf0:	68e3      	ldr	r3, [r4, #12]
 8010cf2:	9903      	ldr	r1, [sp, #12]
 8010cf4:	1a5b      	subs	r3, r3, r1
 8010cf6:	42ab      	cmp	r3, r5
 8010cf8:	dcf2      	bgt.n	8010ce0 <_printf_i+0x210>
 8010cfa:	e7eb      	b.n	8010cd4 <_printf_i+0x204>
 8010cfc:	2500      	movs	r5, #0
 8010cfe:	f104 0619 	add.w	r6, r4, #25
 8010d02:	e7f5      	b.n	8010cf0 <_printf_i+0x220>
 8010d04:	08013f55 	.word	0x08013f55
 8010d08:	08013f66 	.word	0x08013f66

08010d0c <std>:
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	b510      	push	{r4, lr}
 8010d10:	4604      	mov	r4, r0
 8010d12:	e9c0 3300 	strd	r3, r3, [r0]
 8010d16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010d1a:	6083      	str	r3, [r0, #8]
 8010d1c:	8181      	strh	r1, [r0, #12]
 8010d1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8010d20:	81c2      	strh	r2, [r0, #14]
 8010d22:	6183      	str	r3, [r0, #24]
 8010d24:	4619      	mov	r1, r3
 8010d26:	2208      	movs	r2, #8
 8010d28:	305c      	adds	r0, #92	@ 0x5c
 8010d2a:	f000 fa7f 	bl	801122c <memset>
 8010d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8010d64 <std+0x58>)
 8010d30:	6263      	str	r3, [r4, #36]	@ 0x24
 8010d32:	4b0d      	ldr	r3, [pc, #52]	@ (8010d68 <std+0x5c>)
 8010d34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010d36:	4b0d      	ldr	r3, [pc, #52]	@ (8010d6c <std+0x60>)
 8010d38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8010d70 <std+0x64>)
 8010d3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8010d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8010d74 <std+0x68>)
 8010d40:	6224      	str	r4, [r4, #32]
 8010d42:	429c      	cmp	r4, r3
 8010d44:	d006      	beq.n	8010d54 <std+0x48>
 8010d46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010d4a:	4294      	cmp	r4, r2
 8010d4c:	d002      	beq.n	8010d54 <std+0x48>
 8010d4e:	33d0      	adds	r3, #208	@ 0xd0
 8010d50:	429c      	cmp	r4, r3
 8010d52:	d105      	bne.n	8010d60 <std+0x54>
 8010d54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010d5c:	f000 bb08 	b.w	8011370 <__retarget_lock_init_recursive>
 8010d60:	bd10      	pop	{r4, pc}
 8010d62:	bf00      	nop
 8010d64:	08011079 	.word	0x08011079
 8010d68:	0801109f 	.word	0x0801109f
 8010d6c:	080110d7 	.word	0x080110d7
 8010d70:	080110fb 	.word	0x080110fb
 8010d74:	24000940 	.word	0x24000940

08010d78 <stdio_exit_handler>:
 8010d78:	4a02      	ldr	r2, [pc, #8]	@ (8010d84 <stdio_exit_handler+0xc>)
 8010d7a:	4903      	ldr	r1, [pc, #12]	@ (8010d88 <stdio_exit_handler+0x10>)
 8010d7c:	4803      	ldr	r0, [pc, #12]	@ (8010d8c <stdio_exit_handler+0x14>)
 8010d7e:	f000 b869 	b.w	8010e54 <_fwalk_sglue>
 8010d82:	bf00      	nop
 8010d84:	2400005c 	.word	0x2400005c
 8010d88:	080133b1 	.word	0x080133b1
 8010d8c:	240001d8 	.word	0x240001d8

08010d90 <cleanup_stdio>:
 8010d90:	6841      	ldr	r1, [r0, #4]
 8010d92:	4b0c      	ldr	r3, [pc, #48]	@ (8010dc4 <cleanup_stdio+0x34>)
 8010d94:	4299      	cmp	r1, r3
 8010d96:	b510      	push	{r4, lr}
 8010d98:	4604      	mov	r4, r0
 8010d9a:	d001      	beq.n	8010da0 <cleanup_stdio+0x10>
 8010d9c:	f002 fb08 	bl	80133b0 <_fflush_r>
 8010da0:	68a1      	ldr	r1, [r4, #8]
 8010da2:	4b09      	ldr	r3, [pc, #36]	@ (8010dc8 <cleanup_stdio+0x38>)
 8010da4:	4299      	cmp	r1, r3
 8010da6:	d002      	beq.n	8010dae <cleanup_stdio+0x1e>
 8010da8:	4620      	mov	r0, r4
 8010daa:	f002 fb01 	bl	80133b0 <_fflush_r>
 8010dae:	68e1      	ldr	r1, [r4, #12]
 8010db0:	4b06      	ldr	r3, [pc, #24]	@ (8010dcc <cleanup_stdio+0x3c>)
 8010db2:	4299      	cmp	r1, r3
 8010db4:	d004      	beq.n	8010dc0 <cleanup_stdio+0x30>
 8010db6:	4620      	mov	r0, r4
 8010db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010dbc:	f002 baf8 	b.w	80133b0 <_fflush_r>
 8010dc0:	bd10      	pop	{r4, pc}
 8010dc2:	bf00      	nop
 8010dc4:	24000940 	.word	0x24000940
 8010dc8:	240009a8 	.word	0x240009a8
 8010dcc:	24000a10 	.word	0x24000a10

08010dd0 <global_stdio_init.part.0>:
 8010dd0:	b510      	push	{r4, lr}
 8010dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8010e00 <global_stdio_init.part.0+0x30>)
 8010dd4:	4c0b      	ldr	r4, [pc, #44]	@ (8010e04 <global_stdio_init.part.0+0x34>)
 8010dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8010e08 <global_stdio_init.part.0+0x38>)
 8010dd8:	601a      	str	r2, [r3, #0]
 8010dda:	4620      	mov	r0, r4
 8010ddc:	2200      	movs	r2, #0
 8010dde:	2104      	movs	r1, #4
 8010de0:	f7ff ff94 	bl	8010d0c <std>
 8010de4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010de8:	2201      	movs	r2, #1
 8010dea:	2109      	movs	r1, #9
 8010dec:	f7ff ff8e 	bl	8010d0c <std>
 8010df0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010df4:	2202      	movs	r2, #2
 8010df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010dfa:	2112      	movs	r1, #18
 8010dfc:	f7ff bf86 	b.w	8010d0c <std>
 8010e00:	24000a78 	.word	0x24000a78
 8010e04:	24000940 	.word	0x24000940
 8010e08:	08010d79 	.word	0x08010d79

08010e0c <__sfp_lock_acquire>:
 8010e0c:	4801      	ldr	r0, [pc, #4]	@ (8010e14 <__sfp_lock_acquire+0x8>)
 8010e0e:	f000 bab0 	b.w	8011372 <__retarget_lock_acquire_recursive>
 8010e12:	bf00      	nop
 8010e14:	24000a81 	.word	0x24000a81

08010e18 <__sfp_lock_release>:
 8010e18:	4801      	ldr	r0, [pc, #4]	@ (8010e20 <__sfp_lock_release+0x8>)
 8010e1a:	f000 baab 	b.w	8011374 <__retarget_lock_release_recursive>
 8010e1e:	bf00      	nop
 8010e20:	24000a81 	.word	0x24000a81

08010e24 <__sinit>:
 8010e24:	b510      	push	{r4, lr}
 8010e26:	4604      	mov	r4, r0
 8010e28:	f7ff fff0 	bl	8010e0c <__sfp_lock_acquire>
 8010e2c:	6a23      	ldr	r3, [r4, #32]
 8010e2e:	b11b      	cbz	r3, 8010e38 <__sinit+0x14>
 8010e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e34:	f7ff bff0 	b.w	8010e18 <__sfp_lock_release>
 8010e38:	4b04      	ldr	r3, [pc, #16]	@ (8010e4c <__sinit+0x28>)
 8010e3a:	6223      	str	r3, [r4, #32]
 8010e3c:	4b04      	ldr	r3, [pc, #16]	@ (8010e50 <__sinit+0x2c>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d1f5      	bne.n	8010e30 <__sinit+0xc>
 8010e44:	f7ff ffc4 	bl	8010dd0 <global_stdio_init.part.0>
 8010e48:	e7f2      	b.n	8010e30 <__sinit+0xc>
 8010e4a:	bf00      	nop
 8010e4c:	08010d91 	.word	0x08010d91
 8010e50:	24000a78 	.word	0x24000a78

08010e54 <_fwalk_sglue>:
 8010e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e58:	4607      	mov	r7, r0
 8010e5a:	4688      	mov	r8, r1
 8010e5c:	4614      	mov	r4, r2
 8010e5e:	2600      	movs	r6, #0
 8010e60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010e64:	f1b9 0901 	subs.w	r9, r9, #1
 8010e68:	d505      	bpl.n	8010e76 <_fwalk_sglue+0x22>
 8010e6a:	6824      	ldr	r4, [r4, #0]
 8010e6c:	2c00      	cmp	r4, #0
 8010e6e:	d1f7      	bne.n	8010e60 <_fwalk_sglue+0xc>
 8010e70:	4630      	mov	r0, r6
 8010e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e76:	89ab      	ldrh	r3, [r5, #12]
 8010e78:	2b01      	cmp	r3, #1
 8010e7a:	d907      	bls.n	8010e8c <_fwalk_sglue+0x38>
 8010e7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010e80:	3301      	adds	r3, #1
 8010e82:	d003      	beq.n	8010e8c <_fwalk_sglue+0x38>
 8010e84:	4629      	mov	r1, r5
 8010e86:	4638      	mov	r0, r7
 8010e88:	47c0      	blx	r8
 8010e8a:	4306      	orrs	r6, r0
 8010e8c:	3568      	adds	r5, #104	@ 0x68
 8010e8e:	e7e9      	b.n	8010e64 <_fwalk_sglue+0x10>

08010e90 <iprintf>:
 8010e90:	b40f      	push	{r0, r1, r2, r3}
 8010e92:	b507      	push	{r0, r1, r2, lr}
 8010e94:	4906      	ldr	r1, [pc, #24]	@ (8010eb0 <iprintf+0x20>)
 8010e96:	ab04      	add	r3, sp, #16
 8010e98:	6808      	ldr	r0, [r1, #0]
 8010e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e9e:	6881      	ldr	r1, [r0, #8]
 8010ea0:	9301      	str	r3, [sp, #4]
 8010ea2:	f001 ff9b 	bl	8012ddc <_vfiprintf_r>
 8010ea6:	b003      	add	sp, #12
 8010ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010eac:	b004      	add	sp, #16
 8010eae:	4770      	bx	lr
 8010eb0:	240001d4 	.word	0x240001d4

08010eb4 <_puts_r>:
 8010eb4:	6a03      	ldr	r3, [r0, #32]
 8010eb6:	b570      	push	{r4, r5, r6, lr}
 8010eb8:	6884      	ldr	r4, [r0, #8]
 8010eba:	4605      	mov	r5, r0
 8010ebc:	460e      	mov	r6, r1
 8010ebe:	b90b      	cbnz	r3, 8010ec4 <_puts_r+0x10>
 8010ec0:	f7ff ffb0 	bl	8010e24 <__sinit>
 8010ec4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010ec6:	07db      	lsls	r3, r3, #31
 8010ec8:	d405      	bmi.n	8010ed6 <_puts_r+0x22>
 8010eca:	89a3      	ldrh	r3, [r4, #12]
 8010ecc:	0598      	lsls	r0, r3, #22
 8010ece:	d402      	bmi.n	8010ed6 <_puts_r+0x22>
 8010ed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ed2:	f000 fa4e 	bl	8011372 <__retarget_lock_acquire_recursive>
 8010ed6:	89a3      	ldrh	r3, [r4, #12]
 8010ed8:	0719      	lsls	r1, r3, #28
 8010eda:	d502      	bpl.n	8010ee2 <_puts_r+0x2e>
 8010edc:	6923      	ldr	r3, [r4, #16]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d135      	bne.n	8010f4e <_puts_r+0x9a>
 8010ee2:	4621      	mov	r1, r4
 8010ee4:	4628      	mov	r0, r5
 8010ee6:	f000 f94b 	bl	8011180 <__swsetup_r>
 8010eea:	b380      	cbz	r0, 8010f4e <_puts_r+0x9a>
 8010eec:	f04f 35ff 	mov.w	r5, #4294967295
 8010ef0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010ef2:	07da      	lsls	r2, r3, #31
 8010ef4:	d405      	bmi.n	8010f02 <_puts_r+0x4e>
 8010ef6:	89a3      	ldrh	r3, [r4, #12]
 8010ef8:	059b      	lsls	r3, r3, #22
 8010efa:	d402      	bmi.n	8010f02 <_puts_r+0x4e>
 8010efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010efe:	f000 fa39 	bl	8011374 <__retarget_lock_release_recursive>
 8010f02:	4628      	mov	r0, r5
 8010f04:	bd70      	pop	{r4, r5, r6, pc}
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	da04      	bge.n	8010f14 <_puts_r+0x60>
 8010f0a:	69a2      	ldr	r2, [r4, #24]
 8010f0c:	429a      	cmp	r2, r3
 8010f0e:	dc17      	bgt.n	8010f40 <_puts_r+0x8c>
 8010f10:	290a      	cmp	r1, #10
 8010f12:	d015      	beq.n	8010f40 <_puts_r+0x8c>
 8010f14:	6823      	ldr	r3, [r4, #0]
 8010f16:	1c5a      	adds	r2, r3, #1
 8010f18:	6022      	str	r2, [r4, #0]
 8010f1a:	7019      	strb	r1, [r3, #0]
 8010f1c:	68a3      	ldr	r3, [r4, #8]
 8010f1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010f22:	3b01      	subs	r3, #1
 8010f24:	60a3      	str	r3, [r4, #8]
 8010f26:	2900      	cmp	r1, #0
 8010f28:	d1ed      	bne.n	8010f06 <_puts_r+0x52>
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	da11      	bge.n	8010f52 <_puts_r+0x9e>
 8010f2e:	4622      	mov	r2, r4
 8010f30:	210a      	movs	r1, #10
 8010f32:	4628      	mov	r0, r5
 8010f34:	f000 f8e5 	bl	8011102 <__swbuf_r>
 8010f38:	3001      	adds	r0, #1
 8010f3a:	d0d7      	beq.n	8010eec <_puts_r+0x38>
 8010f3c:	250a      	movs	r5, #10
 8010f3e:	e7d7      	b.n	8010ef0 <_puts_r+0x3c>
 8010f40:	4622      	mov	r2, r4
 8010f42:	4628      	mov	r0, r5
 8010f44:	f000 f8dd 	bl	8011102 <__swbuf_r>
 8010f48:	3001      	adds	r0, #1
 8010f4a:	d1e7      	bne.n	8010f1c <_puts_r+0x68>
 8010f4c:	e7ce      	b.n	8010eec <_puts_r+0x38>
 8010f4e:	3e01      	subs	r6, #1
 8010f50:	e7e4      	b.n	8010f1c <_puts_r+0x68>
 8010f52:	6823      	ldr	r3, [r4, #0]
 8010f54:	1c5a      	adds	r2, r3, #1
 8010f56:	6022      	str	r2, [r4, #0]
 8010f58:	220a      	movs	r2, #10
 8010f5a:	701a      	strb	r2, [r3, #0]
 8010f5c:	e7ee      	b.n	8010f3c <_puts_r+0x88>
	...

08010f60 <puts>:
 8010f60:	4b02      	ldr	r3, [pc, #8]	@ (8010f6c <puts+0xc>)
 8010f62:	4601      	mov	r1, r0
 8010f64:	6818      	ldr	r0, [r3, #0]
 8010f66:	f7ff bfa5 	b.w	8010eb4 <_puts_r>
 8010f6a:	bf00      	nop
 8010f6c:	240001d4 	.word	0x240001d4

08010f70 <sniprintf>:
 8010f70:	b40c      	push	{r2, r3}
 8010f72:	b530      	push	{r4, r5, lr}
 8010f74:	4b18      	ldr	r3, [pc, #96]	@ (8010fd8 <sniprintf+0x68>)
 8010f76:	1e0c      	subs	r4, r1, #0
 8010f78:	681d      	ldr	r5, [r3, #0]
 8010f7a:	b09d      	sub	sp, #116	@ 0x74
 8010f7c:	da08      	bge.n	8010f90 <sniprintf+0x20>
 8010f7e:	238b      	movs	r3, #139	@ 0x8b
 8010f80:	602b      	str	r3, [r5, #0]
 8010f82:	f04f 30ff 	mov.w	r0, #4294967295
 8010f86:	b01d      	add	sp, #116	@ 0x74
 8010f88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010f8c:	b002      	add	sp, #8
 8010f8e:	4770      	bx	lr
 8010f90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010f94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010f98:	f04f 0300 	mov.w	r3, #0
 8010f9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010f9e:	bf14      	ite	ne
 8010fa0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010fa4:	4623      	moveq	r3, r4
 8010fa6:	9304      	str	r3, [sp, #16]
 8010fa8:	9307      	str	r3, [sp, #28]
 8010faa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010fae:	9002      	str	r0, [sp, #8]
 8010fb0:	9006      	str	r0, [sp, #24]
 8010fb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010fb6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010fb8:	ab21      	add	r3, sp, #132	@ 0x84
 8010fba:	a902      	add	r1, sp, #8
 8010fbc:	4628      	mov	r0, r5
 8010fbe:	9301      	str	r3, [sp, #4]
 8010fc0:	f001 fc16 	bl	80127f0 <_svfiprintf_r>
 8010fc4:	1c43      	adds	r3, r0, #1
 8010fc6:	bfbc      	itt	lt
 8010fc8:	238b      	movlt	r3, #139	@ 0x8b
 8010fca:	602b      	strlt	r3, [r5, #0]
 8010fcc:	2c00      	cmp	r4, #0
 8010fce:	d0da      	beq.n	8010f86 <sniprintf+0x16>
 8010fd0:	9b02      	ldr	r3, [sp, #8]
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	701a      	strb	r2, [r3, #0]
 8010fd6:	e7d6      	b.n	8010f86 <sniprintf+0x16>
 8010fd8:	240001d4 	.word	0x240001d4

08010fdc <siprintf>:
 8010fdc:	b40e      	push	{r1, r2, r3}
 8010fde:	b510      	push	{r4, lr}
 8010fe0:	b09d      	sub	sp, #116	@ 0x74
 8010fe2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010fe4:	9002      	str	r0, [sp, #8]
 8010fe6:	9006      	str	r0, [sp, #24]
 8010fe8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010fec:	480a      	ldr	r0, [pc, #40]	@ (8011018 <siprintf+0x3c>)
 8010fee:	9107      	str	r1, [sp, #28]
 8010ff0:	9104      	str	r1, [sp, #16]
 8010ff2:	490a      	ldr	r1, [pc, #40]	@ (801101c <siprintf+0x40>)
 8010ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ff8:	9105      	str	r1, [sp, #20]
 8010ffa:	2400      	movs	r4, #0
 8010ffc:	a902      	add	r1, sp, #8
 8010ffe:	6800      	ldr	r0, [r0, #0]
 8011000:	9301      	str	r3, [sp, #4]
 8011002:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011004:	f001 fbf4 	bl	80127f0 <_svfiprintf_r>
 8011008:	9b02      	ldr	r3, [sp, #8]
 801100a:	701c      	strb	r4, [r3, #0]
 801100c:	b01d      	add	sp, #116	@ 0x74
 801100e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011012:	b003      	add	sp, #12
 8011014:	4770      	bx	lr
 8011016:	bf00      	nop
 8011018:	240001d4 	.word	0x240001d4
 801101c:	ffff0208 	.word	0xffff0208

08011020 <siscanf>:
 8011020:	b40e      	push	{r1, r2, r3}
 8011022:	b570      	push	{r4, r5, r6, lr}
 8011024:	b09d      	sub	sp, #116	@ 0x74
 8011026:	ac21      	add	r4, sp, #132	@ 0x84
 8011028:	2500      	movs	r5, #0
 801102a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801102e:	f854 6b04 	ldr.w	r6, [r4], #4
 8011032:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011036:	951b      	str	r5, [sp, #108]	@ 0x6c
 8011038:	9002      	str	r0, [sp, #8]
 801103a:	9006      	str	r0, [sp, #24]
 801103c:	f7ef f9a0 	bl	8000380 <strlen>
 8011040:	4b0b      	ldr	r3, [pc, #44]	@ (8011070 <siscanf+0x50>)
 8011042:	9003      	str	r0, [sp, #12]
 8011044:	9007      	str	r0, [sp, #28]
 8011046:	480b      	ldr	r0, [pc, #44]	@ (8011074 <siscanf+0x54>)
 8011048:	930b      	str	r3, [sp, #44]	@ 0x2c
 801104a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801104e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011052:	4632      	mov	r2, r6
 8011054:	4623      	mov	r3, r4
 8011056:	a902      	add	r1, sp, #8
 8011058:	6800      	ldr	r0, [r0, #0]
 801105a:	950f      	str	r5, [sp, #60]	@ 0x3c
 801105c:	9514      	str	r5, [sp, #80]	@ 0x50
 801105e:	9401      	str	r4, [sp, #4]
 8011060:	f001 fd1c 	bl	8012a9c <__ssvfiscanf_r>
 8011064:	b01d      	add	sp, #116	@ 0x74
 8011066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801106a:	b003      	add	sp, #12
 801106c:	4770      	bx	lr
 801106e:	bf00      	nop
 8011070:	0801109b 	.word	0x0801109b
 8011074:	240001d4 	.word	0x240001d4

08011078 <__sread>:
 8011078:	b510      	push	{r4, lr}
 801107a:	460c      	mov	r4, r1
 801107c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011080:	f000 f918 	bl	80112b4 <_read_r>
 8011084:	2800      	cmp	r0, #0
 8011086:	bfab      	itete	ge
 8011088:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801108a:	89a3      	ldrhlt	r3, [r4, #12]
 801108c:	181b      	addge	r3, r3, r0
 801108e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011092:	bfac      	ite	ge
 8011094:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011096:	81a3      	strhlt	r3, [r4, #12]
 8011098:	bd10      	pop	{r4, pc}

0801109a <__seofread>:
 801109a:	2000      	movs	r0, #0
 801109c:	4770      	bx	lr

0801109e <__swrite>:
 801109e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110a2:	461f      	mov	r7, r3
 80110a4:	898b      	ldrh	r3, [r1, #12]
 80110a6:	05db      	lsls	r3, r3, #23
 80110a8:	4605      	mov	r5, r0
 80110aa:	460c      	mov	r4, r1
 80110ac:	4616      	mov	r6, r2
 80110ae:	d505      	bpl.n	80110bc <__swrite+0x1e>
 80110b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110b4:	2302      	movs	r3, #2
 80110b6:	2200      	movs	r2, #0
 80110b8:	f000 f8ea 	bl	8011290 <_lseek_r>
 80110bc:	89a3      	ldrh	r3, [r4, #12]
 80110be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80110c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80110c6:	81a3      	strh	r3, [r4, #12]
 80110c8:	4632      	mov	r2, r6
 80110ca:	463b      	mov	r3, r7
 80110cc:	4628      	mov	r0, r5
 80110ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80110d2:	f000 b911 	b.w	80112f8 <_write_r>

080110d6 <__sseek>:
 80110d6:	b510      	push	{r4, lr}
 80110d8:	460c      	mov	r4, r1
 80110da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110de:	f000 f8d7 	bl	8011290 <_lseek_r>
 80110e2:	1c43      	adds	r3, r0, #1
 80110e4:	89a3      	ldrh	r3, [r4, #12]
 80110e6:	bf15      	itete	ne
 80110e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80110ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80110ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80110f2:	81a3      	strheq	r3, [r4, #12]
 80110f4:	bf18      	it	ne
 80110f6:	81a3      	strhne	r3, [r4, #12]
 80110f8:	bd10      	pop	{r4, pc}

080110fa <__sclose>:
 80110fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110fe:	f000 b8b7 	b.w	8011270 <_close_r>

08011102 <__swbuf_r>:
 8011102:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011104:	460e      	mov	r6, r1
 8011106:	4614      	mov	r4, r2
 8011108:	4605      	mov	r5, r0
 801110a:	b118      	cbz	r0, 8011114 <__swbuf_r+0x12>
 801110c:	6a03      	ldr	r3, [r0, #32]
 801110e:	b90b      	cbnz	r3, 8011114 <__swbuf_r+0x12>
 8011110:	f7ff fe88 	bl	8010e24 <__sinit>
 8011114:	69a3      	ldr	r3, [r4, #24]
 8011116:	60a3      	str	r3, [r4, #8]
 8011118:	89a3      	ldrh	r3, [r4, #12]
 801111a:	071a      	lsls	r2, r3, #28
 801111c:	d501      	bpl.n	8011122 <__swbuf_r+0x20>
 801111e:	6923      	ldr	r3, [r4, #16]
 8011120:	b943      	cbnz	r3, 8011134 <__swbuf_r+0x32>
 8011122:	4621      	mov	r1, r4
 8011124:	4628      	mov	r0, r5
 8011126:	f000 f82b 	bl	8011180 <__swsetup_r>
 801112a:	b118      	cbz	r0, 8011134 <__swbuf_r+0x32>
 801112c:	f04f 37ff 	mov.w	r7, #4294967295
 8011130:	4638      	mov	r0, r7
 8011132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011134:	6823      	ldr	r3, [r4, #0]
 8011136:	6922      	ldr	r2, [r4, #16]
 8011138:	1a98      	subs	r0, r3, r2
 801113a:	6963      	ldr	r3, [r4, #20]
 801113c:	b2f6      	uxtb	r6, r6
 801113e:	4283      	cmp	r3, r0
 8011140:	4637      	mov	r7, r6
 8011142:	dc05      	bgt.n	8011150 <__swbuf_r+0x4e>
 8011144:	4621      	mov	r1, r4
 8011146:	4628      	mov	r0, r5
 8011148:	f002 f932 	bl	80133b0 <_fflush_r>
 801114c:	2800      	cmp	r0, #0
 801114e:	d1ed      	bne.n	801112c <__swbuf_r+0x2a>
 8011150:	68a3      	ldr	r3, [r4, #8]
 8011152:	3b01      	subs	r3, #1
 8011154:	60a3      	str	r3, [r4, #8]
 8011156:	6823      	ldr	r3, [r4, #0]
 8011158:	1c5a      	adds	r2, r3, #1
 801115a:	6022      	str	r2, [r4, #0]
 801115c:	701e      	strb	r6, [r3, #0]
 801115e:	6962      	ldr	r2, [r4, #20]
 8011160:	1c43      	adds	r3, r0, #1
 8011162:	429a      	cmp	r2, r3
 8011164:	d004      	beq.n	8011170 <__swbuf_r+0x6e>
 8011166:	89a3      	ldrh	r3, [r4, #12]
 8011168:	07db      	lsls	r3, r3, #31
 801116a:	d5e1      	bpl.n	8011130 <__swbuf_r+0x2e>
 801116c:	2e0a      	cmp	r6, #10
 801116e:	d1df      	bne.n	8011130 <__swbuf_r+0x2e>
 8011170:	4621      	mov	r1, r4
 8011172:	4628      	mov	r0, r5
 8011174:	f002 f91c 	bl	80133b0 <_fflush_r>
 8011178:	2800      	cmp	r0, #0
 801117a:	d0d9      	beq.n	8011130 <__swbuf_r+0x2e>
 801117c:	e7d6      	b.n	801112c <__swbuf_r+0x2a>
	...

08011180 <__swsetup_r>:
 8011180:	b538      	push	{r3, r4, r5, lr}
 8011182:	4b29      	ldr	r3, [pc, #164]	@ (8011228 <__swsetup_r+0xa8>)
 8011184:	4605      	mov	r5, r0
 8011186:	6818      	ldr	r0, [r3, #0]
 8011188:	460c      	mov	r4, r1
 801118a:	b118      	cbz	r0, 8011194 <__swsetup_r+0x14>
 801118c:	6a03      	ldr	r3, [r0, #32]
 801118e:	b90b      	cbnz	r3, 8011194 <__swsetup_r+0x14>
 8011190:	f7ff fe48 	bl	8010e24 <__sinit>
 8011194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011198:	0719      	lsls	r1, r3, #28
 801119a:	d422      	bmi.n	80111e2 <__swsetup_r+0x62>
 801119c:	06da      	lsls	r2, r3, #27
 801119e:	d407      	bmi.n	80111b0 <__swsetup_r+0x30>
 80111a0:	2209      	movs	r2, #9
 80111a2:	602a      	str	r2, [r5, #0]
 80111a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111a8:	81a3      	strh	r3, [r4, #12]
 80111aa:	f04f 30ff 	mov.w	r0, #4294967295
 80111ae:	e033      	b.n	8011218 <__swsetup_r+0x98>
 80111b0:	0758      	lsls	r0, r3, #29
 80111b2:	d512      	bpl.n	80111da <__swsetup_r+0x5a>
 80111b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111b6:	b141      	cbz	r1, 80111ca <__swsetup_r+0x4a>
 80111b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111bc:	4299      	cmp	r1, r3
 80111be:	d002      	beq.n	80111c6 <__swsetup_r+0x46>
 80111c0:	4628      	mov	r0, r5
 80111c2:	f000 fecf 	bl	8011f64 <_free_r>
 80111c6:	2300      	movs	r3, #0
 80111c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80111ca:	89a3      	ldrh	r3, [r4, #12]
 80111cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80111d0:	81a3      	strh	r3, [r4, #12]
 80111d2:	2300      	movs	r3, #0
 80111d4:	6063      	str	r3, [r4, #4]
 80111d6:	6923      	ldr	r3, [r4, #16]
 80111d8:	6023      	str	r3, [r4, #0]
 80111da:	89a3      	ldrh	r3, [r4, #12]
 80111dc:	f043 0308 	orr.w	r3, r3, #8
 80111e0:	81a3      	strh	r3, [r4, #12]
 80111e2:	6923      	ldr	r3, [r4, #16]
 80111e4:	b94b      	cbnz	r3, 80111fa <__swsetup_r+0x7a>
 80111e6:	89a3      	ldrh	r3, [r4, #12]
 80111e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80111ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80111f0:	d003      	beq.n	80111fa <__swsetup_r+0x7a>
 80111f2:	4621      	mov	r1, r4
 80111f4:	4628      	mov	r0, r5
 80111f6:	f002 f929 	bl	801344c <__smakebuf_r>
 80111fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111fe:	f013 0201 	ands.w	r2, r3, #1
 8011202:	d00a      	beq.n	801121a <__swsetup_r+0x9a>
 8011204:	2200      	movs	r2, #0
 8011206:	60a2      	str	r2, [r4, #8]
 8011208:	6962      	ldr	r2, [r4, #20]
 801120a:	4252      	negs	r2, r2
 801120c:	61a2      	str	r2, [r4, #24]
 801120e:	6922      	ldr	r2, [r4, #16]
 8011210:	b942      	cbnz	r2, 8011224 <__swsetup_r+0xa4>
 8011212:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011216:	d1c5      	bne.n	80111a4 <__swsetup_r+0x24>
 8011218:	bd38      	pop	{r3, r4, r5, pc}
 801121a:	0799      	lsls	r1, r3, #30
 801121c:	bf58      	it	pl
 801121e:	6962      	ldrpl	r2, [r4, #20]
 8011220:	60a2      	str	r2, [r4, #8]
 8011222:	e7f4      	b.n	801120e <__swsetup_r+0x8e>
 8011224:	2000      	movs	r0, #0
 8011226:	e7f7      	b.n	8011218 <__swsetup_r+0x98>
 8011228:	240001d4 	.word	0x240001d4

0801122c <memset>:
 801122c:	4402      	add	r2, r0
 801122e:	4603      	mov	r3, r0
 8011230:	4293      	cmp	r3, r2
 8011232:	d100      	bne.n	8011236 <memset+0xa>
 8011234:	4770      	bx	lr
 8011236:	f803 1b01 	strb.w	r1, [r3], #1
 801123a:	e7f9      	b.n	8011230 <memset+0x4>

0801123c <strstr>:
 801123c:	780a      	ldrb	r2, [r1, #0]
 801123e:	b570      	push	{r4, r5, r6, lr}
 8011240:	b96a      	cbnz	r2, 801125e <strstr+0x22>
 8011242:	bd70      	pop	{r4, r5, r6, pc}
 8011244:	429a      	cmp	r2, r3
 8011246:	d109      	bne.n	801125c <strstr+0x20>
 8011248:	460c      	mov	r4, r1
 801124a:	4605      	mov	r5, r0
 801124c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8011250:	2b00      	cmp	r3, #0
 8011252:	d0f6      	beq.n	8011242 <strstr+0x6>
 8011254:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011258:	429e      	cmp	r6, r3
 801125a:	d0f7      	beq.n	801124c <strstr+0x10>
 801125c:	3001      	adds	r0, #1
 801125e:	7803      	ldrb	r3, [r0, #0]
 8011260:	2b00      	cmp	r3, #0
 8011262:	d1ef      	bne.n	8011244 <strstr+0x8>
 8011264:	4618      	mov	r0, r3
 8011266:	e7ec      	b.n	8011242 <strstr+0x6>

08011268 <_localeconv_r>:
 8011268:	4800      	ldr	r0, [pc, #0]	@ (801126c <_localeconv_r+0x4>)
 801126a:	4770      	bx	lr
 801126c:	24000158 	.word	0x24000158

08011270 <_close_r>:
 8011270:	b538      	push	{r3, r4, r5, lr}
 8011272:	4d06      	ldr	r5, [pc, #24]	@ (801128c <_close_r+0x1c>)
 8011274:	2300      	movs	r3, #0
 8011276:	4604      	mov	r4, r0
 8011278:	4608      	mov	r0, r1
 801127a:	602b      	str	r3, [r5, #0]
 801127c:	f7f2 fdd4 	bl	8003e28 <_close>
 8011280:	1c43      	adds	r3, r0, #1
 8011282:	d102      	bne.n	801128a <_close_r+0x1a>
 8011284:	682b      	ldr	r3, [r5, #0]
 8011286:	b103      	cbz	r3, 801128a <_close_r+0x1a>
 8011288:	6023      	str	r3, [r4, #0]
 801128a:	bd38      	pop	{r3, r4, r5, pc}
 801128c:	24000a7c 	.word	0x24000a7c

08011290 <_lseek_r>:
 8011290:	b538      	push	{r3, r4, r5, lr}
 8011292:	4d07      	ldr	r5, [pc, #28]	@ (80112b0 <_lseek_r+0x20>)
 8011294:	4604      	mov	r4, r0
 8011296:	4608      	mov	r0, r1
 8011298:	4611      	mov	r1, r2
 801129a:	2200      	movs	r2, #0
 801129c:	602a      	str	r2, [r5, #0]
 801129e:	461a      	mov	r2, r3
 80112a0:	f7f2 fde9 	bl	8003e76 <_lseek>
 80112a4:	1c43      	adds	r3, r0, #1
 80112a6:	d102      	bne.n	80112ae <_lseek_r+0x1e>
 80112a8:	682b      	ldr	r3, [r5, #0]
 80112aa:	b103      	cbz	r3, 80112ae <_lseek_r+0x1e>
 80112ac:	6023      	str	r3, [r4, #0]
 80112ae:	bd38      	pop	{r3, r4, r5, pc}
 80112b0:	24000a7c 	.word	0x24000a7c

080112b4 <_read_r>:
 80112b4:	b538      	push	{r3, r4, r5, lr}
 80112b6:	4d07      	ldr	r5, [pc, #28]	@ (80112d4 <_read_r+0x20>)
 80112b8:	4604      	mov	r4, r0
 80112ba:	4608      	mov	r0, r1
 80112bc:	4611      	mov	r1, r2
 80112be:	2200      	movs	r2, #0
 80112c0:	602a      	str	r2, [r5, #0]
 80112c2:	461a      	mov	r2, r3
 80112c4:	f7f2 fd93 	bl	8003dee <_read>
 80112c8:	1c43      	adds	r3, r0, #1
 80112ca:	d102      	bne.n	80112d2 <_read_r+0x1e>
 80112cc:	682b      	ldr	r3, [r5, #0]
 80112ce:	b103      	cbz	r3, 80112d2 <_read_r+0x1e>
 80112d0:	6023      	str	r3, [r4, #0]
 80112d2:	bd38      	pop	{r3, r4, r5, pc}
 80112d4:	24000a7c 	.word	0x24000a7c

080112d8 <_sbrk_r>:
 80112d8:	b538      	push	{r3, r4, r5, lr}
 80112da:	4d06      	ldr	r5, [pc, #24]	@ (80112f4 <_sbrk_r+0x1c>)
 80112dc:	2300      	movs	r3, #0
 80112de:	4604      	mov	r4, r0
 80112e0:	4608      	mov	r0, r1
 80112e2:	602b      	str	r3, [r5, #0]
 80112e4:	f7f2 fdd4 	bl	8003e90 <_sbrk>
 80112e8:	1c43      	adds	r3, r0, #1
 80112ea:	d102      	bne.n	80112f2 <_sbrk_r+0x1a>
 80112ec:	682b      	ldr	r3, [r5, #0]
 80112ee:	b103      	cbz	r3, 80112f2 <_sbrk_r+0x1a>
 80112f0:	6023      	str	r3, [r4, #0]
 80112f2:	bd38      	pop	{r3, r4, r5, pc}
 80112f4:	24000a7c 	.word	0x24000a7c

080112f8 <_write_r>:
 80112f8:	b538      	push	{r3, r4, r5, lr}
 80112fa:	4d07      	ldr	r5, [pc, #28]	@ (8011318 <_write_r+0x20>)
 80112fc:	4604      	mov	r4, r0
 80112fe:	4608      	mov	r0, r1
 8011300:	4611      	mov	r1, r2
 8011302:	2200      	movs	r2, #0
 8011304:	602a      	str	r2, [r5, #0]
 8011306:	461a      	mov	r2, r3
 8011308:	f7f2 f9a0 	bl	800364c <_write>
 801130c:	1c43      	adds	r3, r0, #1
 801130e:	d102      	bne.n	8011316 <_write_r+0x1e>
 8011310:	682b      	ldr	r3, [r5, #0]
 8011312:	b103      	cbz	r3, 8011316 <_write_r+0x1e>
 8011314:	6023      	str	r3, [r4, #0]
 8011316:	bd38      	pop	{r3, r4, r5, pc}
 8011318:	24000a7c 	.word	0x24000a7c

0801131c <__errno>:
 801131c:	4b01      	ldr	r3, [pc, #4]	@ (8011324 <__errno+0x8>)
 801131e:	6818      	ldr	r0, [r3, #0]
 8011320:	4770      	bx	lr
 8011322:	bf00      	nop
 8011324:	240001d4 	.word	0x240001d4

08011328 <__libc_init_array>:
 8011328:	b570      	push	{r4, r5, r6, lr}
 801132a:	4d0d      	ldr	r5, [pc, #52]	@ (8011360 <__libc_init_array+0x38>)
 801132c:	4c0d      	ldr	r4, [pc, #52]	@ (8011364 <__libc_init_array+0x3c>)
 801132e:	1b64      	subs	r4, r4, r5
 8011330:	10a4      	asrs	r4, r4, #2
 8011332:	2600      	movs	r6, #0
 8011334:	42a6      	cmp	r6, r4
 8011336:	d109      	bne.n	801134c <__libc_init_array+0x24>
 8011338:	4d0b      	ldr	r5, [pc, #44]	@ (8011368 <__libc_init_array+0x40>)
 801133a:	4c0c      	ldr	r4, [pc, #48]	@ (801136c <__libc_init_array+0x44>)
 801133c:	f002 faee 	bl	801391c <_init>
 8011340:	1b64      	subs	r4, r4, r5
 8011342:	10a4      	asrs	r4, r4, #2
 8011344:	2600      	movs	r6, #0
 8011346:	42a6      	cmp	r6, r4
 8011348:	d105      	bne.n	8011356 <__libc_init_array+0x2e>
 801134a:	bd70      	pop	{r4, r5, r6, pc}
 801134c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011350:	4798      	blx	r3
 8011352:	3601      	adds	r6, #1
 8011354:	e7ee      	b.n	8011334 <__libc_init_array+0xc>
 8011356:	f855 3b04 	ldr.w	r3, [r5], #4
 801135a:	4798      	blx	r3
 801135c:	3601      	adds	r6, #1
 801135e:	e7f2      	b.n	8011346 <__libc_init_array+0x1e>
 8011360:	080141d8 	.word	0x080141d8
 8011364:	080141d8 	.word	0x080141d8
 8011368:	080141d8 	.word	0x080141d8
 801136c:	080141dc 	.word	0x080141dc

08011370 <__retarget_lock_init_recursive>:
 8011370:	4770      	bx	lr

08011372 <__retarget_lock_acquire_recursive>:
 8011372:	4770      	bx	lr

08011374 <__retarget_lock_release_recursive>:
 8011374:	4770      	bx	lr

08011376 <memcpy>:
 8011376:	440a      	add	r2, r1
 8011378:	4291      	cmp	r1, r2
 801137a:	f100 33ff 	add.w	r3, r0, #4294967295
 801137e:	d100      	bne.n	8011382 <memcpy+0xc>
 8011380:	4770      	bx	lr
 8011382:	b510      	push	{r4, lr}
 8011384:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011388:	f803 4f01 	strb.w	r4, [r3, #1]!
 801138c:	4291      	cmp	r1, r2
 801138e:	d1f9      	bne.n	8011384 <memcpy+0xe>
 8011390:	bd10      	pop	{r4, pc}

08011392 <quorem>:
 8011392:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011396:	6903      	ldr	r3, [r0, #16]
 8011398:	690c      	ldr	r4, [r1, #16]
 801139a:	42a3      	cmp	r3, r4
 801139c:	4607      	mov	r7, r0
 801139e:	db7e      	blt.n	801149e <quorem+0x10c>
 80113a0:	3c01      	subs	r4, #1
 80113a2:	f101 0814 	add.w	r8, r1, #20
 80113a6:	00a3      	lsls	r3, r4, #2
 80113a8:	f100 0514 	add.w	r5, r0, #20
 80113ac:	9300      	str	r3, [sp, #0]
 80113ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80113b2:	9301      	str	r3, [sp, #4]
 80113b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80113b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80113bc:	3301      	adds	r3, #1
 80113be:	429a      	cmp	r2, r3
 80113c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80113c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80113c8:	d32e      	bcc.n	8011428 <quorem+0x96>
 80113ca:	f04f 0a00 	mov.w	sl, #0
 80113ce:	46c4      	mov	ip, r8
 80113d0:	46ae      	mov	lr, r5
 80113d2:	46d3      	mov	fp, sl
 80113d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80113d8:	b298      	uxth	r0, r3
 80113da:	fb06 a000 	mla	r0, r6, r0, sl
 80113de:	0c02      	lsrs	r2, r0, #16
 80113e0:	0c1b      	lsrs	r3, r3, #16
 80113e2:	fb06 2303 	mla	r3, r6, r3, r2
 80113e6:	f8de 2000 	ldr.w	r2, [lr]
 80113ea:	b280      	uxth	r0, r0
 80113ec:	b292      	uxth	r2, r2
 80113ee:	1a12      	subs	r2, r2, r0
 80113f0:	445a      	add	r2, fp
 80113f2:	f8de 0000 	ldr.w	r0, [lr]
 80113f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80113fa:	b29b      	uxth	r3, r3
 80113fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011400:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011404:	b292      	uxth	r2, r2
 8011406:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801140a:	45e1      	cmp	r9, ip
 801140c:	f84e 2b04 	str.w	r2, [lr], #4
 8011410:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011414:	d2de      	bcs.n	80113d4 <quorem+0x42>
 8011416:	9b00      	ldr	r3, [sp, #0]
 8011418:	58eb      	ldr	r3, [r5, r3]
 801141a:	b92b      	cbnz	r3, 8011428 <quorem+0x96>
 801141c:	9b01      	ldr	r3, [sp, #4]
 801141e:	3b04      	subs	r3, #4
 8011420:	429d      	cmp	r5, r3
 8011422:	461a      	mov	r2, r3
 8011424:	d32f      	bcc.n	8011486 <quorem+0xf4>
 8011426:	613c      	str	r4, [r7, #16]
 8011428:	4638      	mov	r0, r7
 801142a:	f001 f869 	bl	8012500 <__mcmp>
 801142e:	2800      	cmp	r0, #0
 8011430:	db25      	blt.n	801147e <quorem+0xec>
 8011432:	4629      	mov	r1, r5
 8011434:	2000      	movs	r0, #0
 8011436:	f858 2b04 	ldr.w	r2, [r8], #4
 801143a:	f8d1 c000 	ldr.w	ip, [r1]
 801143e:	fa1f fe82 	uxth.w	lr, r2
 8011442:	fa1f f38c 	uxth.w	r3, ip
 8011446:	eba3 030e 	sub.w	r3, r3, lr
 801144a:	4403      	add	r3, r0
 801144c:	0c12      	lsrs	r2, r2, #16
 801144e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011452:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011456:	b29b      	uxth	r3, r3
 8011458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801145c:	45c1      	cmp	r9, r8
 801145e:	f841 3b04 	str.w	r3, [r1], #4
 8011462:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011466:	d2e6      	bcs.n	8011436 <quorem+0xa4>
 8011468:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801146c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011470:	b922      	cbnz	r2, 801147c <quorem+0xea>
 8011472:	3b04      	subs	r3, #4
 8011474:	429d      	cmp	r5, r3
 8011476:	461a      	mov	r2, r3
 8011478:	d30b      	bcc.n	8011492 <quorem+0x100>
 801147a:	613c      	str	r4, [r7, #16]
 801147c:	3601      	adds	r6, #1
 801147e:	4630      	mov	r0, r6
 8011480:	b003      	add	sp, #12
 8011482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011486:	6812      	ldr	r2, [r2, #0]
 8011488:	3b04      	subs	r3, #4
 801148a:	2a00      	cmp	r2, #0
 801148c:	d1cb      	bne.n	8011426 <quorem+0x94>
 801148e:	3c01      	subs	r4, #1
 8011490:	e7c6      	b.n	8011420 <quorem+0x8e>
 8011492:	6812      	ldr	r2, [r2, #0]
 8011494:	3b04      	subs	r3, #4
 8011496:	2a00      	cmp	r2, #0
 8011498:	d1ef      	bne.n	801147a <quorem+0xe8>
 801149a:	3c01      	subs	r4, #1
 801149c:	e7ea      	b.n	8011474 <quorem+0xe2>
 801149e:	2000      	movs	r0, #0
 80114a0:	e7ee      	b.n	8011480 <quorem+0xee>
 80114a2:	0000      	movs	r0, r0
 80114a4:	0000      	movs	r0, r0
	...

080114a8 <_dtoa_r>:
 80114a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ac:	ed2d 8b02 	vpush	{d8}
 80114b0:	69c7      	ldr	r7, [r0, #28]
 80114b2:	b091      	sub	sp, #68	@ 0x44
 80114b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80114b8:	ec55 4b10 	vmov	r4, r5, d0
 80114bc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80114be:	9107      	str	r1, [sp, #28]
 80114c0:	4681      	mov	r9, r0
 80114c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80114c4:	930d      	str	r3, [sp, #52]	@ 0x34
 80114c6:	b97f      	cbnz	r7, 80114e8 <_dtoa_r+0x40>
 80114c8:	2010      	movs	r0, #16
 80114ca:	f7fe fef7 	bl	80102bc <malloc>
 80114ce:	4602      	mov	r2, r0
 80114d0:	f8c9 001c 	str.w	r0, [r9, #28]
 80114d4:	b920      	cbnz	r0, 80114e0 <_dtoa_r+0x38>
 80114d6:	4ba0      	ldr	r3, [pc, #640]	@ (8011758 <_dtoa_r+0x2b0>)
 80114d8:	21ef      	movs	r1, #239	@ 0xef
 80114da:	48a0      	ldr	r0, [pc, #640]	@ (801175c <_dtoa_r+0x2b4>)
 80114dc:	f002 f8a2 	bl	8013624 <__assert_func>
 80114e0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80114e4:	6007      	str	r7, [r0, #0]
 80114e6:	60c7      	str	r7, [r0, #12]
 80114e8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80114ec:	6819      	ldr	r1, [r3, #0]
 80114ee:	b159      	cbz	r1, 8011508 <_dtoa_r+0x60>
 80114f0:	685a      	ldr	r2, [r3, #4]
 80114f2:	604a      	str	r2, [r1, #4]
 80114f4:	2301      	movs	r3, #1
 80114f6:	4093      	lsls	r3, r2
 80114f8:	608b      	str	r3, [r1, #8]
 80114fa:	4648      	mov	r0, r9
 80114fc:	f000 fdce 	bl	801209c <_Bfree>
 8011500:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011504:	2200      	movs	r2, #0
 8011506:	601a      	str	r2, [r3, #0]
 8011508:	1e2b      	subs	r3, r5, #0
 801150a:	bfbb      	ittet	lt
 801150c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011510:	9303      	strlt	r3, [sp, #12]
 8011512:	2300      	movge	r3, #0
 8011514:	2201      	movlt	r2, #1
 8011516:	bfac      	ite	ge
 8011518:	6033      	strge	r3, [r6, #0]
 801151a:	6032      	strlt	r2, [r6, #0]
 801151c:	4b90      	ldr	r3, [pc, #576]	@ (8011760 <_dtoa_r+0x2b8>)
 801151e:	9e03      	ldr	r6, [sp, #12]
 8011520:	43b3      	bics	r3, r6
 8011522:	d110      	bne.n	8011546 <_dtoa_r+0x9e>
 8011524:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011526:	f242 730f 	movw	r3, #9999	@ 0x270f
 801152a:	6013      	str	r3, [r2, #0]
 801152c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011530:	4323      	orrs	r3, r4
 8011532:	f000 84e6 	beq.w	8011f02 <_dtoa_r+0xa5a>
 8011536:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011538:	4f8a      	ldr	r7, [pc, #552]	@ (8011764 <_dtoa_r+0x2bc>)
 801153a:	2b00      	cmp	r3, #0
 801153c:	f000 84e8 	beq.w	8011f10 <_dtoa_r+0xa68>
 8011540:	1cfb      	adds	r3, r7, #3
 8011542:	f000 bce3 	b.w	8011f0c <_dtoa_r+0xa64>
 8011546:	ed9d 8b02 	vldr	d8, [sp, #8]
 801154a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801154e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011552:	d10a      	bne.n	801156a <_dtoa_r+0xc2>
 8011554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011556:	2301      	movs	r3, #1
 8011558:	6013      	str	r3, [r2, #0]
 801155a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801155c:	b113      	cbz	r3, 8011564 <_dtoa_r+0xbc>
 801155e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011560:	4b81      	ldr	r3, [pc, #516]	@ (8011768 <_dtoa_r+0x2c0>)
 8011562:	6013      	str	r3, [r2, #0]
 8011564:	4f81      	ldr	r7, [pc, #516]	@ (801176c <_dtoa_r+0x2c4>)
 8011566:	f000 bcd3 	b.w	8011f10 <_dtoa_r+0xa68>
 801156a:	aa0e      	add	r2, sp, #56	@ 0x38
 801156c:	a90f      	add	r1, sp, #60	@ 0x3c
 801156e:	4648      	mov	r0, r9
 8011570:	eeb0 0b48 	vmov.f64	d0, d8
 8011574:	f001 f874 	bl	8012660 <__d2b>
 8011578:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801157c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801157e:	9001      	str	r0, [sp, #4]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d045      	beq.n	8011610 <_dtoa_r+0x168>
 8011584:	eeb0 7b48 	vmov.f64	d7, d8
 8011588:	ee18 1a90 	vmov	r1, s17
 801158c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8011590:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8011594:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8011598:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801159c:	2500      	movs	r5, #0
 801159e:	ee07 1a90 	vmov	s15, r1
 80115a2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80115a6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011740 <_dtoa_r+0x298>
 80115aa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80115ae:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8011748 <_dtoa_r+0x2a0>
 80115b2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80115b6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011750 <_dtoa_r+0x2a8>
 80115ba:	ee07 3a90 	vmov	s15, r3
 80115be:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80115c2:	eeb0 7b46 	vmov.f64	d7, d6
 80115c6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80115ca:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80115ce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80115d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115d6:	ee16 8a90 	vmov	r8, s13
 80115da:	d508      	bpl.n	80115ee <_dtoa_r+0x146>
 80115dc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80115e0:	eeb4 6b47 	vcmp.f64	d6, d7
 80115e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115e8:	bf18      	it	ne
 80115ea:	f108 38ff 	addne.w	r8, r8, #4294967295
 80115ee:	f1b8 0f16 	cmp.w	r8, #22
 80115f2:	d82b      	bhi.n	801164c <_dtoa_r+0x1a4>
 80115f4:	495e      	ldr	r1, [pc, #376]	@ (8011770 <_dtoa_r+0x2c8>)
 80115f6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80115fa:	ed91 7b00 	vldr	d7, [r1]
 80115fe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011606:	d501      	bpl.n	801160c <_dtoa_r+0x164>
 8011608:	f108 38ff 	add.w	r8, r8, #4294967295
 801160c:	2100      	movs	r1, #0
 801160e:	e01e      	b.n	801164e <_dtoa_r+0x1a6>
 8011610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011612:	4413      	add	r3, r2
 8011614:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8011618:	2920      	cmp	r1, #32
 801161a:	bfc1      	itttt	gt
 801161c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8011620:	408e      	lslgt	r6, r1
 8011622:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011626:	fa24 f101 	lsrgt.w	r1, r4, r1
 801162a:	bfd6      	itet	le
 801162c:	f1c1 0120 	rsble	r1, r1, #32
 8011630:	4331      	orrgt	r1, r6
 8011632:	fa04 f101 	lslle.w	r1, r4, r1
 8011636:	ee07 1a90 	vmov	s15, r1
 801163a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801163e:	3b01      	subs	r3, #1
 8011640:	ee17 1a90 	vmov	r1, s15
 8011644:	2501      	movs	r5, #1
 8011646:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801164a:	e7a8      	b.n	801159e <_dtoa_r+0xf6>
 801164c:	2101      	movs	r1, #1
 801164e:	1ad2      	subs	r2, r2, r3
 8011650:	1e53      	subs	r3, r2, #1
 8011652:	9306      	str	r3, [sp, #24]
 8011654:	bf45      	ittet	mi
 8011656:	f1c2 0301 	rsbmi	r3, r2, #1
 801165a:	9304      	strmi	r3, [sp, #16]
 801165c:	2300      	movpl	r3, #0
 801165e:	2300      	movmi	r3, #0
 8011660:	bf4c      	ite	mi
 8011662:	9306      	strmi	r3, [sp, #24]
 8011664:	9304      	strpl	r3, [sp, #16]
 8011666:	f1b8 0f00 	cmp.w	r8, #0
 801166a:	910c      	str	r1, [sp, #48]	@ 0x30
 801166c:	db18      	blt.n	80116a0 <_dtoa_r+0x1f8>
 801166e:	9b06      	ldr	r3, [sp, #24]
 8011670:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011674:	4443      	add	r3, r8
 8011676:	9306      	str	r3, [sp, #24]
 8011678:	2300      	movs	r3, #0
 801167a:	9a07      	ldr	r2, [sp, #28]
 801167c:	2a09      	cmp	r2, #9
 801167e:	d845      	bhi.n	801170c <_dtoa_r+0x264>
 8011680:	2a05      	cmp	r2, #5
 8011682:	bfc4      	itt	gt
 8011684:	3a04      	subgt	r2, #4
 8011686:	9207      	strgt	r2, [sp, #28]
 8011688:	9a07      	ldr	r2, [sp, #28]
 801168a:	f1a2 0202 	sub.w	r2, r2, #2
 801168e:	bfcc      	ite	gt
 8011690:	2400      	movgt	r4, #0
 8011692:	2401      	movle	r4, #1
 8011694:	2a03      	cmp	r2, #3
 8011696:	d844      	bhi.n	8011722 <_dtoa_r+0x27a>
 8011698:	e8df f002 	tbb	[pc, r2]
 801169c:	0b173634 	.word	0x0b173634
 80116a0:	9b04      	ldr	r3, [sp, #16]
 80116a2:	2200      	movs	r2, #0
 80116a4:	eba3 0308 	sub.w	r3, r3, r8
 80116a8:	9304      	str	r3, [sp, #16]
 80116aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80116ac:	f1c8 0300 	rsb	r3, r8, #0
 80116b0:	e7e3      	b.n	801167a <_dtoa_r+0x1d2>
 80116b2:	2201      	movs	r2, #1
 80116b4:	9208      	str	r2, [sp, #32]
 80116b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80116b8:	eb08 0b02 	add.w	fp, r8, r2
 80116bc:	f10b 0a01 	add.w	sl, fp, #1
 80116c0:	4652      	mov	r2, sl
 80116c2:	2a01      	cmp	r2, #1
 80116c4:	bfb8      	it	lt
 80116c6:	2201      	movlt	r2, #1
 80116c8:	e006      	b.n	80116d8 <_dtoa_r+0x230>
 80116ca:	2201      	movs	r2, #1
 80116cc:	9208      	str	r2, [sp, #32]
 80116ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80116d0:	2a00      	cmp	r2, #0
 80116d2:	dd29      	ble.n	8011728 <_dtoa_r+0x280>
 80116d4:	4693      	mov	fp, r2
 80116d6:	4692      	mov	sl, r2
 80116d8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80116dc:	2100      	movs	r1, #0
 80116de:	2004      	movs	r0, #4
 80116e0:	f100 0614 	add.w	r6, r0, #20
 80116e4:	4296      	cmp	r6, r2
 80116e6:	d926      	bls.n	8011736 <_dtoa_r+0x28e>
 80116e8:	6079      	str	r1, [r7, #4]
 80116ea:	4648      	mov	r0, r9
 80116ec:	9305      	str	r3, [sp, #20]
 80116ee:	f000 fc95 	bl	801201c <_Balloc>
 80116f2:	9b05      	ldr	r3, [sp, #20]
 80116f4:	4607      	mov	r7, r0
 80116f6:	2800      	cmp	r0, #0
 80116f8:	d13e      	bne.n	8011778 <_dtoa_r+0x2d0>
 80116fa:	4b1e      	ldr	r3, [pc, #120]	@ (8011774 <_dtoa_r+0x2cc>)
 80116fc:	4602      	mov	r2, r0
 80116fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8011702:	e6ea      	b.n	80114da <_dtoa_r+0x32>
 8011704:	2200      	movs	r2, #0
 8011706:	e7e1      	b.n	80116cc <_dtoa_r+0x224>
 8011708:	2200      	movs	r2, #0
 801170a:	e7d3      	b.n	80116b4 <_dtoa_r+0x20c>
 801170c:	2401      	movs	r4, #1
 801170e:	2200      	movs	r2, #0
 8011710:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011714:	f04f 3bff 	mov.w	fp, #4294967295
 8011718:	2100      	movs	r1, #0
 801171a:	46da      	mov	sl, fp
 801171c:	2212      	movs	r2, #18
 801171e:	9109      	str	r1, [sp, #36]	@ 0x24
 8011720:	e7da      	b.n	80116d8 <_dtoa_r+0x230>
 8011722:	2201      	movs	r2, #1
 8011724:	9208      	str	r2, [sp, #32]
 8011726:	e7f5      	b.n	8011714 <_dtoa_r+0x26c>
 8011728:	f04f 0b01 	mov.w	fp, #1
 801172c:	46da      	mov	sl, fp
 801172e:	465a      	mov	r2, fp
 8011730:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011734:	e7d0      	b.n	80116d8 <_dtoa_r+0x230>
 8011736:	3101      	adds	r1, #1
 8011738:	0040      	lsls	r0, r0, #1
 801173a:	e7d1      	b.n	80116e0 <_dtoa_r+0x238>
 801173c:	f3af 8000 	nop.w
 8011740:	636f4361 	.word	0x636f4361
 8011744:	3fd287a7 	.word	0x3fd287a7
 8011748:	8b60c8b3 	.word	0x8b60c8b3
 801174c:	3fc68a28 	.word	0x3fc68a28
 8011750:	509f79fb 	.word	0x509f79fb
 8011754:	3fd34413 	.word	0x3fd34413
 8011758:	08013f8e 	.word	0x08013f8e
 801175c:	08013fa5 	.word	0x08013fa5
 8011760:	7ff00000 	.word	0x7ff00000
 8011764:	08013f8a 	.word	0x08013f8a
 8011768:	0801408f 	.word	0x0801408f
 801176c:	0801408e 	.word	0x0801408e
 8011770:	08014108 	.word	0x08014108
 8011774:	08013ffd 	.word	0x08013ffd
 8011778:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801177c:	f1ba 0f0e 	cmp.w	sl, #14
 8011780:	6010      	str	r0, [r2, #0]
 8011782:	d86e      	bhi.n	8011862 <_dtoa_r+0x3ba>
 8011784:	2c00      	cmp	r4, #0
 8011786:	d06c      	beq.n	8011862 <_dtoa_r+0x3ba>
 8011788:	f1b8 0f00 	cmp.w	r8, #0
 801178c:	f340 80b4 	ble.w	80118f8 <_dtoa_r+0x450>
 8011790:	4ac8      	ldr	r2, [pc, #800]	@ (8011ab4 <_dtoa_r+0x60c>)
 8011792:	f008 010f 	and.w	r1, r8, #15
 8011796:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801179a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801179e:	ed92 7b00 	vldr	d7, [r2]
 80117a2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80117a6:	f000 809b 	beq.w	80118e0 <_dtoa_r+0x438>
 80117aa:	4ac3      	ldr	r2, [pc, #780]	@ (8011ab8 <_dtoa_r+0x610>)
 80117ac:	ed92 6b08 	vldr	d6, [r2, #32]
 80117b0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80117b4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80117b8:	f001 010f 	and.w	r1, r1, #15
 80117bc:	2203      	movs	r2, #3
 80117be:	48be      	ldr	r0, [pc, #760]	@ (8011ab8 <_dtoa_r+0x610>)
 80117c0:	2900      	cmp	r1, #0
 80117c2:	f040 808f 	bne.w	80118e4 <_dtoa_r+0x43c>
 80117c6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80117ca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80117ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 80117d2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80117d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80117d8:	2900      	cmp	r1, #0
 80117da:	f000 80b3 	beq.w	8011944 <_dtoa_r+0x49c>
 80117de:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80117e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80117e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ea:	f140 80ab 	bpl.w	8011944 <_dtoa_r+0x49c>
 80117ee:	f1ba 0f00 	cmp.w	sl, #0
 80117f2:	f000 80a7 	beq.w	8011944 <_dtoa_r+0x49c>
 80117f6:	f1bb 0f00 	cmp.w	fp, #0
 80117fa:	dd30      	ble.n	801185e <_dtoa_r+0x3b6>
 80117fc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011800:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011804:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011808:	f108 31ff 	add.w	r1, r8, #4294967295
 801180c:	9105      	str	r1, [sp, #20]
 801180e:	3201      	adds	r2, #1
 8011810:	465c      	mov	r4, fp
 8011812:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011816:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801181a:	ee07 2a90 	vmov	s15, r2
 801181e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011822:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011826:	ee15 2a90 	vmov	r2, s11
 801182a:	ec51 0b15 	vmov	r0, r1, d5
 801182e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011832:	2c00      	cmp	r4, #0
 8011834:	f040 808a 	bne.w	801194c <_dtoa_r+0x4a4>
 8011838:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801183c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011840:	ec41 0b17 	vmov	d7, r0, r1
 8011844:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801184c:	f300 826a 	bgt.w	8011d24 <_dtoa_r+0x87c>
 8011850:	eeb1 7b47 	vneg.f64	d7, d7
 8011854:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801185c:	d423      	bmi.n	80118a6 <_dtoa_r+0x3fe>
 801185e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011862:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011864:	2a00      	cmp	r2, #0
 8011866:	f2c0 8129 	blt.w	8011abc <_dtoa_r+0x614>
 801186a:	f1b8 0f0e 	cmp.w	r8, #14
 801186e:	f300 8125 	bgt.w	8011abc <_dtoa_r+0x614>
 8011872:	4b90      	ldr	r3, [pc, #576]	@ (8011ab4 <_dtoa_r+0x60c>)
 8011874:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011878:	ed93 6b00 	vldr	d6, [r3]
 801187c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801187e:	2b00      	cmp	r3, #0
 8011880:	f280 80c8 	bge.w	8011a14 <_dtoa_r+0x56c>
 8011884:	f1ba 0f00 	cmp.w	sl, #0
 8011888:	f300 80c4 	bgt.w	8011a14 <_dtoa_r+0x56c>
 801188c:	d10b      	bne.n	80118a6 <_dtoa_r+0x3fe>
 801188e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011892:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011896:	ed9d 7b02 	vldr	d7, [sp, #8]
 801189a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801189e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118a2:	f2c0 823c 	blt.w	8011d1e <_dtoa_r+0x876>
 80118a6:	2400      	movs	r4, #0
 80118a8:	4625      	mov	r5, r4
 80118aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118ac:	43db      	mvns	r3, r3
 80118ae:	9305      	str	r3, [sp, #20]
 80118b0:	463e      	mov	r6, r7
 80118b2:	f04f 0800 	mov.w	r8, #0
 80118b6:	4621      	mov	r1, r4
 80118b8:	4648      	mov	r0, r9
 80118ba:	f000 fbef 	bl	801209c <_Bfree>
 80118be:	2d00      	cmp	r5, #0
 80118c0:	f000 80a2 	beq.w	8011a08 <_dtoa_r+0x560>
 80118c4:	f1b8 0f00 	cmp.w	r8, #0
 80118c8:	d005      	beq.n	80118d6 <_dtoa_r+0x42e>
 80118ca:	45a8      	cmp	r8, r5
 80118cc:	d003      	beq.n	80118d6 <_dtoa_r+0x42e>
 80118ce:	4641      	mov	r1, r8
 80118d0:	4648      	mov	r0, r9
 80118d2:	f000 fbe3 	bl	801209c <_Bfree>
 80118d6:	4629      	mov	r1, r5
 80118d8:	4648      	mov	r0, r9
 80118da:	f000 fbdf 	bl	801209c <_Bfree>
 80118de:	e093      	b.n	8011a08 <_dtoa_r+0x560>
 80118e0:	2202      	movs	r2, #2
 80118e2:	e76c      	b.n	80117be <_dtoa_r+0x316>
 80118e4:	07cc      	lsls	r4, r1, #31
 80118e6:	d504      	bpl.n	80118f2 <_dtoa_r+0x44a>
 80118e8:	ed90 6b00 	vldr	d6, [r0]
 80118ec:	3201      	adds	r2, #1
 80118ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80118f2:	1049      	asrs	r1, r1, #1
 80118f4:	3008      	adds	r0, #8
 80118f6:	e763      	b.n	80117c0 <_dtoa_r+0x318>
 80118f8:	d022      	beq.n	8011940 <_dtoa_r+0x498>
 80118fa:	f1c8 0100 	rsb	r1, r8, #0
 80118fe:	4a6d      	ldr	r2, [pc, #436]	@ (8011ab4 <_dtoa_r+0x60c>)
 8011900:	f001 000f 	and.w	r0, r1, #15
 8011904:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011908:	ed92 7b00 	vldr	d7, [r2]
 801190c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011910:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011914:	4868      	ldr	r0, [pc, #416]	@ (8011ab8 <_dtoa_r+0x610>)
 8011916:	1109      	asrs	r1, r1, #4
 8011918:	2400      	movs	r4, #0
 801191a:	2202      	movs	r2, #2
 801191c:	b929      	cbnz	r1, 801192a <_dtoa_r+0x482>
 801191e:	2c00      	cmp	r4, #0
 8011920:	f43f af57 	beq.w	80117d2 <_dtoa_r+0x32a>
 8011924:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011928:	e753      	b.n	80117d2 <_dtoa_r+0x32a>
 801192a:	07ce      	lsls	r6, r1, #31
 801192c:	d505      	bpl.n	801193a <_dtoa_r+0x492>
 801192e:	ed90 6b00 	vldr	d6, [r0]
 8011932:	3201      	adds	r2, #1
 8011934:	2401      	movs	r4, #1
 8011936:	ee27 7b06 	vmul.f64	d7, d7, d6
 801193a:	1049      	asrs	r1, r1, #1
 801193c:	3008      	adds	r0, #8
 801193e:	e7ed      	b.n	801191c <_dtoa_r+0x474>
 8011940:	2202      	movs	r2, #2
 8011942:	e746      	b.n	80117d2 <_dtoa_r+0x32a>
 8011944:	f8cd 8014 	str.w	r8, [sp, #20]
 8011948:	4654      	mov	r4, sl
 801194a:	e762      	b.n	8011812 <_dtoa_r+0x36a>
 801194c:	4a59      	ldr	r2, [pc, #356]	@ (8011ab4 <_dtoa_r+0x60c>)
 801194e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8011952:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011956:	9a08      	ldr	r2, [sp, #32]
 8011958:	ec41 0b17 	vmov	d7, r0, r1
 801195c:	443c      	add	r4, r7
 801195e:	b34a      	cbz	r2, 80119b4 <_dtoa_r+0x50c>
 8011960:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8011964:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8011968:	463e      	mov	r6, r7
 801196a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801196e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011972:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011976:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801197a:	ee14 2a90 	vmov	r2, s9
 801197e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011982:	3230      	adds	r2, #48	@ 0x30
 8011984:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011988:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801198c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011990:	f806 2b01 	strb.w	r2, [r6], #1
 8011994:	d438      	bmi.n	8011a08 <_dtoa_r+0x560>
 8011996:	ee32 5b46 	vsub.f64	d5, d2, d6
 801199a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801199e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119a2:	d46e      	bmi.n	8011a82 <_dtoa_r+0x5da>
 80119a4:	42a6      	cmp	r6, r4
 80119a6:	f43f af5a 	beq.w	801185e <_dtoa_r+0x3b6>
 80119aa:	ee27 7b03 	vmul.f64	d7, d7, d3
 80119ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 80119b2:	e7e0      	b.n	8011976 <_dtoa_r+0x4ce>
 80119b4:	4621      	mov	r1, r4
 80119b6:	463e      	mov	r6, r7
 80119b8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80119bc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80119c0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80119c4:	ee14 2a90 	vmov	r2, s9
 80119c8:	3230      	adds	r2, #48	@ 0x30
 80119ca:	f806 2b01 	strb.w	r2, [r6], #1
 80119ce:	42a6      	cmp	r6, r4
 80119d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80119d4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80119d8:	d119      	bne.n	8011a0e <_dtoa_r+0x566>
 80119da:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80119de:	ee37 4b05 	vadd.f64	d4, d7, d5
 80119e2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80119e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119ea:	dc4a      	bgt.n	8011a82 <_dtoa_r+0x5da>
 80119ec:	ee35 5b47 	vsub.f64	d5, d5, d7
 80119f0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80119f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119f8:	f57f af31 	bpl.w	801185e <_dtoa_r+0x3b6>
 80119fc:	460e      	mov	r6, r1
 80119fe:	3901      	subs	r1, #1
 8011a00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011a04:	2b30      	cmp	r3, #48	@ 0x30
 8011a06:	d0f9      	beq.n	80119fc <_dtoa_r+0x554>
 8011a08:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011a0c:	e027      	b.n	8011a5e <_dtoa_r+0x5b6>
 8011a0e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011a12:	e7d5      	b.n	80119c0 <_dtoa_r+0x518>
 8011a14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011a18:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8011a1c:	463e      	mov	r6, r7
 8011a1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8011a22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8011a26:	ee15 3a10 	vmov	r3, s10
 8011a2a:	3330      	adds	r3, #48	@ 0x30
 8011a2c:	f806 3b01 	strb.w	r3, [r6], #1
 8011a30:	1bf3      	subs	r3, r6, r7
 8011a32:	459a      	cmp	sl, r3
 8011a34:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011a38:	eea3 7b46 	vfms.f64	d7, d3, d6
 8011a3c:	d132      	bne.n	8011aa4 <_dtoa_r+0x5fc>
 8011a3e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011a42:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a4a:	dc18      	bgt.n	8011a7e <_dtoa_r+0x5d6>
 8011a4c:	eeb4 7b46 	vcmp.f64	d7, d6
 8011a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a54:	d103      	bne.n	8011a5e <_dtoa_r+0x5b6>
 8011a56:	ee15 3a10 	vmov	r3, s10
 8011a5a:	07db      	lsls	r3, r3, #31
 8011a5c:	d40f      	bmi.n	8011a7e <_dtoa_r+0x5d6>
 8011a5e:	9901      	ldr	r1, [sp, #4]
 8011a60:	4648      	mov	r0, r9
 8011a62:	f000 fb1b 	bl	801209c <_Bfree>
 8011a66:	2300      	movs	r3, #0
 8011a68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011a6a:	7033      	strb	r3, [r6, #0]
 8011a6c:	f108 0301 	add.w	r3, r8, #1
 8011a70:	6013      	str	r3, [r2, #0]
 8011a72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	f000 824b 	beq.w	8011f10 <_dtoa_r+0xa68>
 8011a7a:	601e      	str	r6, [r3, #0]
 8011a7c:	e248      	b.n	8011f10 <_dtoa_r+0xa68>
 8011a7e:	f8cd 8014 	str.w	r8, [sp, #20]
 8011a82:	4633      	mov	r3, r6
 8011a84:	461e      	mov	r6, r3
 8011a86:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011a8a:	2a39      	cmp	r2, #57	@ 0x39
 8011a8c:	d106      	bne.n	8011a9c <_dtoa_r+0x5f4>
 8011a8e:	429f      	cmp	r7, r3
 8011a90:	d1f8      	bne.n	8011a84 <_dtoa_r+0x5dc>
 8011a92:	9a05      	ldr	r2, [sp, #20]
 8011a94:	3201      	adds	r2, #1
 8011a96:	9205      	str	r2, [sp, #20]
 8011a98:	2230      	movs	r2, #48	@ 0x30
 8011a9a:	703a      	strb	r2, [r7, #0]
 8011a9c:	781a      	ldrb	r2, [r3, #0]
 8011a9e:	3201      	adds	r2, #1
 8011aa0:	701a      	strb	r2, [r3, #0]
 8011aa2:	e7b1      	b.n	8011a08 <_dtoa_r+0x560>
 8011aa4:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011aa8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ab0:	d1b5      	bne.n	8011a1e <_dtoa_r+0x576>
 8011ab2:	e7d4      	b.n	8011a5e <_dtoa_r+0x5b6>
 8011ab4:	08014108 	.word	0x08014108
 8011ab8:	080140e0 	.word	0x080140e0
 8011abc:	9908      	ldr	r1, [sp, #32]
 8011abe:	2900      	cmp	r1, #0
 8011ac0:	f000 80e9 	beq.w	8011c96 <_dtoa_r+0x7ee>
 8011ac4:	9907      	ldr	r1, [sp, #28]
 8011ac6:	2901      	cmp	r1, #1
 8011ac8:	f300 80cb 	bgt.w	8011c62 <_dtoa_r+0x7ba>
 8011acc:	2d00      	cmp	r5, #0
 8011ace:	f000 80c4 	beq.w	8011c5a <_dtoa_r+0x7b2>
 8011ad2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011ad6:	9e04      	ldr	r6, [sp, #16]
 8011ad8:	461c      	mov	r4, r3
 8011ada:	9305      	str	r3, [sp, #20]
 8011adc:	9b04      	ldr	r3, [sp, #16]
 8011ade:	4413      	add	r3, r2
 8011ae0:	9304      	str	r3, [sp, #16]
 8011ae2:	9b06      	ldr	r3, [sp, #24]
 8011ae4:	2101      	movs	r1, #1
 8011ae6:	4413      	add	r3, r2
 8011ae8:	4648      	mov	r0, r9
 8011aea:	9306      	str	r3, [sp, #24]
 8011aec:	f000 fb8a 	bl	8012204 <__i2b>
 8011af0:	9b05      	ldr	r3, [sp, #20]
 8011af2:	4605      	mov	r5, r0
 8011af4:	b166      	cbz	r6, 8011b10 <_dtoa_r+0x668>
 8011af6:	9a06      	ldr	r2, [sp, #24]
 8011af8:	2a00      	cmp	r2, #0
 8011afa:	dd09      	ble.n	8011b10 <_dtoa_r+0x668>
 8011afc:	42b2      	cmp	r2, r6
 8011afe:	9904      	ldr	r1, [sp, #16]
 8011b00:	bfa8      	it	ge
 8011b02:	4632      	movge	r2, r6
 8011b04:	1a89      	subs	r1, r1, r2
 8011b06:	9104      	str	r1, [sp, #16]
 8011b08:	9906      	ldr	r1, [sp, #24]
 8011b0a:	1ab6      	subs	r6, r6, r2
 8011b0c:	1a8a      	subs	r2, r1, r2
 8011b0e:	9206      	str	r2, [sp, #24]
 8011b10:	b30b      	cbz	r3, 8011b56 <_dtoa_r+0x6ae>
 8011b12:	9a08      	ldr	r2, [sp, #32]
 8011b14:	2a00      	cmp	r2, #0
 8011b16:	f000 80c5 	beq.w	8011ca4 <_dtoa_r+0x7fc>
 8011b1a:	2c00      	cmp	r4, #0
 8011b1c:	f000 80bf 	beq.w	8011c9e <_dtoa_r+0x7f6>
 8011b20:	4629      	mov	r1, r5
 8011b22:	4622      	mov	r2, r4
 8011b24:	4648      	mov	r0, r9
 8011b26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b28:	f000 fc24 	bl	8012374 <__pow5mult>
 8011b2c:	9a01      	ldr	r2, [sp, #4]
 8011b2e:	4601      	mov	r1, r0
 8011b30:	4605      	mov	r5, r0
 8011b32:	4648      	mov	r0, r9
 8011b34:	f000 fb7c 	bl	8012230 <__multiply>
 8011b38:	9901      	ldr	r1, [sp, #4]
 8011b3a:	9005      	str	r0, [sp, #20]
 8011b3c:	4648      	mov	r0, r9
 8011b3e:	f000 faad 	bl	801209c <_Bfree>
 8011b42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011b44:	1b1b      	subs	r3, r3, r4
 8011b46:	f000 80b0 	beq.w	8011caa <_dtoa_r+0x802>
 8011b4a:	9905      	ldr	r1, [sp, #20]
 8011b4c:	461a      	mov	r2, r3
 8011b4e:	4648      	mov	r0, r9
 8011b50:	f000 fc10 	bl	8012374 <__pow5mult>
 8011b54:	9001      	str	r0, [sp, #4]
 8011b56:	2101      	movs	r1, #1
 8011b58:	4648      	mov	r0, r9
 8011b5a:	f000 fb53 	bl	8012204 <__i2b>
 8011b5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b60:	4604      	mov	r4, r0
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	f000 81da 	beq.w	8011f1c <_dtoa_r+0xa74>
 8011b68:	461a      	mov	r2, r3
 8011b6a:	4601      	mov	r1, r0
 8011b6c:	4648      	mov	r0, r9
 8011b6e:	f000 fc01 	bl	8012374 <__pow5mult>
 8011b72:	9b07      	ldr	r3, [sp, #28]
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	4604      	mov	r4, r0
 8011b78:	f300 80a0 	bgt.w	8011cbc <_dtoa_r+0x814>
 8011b7c:	9b02      	ldr	r3, [sp, #8]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	f040 8096 	bne.w	8011cb0 <_dtoa_r+0x808>
 8011b84:	9b03      	ldr	r3, [sp, #12]
 8011b86:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8011b8a:	2a00      	cmp	r2, #0
 8011b8c:	f040 8092 	bne.w	8011cb4 <_dtoa_r+0x80c>
 8011b90:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011b94:	0d12      	lsrs	r2, r2, #20
 8011b96:	0512      	lsls	r2, r2, #20
 8011b98:	2a00      	cmp	r2, #0
 8011b9a:	f000 808d 	beq.w	8011cb8 <_dtoa_r+0x810>
 8011b9e:	9b04      	ldr	r3, [sp, #16]
 8011ba0:	3301      	adds	r3, #1
 8011ba2:	9304      	str	r3, [sp, #16]
 8011ba4:	9b06      	ldr	r3, [sp, #24]
 8011ba6:	3301      	adds	r3, #1
 8011ba8:	9306      	str	r3, [sp, #24]
 8011baa:	2301      	movs	r3, #1
 8011bac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011bae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	f000 81b9 	beq.w	8011f28 <_dtoa_r+0xa80>
 8011bb6:	6922      	ldr	r2, [r4, #16]
 8011bb8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011bbc:	6910      	ldr	r0, [r2, #16]
 8011bbe:	f000 fad5 	bl	801216c <__hi0bits>
 8011bc2:	f1c0 0020 	rsb	r0, r0, #32
 8011bc6:	9b06      	ldr	r3, [sp, #24]
 8011bc8:	4418      	add	r0, r3
 8011bca:	f010 001f 	ands.w	r0, r0, #31
 8011bce:	f000 8081 	beq.w	8011cd4 <_dtoa_r+0x82c>
 8011bd2:	f1c0 0220 	rsb	r2, r0, #32
 8011bd6:	2a04      	cmp	r2, #4
 8011bd8:	dd73      	ble.n	8011cc2 <_dtoa_r+0x81a>
 8011bda:	9b04      	ldr	r3, [sp, #16]
 8011bdc:	f1c0 001c 	rsb	r0, r0, #28
 8011be0:	4403      	add	r3, r0
 8011be2:	9304      	str	r3, [sp, #16]
 8011be4:	9b06      	ldr	r3, [sp, #24]
 8011be6:	4406      	add	r6, r0
 8011be8:	4403      	add	r3, r0
 8011bea:	9306      	str	r3, [sp, #24]
 8011bec:	9b04      	ldr	r3, [sp, #16]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	dd05      	ble.n	8011bfe <_dtoa_r+0x756>
 8011bf2:	9901      	ldr	r1, [sp, #4]
 8011bf4:	461a      	mov	r2, r3
 8011bf6:	4648      	mov	r0, r9
 8011bf8:	f000 fc16 	bl	8012428 <__lshift>
 8011bfc:	9001      	str	r0, [sp, #4]
 8011bfe:	9b06      	ldr	r3, [sp, #24]
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	dd05      	ble.n	8011c10 <_dtoa_r+0x768>
 8011c04:	4621      	mov	r1, r4
 8011c06:	461a      	mov	r2, r3
 8011c08:	4648      	mov	r0, r9
 8011c0a:	f000 fc0d 	bl	8012428 <__lshift>
 8011c0e:	4604      	mov	r4, r0
 8011c10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d060      	beq.n	8011cd8 <_dtoa_r+0x830>
 8011c16:	9801      	ldr	r0, [sp, #4]
 8011c18:	4621      	mov	r1, r4
 8011c1a:	f000 fc71 	bl	8012500 <__mcmp>
 8011c1e:	2800      	cmp	r0, #0
 8011c20:	da5a      	bge.n	8011cd8 <_dtoa_r+0x830>
 8011c22:	f108 33ff 	add.w	r3, r8, #4294967295
 8011c26:	9305      	str	r3, [sp, #20]
 8011c28:	9901      	ldr	r1, [sp, #4]
 8011c2a:	2300      	movs	r3, #0
 8011c2c:	220a      	movs	r2, #10
 8011c2e:	4648      	mov	r0, r9
 8011c30:	f000 fa56 	bl	80120e0 <__multadd>
 8011c34:	9b08      	ldr	r3, [sp, #32]
 8011c36:	9001      	str	r0, [sp, #4]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	f000 8177 	beq.w	8011f2c <_dtoa_r+0xa84>
 8011c3e:	4629      	mov	r1, r5
 8011c40:	2300      	movs	r3, #0
 8011c42:	220a      	movs	r2, #10
 8011c44:	4648      	mov	r0, r9
 8011c46:	f000 fa4b 	bl	80120e0 <__multadd>
 8011c4a:	f1bb 0f00 	cmp.w	fp, #0
 8011c4e:	4605      	mov	r5, r0
 8011c50:	dc6e      	bgt.n	8011d30 <_dtoa_r+0x888>
 8011c52:	9b07      	ldr	r3, [sp, #28]
 8011c54:	2b02      	cmp	r3, #2
 8011c56:	dc48      	bgt.n	8011cea <_dtoa_r+0x842>
 8011c58:	e06a      	b.n	8011d30 <_dtoa_r+0x888>
 8011c5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c5c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011c60:	e739      	b.n	8011ad6 <_dtoa_r+0x62e>
 8011c62:	f10a 34ff 	add.w	r4, sl, #4294967295
 8011c66:	42a3      	cmp	r3, r4
 8011c68:	db07      	blt.n	8011c7a <_dtoa_r+0x7d2>
 8011c6a:	f1ba 0f00 	cmp.w	sl, #0
 8011c6e:	eba3 0404 	sub.w	r4, r3, r4
 8011c72:	db0b      	blt.n	8011c8c <_dtoa_r+0x7e4>
 8011c74:	9e04      	ldr	r6, [sp, #16]
 8011c76:	4652      	mov	r2, sl
 8011c78:	e72f      	b.n	8011ada <_dtoa_r+0x632>
 8011c7a:	1ae2      	subs	r2, r4, r3
 8011c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c7e:	9e04      	ldr	r6, [sp, #16]
 8011c80:	4413      	add	r3, r2
 8011c82:	930a      	str	r3, [sp, #40]	@ 0x28
 8011c84:	4652      	mov	r2, sl
 8011c86:	4623      	mov	r3, r4
 8011c88:	2400      	movs	r4, #0
 8011c8a:	e726      	b.n	8011ada <_dtoa_r+0x632>
 8011c8c:	9a04      	ldr	r2, [sp, #16]
 8011c8e:	eba2 060a 	sub.w	r6, r2, sl
 8011c92:	2200      	movs	r2, #0
 8011c94:	e721      	b.n	8011ada <_dtoa_r+0x632>
 8011c96:	9e04      	ldr	r6, [sp, #16]
 8011c98:	9d08      	ldr	r5, [sp, #32]
 8011c9a:	461c      	mov	r4, r3
 8011c9c:	e72a      	b.n	8011af4 <_dtoa_r+0x64c>
 8011c9e:	9a01      	ldr	r2, [sp, #4]
 8011ca0:	9205      	str	r2, [sp, #20]
 8011ca2:	e752      	b.n	8011b4a <_dtoa_r+0x6a2>
 8011ca4:	9901      	ldr	r1, [sp, #4]
 8011ca6:	461a      	mov	r2, r3
 8011ca8:	e751      	b.n	8011b4e <_dtoa_r+0x6a6>
 8011caa:	9b05      	ldr	r3, [sp, #20]
 8011cac:	9301      	str	r3, [sp, #4]
 8011cae:	e752      	b.n	8011b56 <_dtoa_r+0x6ae>
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	e77b      	b.n	8011bac <_dtoa_r+0x704>
 8011cb4:	9b02      	ldr	r3, [sp, #8]
 8011cb6:	e779      	b.n	8011bac <_dtoa_r+0x704>
 8011cb8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011cba:	e778      	b.n	8011bae <_dtoa_r+0x706>
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011cc0:	e779      	b.n	8011bb6 <_dtoa_r+0x70e>
 8011cc2:	d093      	beq.n	8011bec <_dtoa_r+0x744>
 8011cc4:	9b04      	ldr	r3, [sp, #16]
 8011cc6:	321c      	adds	r2, #28
 8011cc8:	4413      	add	r3, r2
 8011cca:	9304      	str	r3, [sp, #16]
 8011ccc:	9b06      	ldr	r3, [sp, #24]
 8011cce:	4416      	add	r6, r2
 8011cd0:	4413      	add	r3, r2
 8011cd2:	e78a      	b.n	8011bea <_dtoa_r+0x742>
 8011cd4:	4602      	mov	r2, r0
 8011cd6:	e7f5      	b.n	8011cc4 <_dtoa_r+0x81c>
 8011cd8:	f1ba 0f00 	cmp.w	sl, #0
 8011cdc:	f8cd 8014 	str.w	r8, [sp, #20]
 8011ce0:	46d3      	mov	fp, sl
 8011ce2:	dc21      	bgt.n	8011d28 <_dtoa_r+0x880>
 8011ce4:	9b07      	ldr	r3, [sp, #28]
 8011ce6:	2b02      	cmp	r3, #2
 8011ce8:	dd1e      	ble.n	8011d28 <_dtoa_r+0x880>
 8011cea:	f1bb 0f00 	cmp.w	fp, #0
 8011cee:	f47f addc 	bne.w	80118aa <_dtoa_r+0x402>
 8011cf2:	4621      	mov	r1, r4
 8011cf4:	465b      	mov	r3, fp
 8011cf6:	2205      	movs	r2, #5
 8011cf8:	4648      	mov	r0, r9
 8011cfa:	f000 f9f1 	bl	80120e0 <__multadd>
 8011cfe:	4601      	mov	r1, r0
 8011d00:	4604      	mov	r4, r0
 8011d02:	9801      	ldr	r0, [sp, #4]
 8011d04:	f000 fbfc 	bl	8012500 <__mcmp>
 8011d08:	2800      	cmp	r0, #0
 8011d0a:	f77f adce 	ble.w	80118aa <_dtoa_r+0x402>
 8011d0e:	463e      	mov	r6, r7
 8011d10:	2331      	movs	r3, #49	@ 0x31
 8011d12:	f806 3b01 	strb.w	r3, [r6], #1
 8011d16:	9b05      	ldr	r3, [sp, #20]
 8011d18:	3301      	adds	r3, #1
 8011d1a:	9305      	str	r3, [sp, #20]
 8011d1c:	e5c9      	b.n	80118b2 <_dtoa_r+0x40a>
 8011d1e:	f8cd 8014 	str.w	r8, [sp, #20]
 8011d22:	4654      	mov	r4, sl
 8011d24:	4625      	mov	r5, r4
 8011d26:	e7f2      	b.n	8011d0e <_dtoa_r+0x866>
 8011d28:	9b08      	ldr	r3, [sp, #32]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	f000 8102 	beq.w	8011f34 <_dtoa_r+0xa8c>
 8011d30:	2e00      	cmp	r6, #0
 8011d32:	dd05      	ble.n	8011d40 <_dtoa_r+0x898>
 8011d34:	4629      	mov	r1, r5
 8011d36:	4632      	mov	r2, r6
 8011d38:	4648      	mov	r0, r9
 8011d3a:	f000 fb75 	bl	8012428 <__lshift>
 8011d3e:	4605      	mov	r5, r0
 8011d40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d058      	beq.n	8011df8 <_dtoa_r+0x950>
 8011d46:	6869      	ldr	r1, [r5, #4]
 8011d48:	4648      	mov	r0, r9
 8011d4a:	f000 f967 	bl	801201c <_Balloc>
 8011d4e:	4606      	mov	r6, r0
 8011d50:	b928      	cbnz	r0, 8011d5e <_dtoa_r+0x8b6>
 8011d52:	4b82      	ldr	r3, [pc, #520]	@ (8011f5c <_dtoa_r+0xab4>)
 8011d54:	4602      	mov	r2, r0
 8011d56:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011d5a:	f7ff bbbe 	b.w	80114da <_dtoa_r+0x32>
 8011d5e:	692a      	ldr	r2, [r5, #16]
 8011d60:	3202      	adds	r2, #2
 8011d62:	0092      	lsls	r2, r2, #2
 8011d64:	f105 010c 	add.w	r1, r5, #12
 8011d68:	300c      	adds	r0, #12
 8011d6a:	f7ff fb04 	bl	8011376 <memcpy>
 8011d6e:	2201      	movs	r2, #1
 8011d70:	4631      	mov	r1, r6
 8011d72:	4648      	mov	r0, r9
 8011d74:	f000 fb58 	bl	8012428 <__lshift>
 8011d78:	1c7b      	adds	r3, r7, #1
 8011d7a:	9304      	str	r3, [sp, #16]
 8011d7c:	eb07 030b 	add.w	r3, r7, fp
 8011d80:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d82:	9b02      	ldr	r3, [sp, #8]
 8011d84:	f003 0301 	and.w	r3, r3, #1
 8011d88:	46a8      	mov	r8, r5
 8011d8a:	9308      	str	r3, [sp, #32]
 8011d8c:	4605      	mov	r5, r0
 8011d8e:	9b04      	ldr	r3, [sp, #16]
 8011d90:	9801      	ldr	r0, [sp, #4]
 8011d92:	4621      	mov	r1, r4
 8011d94:	f103 3bff 	add.w	fp, r3, #4294967295
 8011d98:	f7ff fafb 	bl	8011392 <quorem>
 8011d9c:	4641      	mov	r1, r8
 8011d9e:	9002      	str	r0, [sp, #8]
 8011da0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011da4:	9801      	ldr	r0, [sp, #4]
 8011da6:	f000 fbab 	bl	8012500 <__mcmp>
 8011daa:	462a      	mov	r2, r5
 8011dac:	9006      	str	r0, [sp, #24]
 8011dae:	4621      	mov	r1, r4
 8011db0:	4648      	mov	r0, r9
 8011db2:	f000 fbc1 	bl	8012538 <__mdiff>
 8011db6:	68c2      	ldr	r2, [r0, #12]
 8011db8:	4606      	mov	r6, r0
 8011dba:	b9fa      	cbnz	r2, 8011dfc <_dtoa_r+0x954>
 8011dbc:	4601      	mov	r1, r0
 8011dbe:	9801      	ldr	r0, [sp, #4]
 8011dc0:	f000 fb9e 	bl	8012500 <__mcmp>
 8011dc4:	4602      	mov	r2, r0
 8011dc6:	4631      	mov	r1, r6
 8011dc8:	4648      	mov	r0, r9
 8011dca:	920a      	str	r2, [sp, #40]	@ 0x28
 8011dcc:	f000 f966 	bl	801209c <_Bfree>
 8011dd0:	9b07      	ldr	r3, [sp, #28]
 8011dd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011dd4:	9e04      	ldr	r6, [sp, #16]
 8011dd6:	ea42 0103 	orr.w	r1, r2, r3
 8011dda:	9b08      	ldr	r3, [sp, #32]
 8011ddc:	4319      	orrs	r1, r3
 8011dde:	d10f      	bne.n	8011e00 <_dtoa_r+0x958>
 8011de0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011de4:	d028      	beq.n	8011e38 <_dtoa_r+0x990>
 8011de6:	9b06      	ldr	r3, [sp, #24]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	dd02      	ble.n	8011df2 <_dtoa_r+0x94a>
 8011dec:	9b02      	ldr	r3, [sp, #8]
 8011dee:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8011df2:	f88b a000 	strb.w	sl, [fp]
 8011df6:	e55e      	b.n	80118b6 <_dtoa_r+0x40e>
 8011df8:	4628      	mov	r0, r5
 8011dfa:	e7bd      	b.n	8011d78 <_dtoa_r+0x8d0>
 8011dfc:	2201      	movs	r2, #1
 8011dfe:	e7e2      	b.n	8011dc6 <_dtoa_r+0x91e>
 8011e00:	9b06      	ldr	r3, [sp, #24]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	db04      	blt.n	8011e10 <_dtoa_r+0x968>
 8011e06:	9907      	ldr	r1, [sp, #28]
 8011e08:	430b      	orrs	r3, r1
 8011e0a:	9908      	ldr	r1, [sp, #32]
 8011e0c:	430b      	orrs	r3, r1
 8011e0e:	d120      	bne.n	8011e52 <_dtoa_r+0x9aa>
 8011e10:	2a00      	cmp	r2, #0
 8011e12:	ddee      	ble.n	8011df2 <_dtoa_r+0x94a>
 8011e14:	9901      	ldr	r1, [sp, #4]
 8011e16:	2201      	movs	r2, #1
 8011e18:	4648      	mov	r0, r9
 8011e1a:	f000 fb05 	bl	8012428 <__lshift>
 8011e1e:	4621      	mov	r1, r4
 8011e20:	9001      	str	r0, [sp, #4]
 8011e22:	f000 fb6d 	bl	8012500 <__mcmp>
 8011e26:	2800      	cmp	r0, #0
 8011e28:	dc03      	bgt.n	8011e32 <_dtoa_r+0x98a>
 8011e2a:	d1e2      	bne.n	8011df2 <_dtoa_r+0x94a>
 8011e2c:	f01a 0f01 	tst.w	sl, #1
 8011e30:	d0df      	beq.n	8011df2 <_dtoa_r+0x94a>
 8011e32:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011e36:	d1d9      	bne.n	8011dec <_dtoa_r+0x944>
 8011e38:	2339      	movs	r3, #57	@ 0x39
 8011e3a:	f88b 3000 	strb.w	r3, [fp]
 8011e3e:	4633      	mov	r3, r6
 8011e40:	461e      	mov	r6, r3
 8011e42:	3b01      	subs	r3, #1
 8011e44:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011e48:	2a39      	cmp	r2, #57	@ 0x39
 8011e4a:	d052      	beq.n	8011ef2 <_dtoa_r+0xa4a>
 8011e4c:	3201      	adds	r2, #1
 8011e4e:	701a      	strb	r2, [r3, #0]
 8011e50:	e531      	b.n	80118b6 <_dtoa_r+0x40e>
 8011e52:	2a00      	cmp	r2, #0
 8011e54:	dd07      	ble.n	8011e66 <_dtoa_r+0x9be>
 8011e56:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011e5a:	d0ed      	beq.n	8011e38 <_dtoa_r+0x990>
 8011e5c:	f10a 0301 	add.w	r3, sl, #1
 8011e60:	f88b 3000 	strb.w	r3, [fp]
 8011e64:	e527      	b.n	80118b6 <_dtoa_r+0x40e>
 8011e66:	9b04      	ldr	r3, [sp, #16]
 8011e68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e6a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8011e6e:	4293      	cmp	r3, r2
 8011e70:	d029      	beq.n	8011ec6 <_dtoa_r+0xa1e>
 8011e72:	9901      	ldr	r1, [sp, #4]
 8011e74:	2300      	movs	r3, #0
 8011e76:	220a      	movs	r2, #10
 8011e78:	4648      	mov	r0, r9
 8011e7a:	f000 f931 	bl	80120e0 <__multadd>
 8011e7e:	45a8      	cmp	r8, r5
 8011e80:	9001      	str	r0, [sp, #4]
 8011e82:	f04f 0300 	mov.w	r3, #0
 8011e86:	f04f 020a 	mov.w	r2, #10
 8011e8a:	4641      	mov	r1, r8
 8011e8c:	4648      	mov	r0, r9
 8011e8e:	d107      	bne.n	8011ea0 <_dtoa_r+0x9f8>
 8011e90:	f000 f926 	bl	80120e0 <__multadd>
 8011e94:	4680      	mov	r8, r0
 8011e96:	4605      	mov	r5, r0
 8011e98:	9b04      	ldr	r3, [sp, #16]
 8011e9a:	3301      	adds	r3, #1
 8011e9c:	9304      	str	r3, [sp, #16]
 8011e9e:	e776      	b.n	8011d8e <_dtoa_r+0x8e6>
 8011ea0:	f000 f91e 	bl	80120e0 <__multadd>
 8011ea4:	4629      	mov	r1, r5
 8011ea6:	4680      	mov	r8, r0
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	220a      	movs	r2, #10
 8011eac:	4648      	mov	r0, r9
 8011eae:	f000 f917 	bl	80120e0 <__multadd>
 8011eb2:	4605      	mov	r5, r0
 8011eb4:	e7f0      	b.n	8011e98 <_dtoa_r+0x9f0>
 8011eb6:	f1bb 0f00 	cmp.w	fp, #0
 8011eba:	bfcc      	ite	gt
 8011ebc:	465e      	movgt	r6, fp
 8011ebe:	2601      	movle	r6, #1
 8011ec0:	443e      	add	r6, r7
 8011ec2:	f04f 0800 	mov.w	r8, #0
 8011ec6:	9901      	ldr	r1, [sp, #4]
 8011ec8:	2201      	movs	r2, #1
 8011eca:	4648      	mov	r0, r9
 8011ecc:	f000 faac 	bl	8012428 <__lshift>
 8011ed0:	4621      	mov	r1, r4
 8011ed2:	9001      	str	r0, [sp, #4]
 8011ed4:	f000 fb14 	bl	8012500 <__mcmp>
 8011ed8:	2800      	cmp	r0, #0
 8011eda:	dcb0      	bgt.n	8011e3e <_dtoa_r+0x996>
 8011edc:	d102      	bne.n	8011ee4 <_dtoa_r+0xa3c>
 8011ede:	f01a 0f01 	tst.w	sl, #1
 8011ee2:	d1ac      	bne.n	8011e3e <_dtoa_r+0x996>
 8011ee4:	4633      	mov	r3, r6
 8011ee6:	461e      	mov	r6, r3
 8011ee8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011eec:	2a30      	cmp	r2, #48	@ 0x30
 8011eee:	d0fa      	beq.n	8011ee6 <_dtoa_r+0xa3e>
 8011ef0:	e4e1      	b.n	80118b6 <_dtoa_r+0x40e>
 8011ef2:	429f      	cmp	r7, r3
 8011ef4:	d1a4      	bne.n	8011e40 <_dtoa_r+0x998>
 8011ef6:	9b05      	ldr	r3, [sp, #20]
 8011ef8:	3301      	adds	r3, #1
 8011efa:	9305      	str	r3, [sp, #20]
 8011efc:	2331      	movs	r3, #49	@ 0x31
 8011efe:	703b      	strb	r3, [r7, #0]
 8011f00:	e4d9      	b.n	80118b6 <_dtoa_r+0x40e>
 8011f02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011f04:	4f16      	ldr	r7, [pc, #88]	@ (8011f60 <_dtoa_r+0xab8>)
 8011f06:	b11b      	cbz	r3, 8011f10 <_dtoa_r+0xa68>
 8011f08:	f107 0308 	add.w	r3, r7, #8
 8011f0c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011f0e:	6013      	str	r3, [r2, #0]
 8011f10:	4638      	mov	r0, r7
 8011f12:	b011      	add	sp, #68	@ 0x44
 8011f14:	ecbd 8b02 	vpop	{d8}
 8011f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f1c:	9b07      	ldr	r3, [sp, #28]
 8011f1e:	2b01      	cmp	r3, #1
 8011f20:	f77f ae2c 	ble.w	8011b7c <_dtoa_r+0x6d4>
 8011f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011f26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011f28:	2001      	movs	r0, #1
 8011f2a:	e64c      	b.n	8011bc6 <_dtoa_r+0x71e>
 8011f2c:	f1bb 0f00 	cmp.w	fp, #0
 8011f30:	f77f aed8 	ble.w	8011ce4 <_dtoa_r+0x83c>
 8011f34:	463e      	mov	r6, r7
 8011f36:	9801      	ldr	r0, [sp, #4]
 8011f38:	4621      	mov	r1, r4
 8011f3a:	f7ff fa2a 	bl	8011392 <quorem>
 8011f3e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011f42:	f806 ab01 	strb.w	sl, [r6], #1
 8011f46:	1bf2      	subs	r2, r6, r7
 8011f48:	4593      	cmp	fp, r2
 8011f4a:	ddb4      	ble.n	8011eb6 <_dtoa_r+0xa0e>
 8011f4c:	9901      	ldr	r1, [sp, #4]
 8011f4e:	2300      	movs	r3, #0
 8011f50:	220a      	movs	r2, #10
 8011f52:	4648      	mov	r0, r9
 8011f54:	f000 f8c4 	bl	80120e0 <__multadd>
 8011f58:	9001      	str	r0, [sp, #4]
 8011f5a:	e7ec      	b.n	8011f36 <_dtoa_r+0xa8e>
 8011f5c:	08013ffd 	.word	0x08013ffd
 8011f60:	08013f81 	.word	0x08013f81

08011f64 <_free_r>:
 8011f64:	b538      	push	{r3, r4, r5, lr}
 8011f66:	4605      	mov	r5, r0
 8011f68:	2900      	cmp	r1, #0
 8011f6a:	d041      	beq.n	8011ff0 <_free_r+0x8c>
 8011f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011f70:	1f0c      	subs	r4, r1, #4
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	bfb8      	it	lt
 8011f76:	18e4      	addlt	r4, r4, r3
 8011f78:	f7fe fa52 	bl	8010420 <__malloc_lock>
 8011f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8011ff4 <_free_r+0x90>)
 8011f7e:	6813      	ldr	r3, [r2, #0]
 8011f80:	b933      	cbnz	r3, 8011f90 <_free_r+0x2c>
 8011f82:	6063      	str	r3, [r4, #4]
 8011f84:	6014      	str	r4, [r2, #0]
 8011f86:	4628      	mov	r0, r5
 8011f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f8c:	f7fe ba4e 	b.w	801042c <__malloc_unlock>
 8011f90:	42a3      	cmp	r3, r4
 8011f92:	d908      	bls.n	8011fa6 <_free_r+0x42>
 8011f94:	6820      	ldr	r0, [r4, #0]
 8011f96:	1821      	adds	r1, r4, r0
 8011f98:	428b      	cmp	r3, r1
 8011f9a:	bf01      	itttt	eq
 8011f9c:	6819      	ldreq	r1, [r3, #0]
 8011f9e:	685b      	ldreq	r3, [r3, #4]
 8011fa0:	1809      	addeq	r1, r1, r0
 8011fa2:	6021      	streq	r1, [r4, #0]
 8011fa4:	e7ed      	b.n	8011f82 <_free_r+0x1e>
 8011fa6:	461a      	mov	r2, r3
 8011fa8:	685b      	ldr	r3, [r3, #4]
 8011faa:	b10b      	cbz	r3, 8011fb0 <_free_r+0x4c>
 8011fac:	42a3      	cmp	r3, r4
 8011fae:	d9fa      	bls.n	8011fa6 <_free_r+0x42>
 8011fb0:	6811      	ldr	r1, [r2, #0]
 8011fb2:	1850      	adds	r0, r2, r1
 8011fb4:	42a0      	cmp	r0, r4
 8011fb6:	d10b      	bne.n	8011fd0 <_free_r+0x6c>
 8011fb8:	6820      	ldr	r0, [r4, #0]
 8011fba:	4401      	add	r1, r0
 8011fbc:	1850      	adds	r0, r2, r1
 8011fbe:	4283      	cmp	r3, r0
 8011fc0:	6011      	str	r1, [r2, #0]
 8011fc2:	d1e0      	bne.n	8011f86 <_free_r+0x22>
 8011fc4:	6818      	ldr	r0, [r3, #0]
 8011fc6:	685b      	ldr	r3, [r3, #4]
 8011fc8:	6053      	str	r3, [r2, #4]
 8011fca:	4408      	add	r0, r1
 8011fcc:	6010      	str	r0, [r2, #0]
 8011fce:	e7da      	b.n	8011f86 <_free_r+0x22>
 8011fd0:	d902      	bls.n	8011fd8 <_free_r+0x74>
 8011fd2:	230c      	movs	r3, #12
 8011fd4:	602b      	str	r3, [r5, #0]
 8011fd6:	e7d6      	b.n	8011f86 <_free_r+0x22>
 8011fd8:	6820      	ldr	r0, [r4, #0]
 8011fda:	1821      	adds	r1, r4, r0
 8011fdc:	428b      	cmp	r3, r1
 8011fde:	bf04      	itt	eq
 8011fe0:	6819      	ldreq	r1, [r3, #0]
 8011fe2:	685b      	ldreq	r3, [r3, #4]
 8011fe4:	6063      	str	r3, [r4, #4]
 8011fe6:	bf04      	itt	eq
 8011fe8:	1809      	addeq	r1, r1, r0
 8011fea:	6021      	streq	r1, [r4, #0]
 8011fec:	6054      	str	r4, [r2, #4]
 8011fee:	e7ca      	b.n	8011f86 <_free_r+0x22>
 8011ff0:	bd38      	pop	{r3, r4, r5, pc}
 8011ff2:	bf00      	nop
 8011ff4:	2400093c 	.word	0x2400093c

08011ff8 <__ascii_mbtowc>:
 8011ff8:	b082      	sub	sp, #8
 8011ffa:	b901      	cbnz	r1, 8011ffe <__ascii_mbtowc+0x6>
 8011ffc:	a901      	add	r1, sp, #4
 8011ffe:	b142      	cbz	r2, 8012012 <__ascii_mbtowc+0x1a>
 8012000:	b14b      	cbz	r3, 8012016 <__ascii_mbtowc+0x1e>
 8012002:	7813      	ldrb	r3, [r2, #0]
 8012004:	600b      	str	r3, [r1, #0]
 8012006:	7812      	ldrb	r2, [r2, #0]
 8012008:	1e10      	subs	r0, r2, #0
 801200a:	bf18      	it	ne
 801200c:	2001      	movne	r0, #1
 801200e:	b002      	add	sp, #8
 8012010:	4770      	bx	lr
 8012012:	4610      	mov	r0, r2
 8012014:	e7fb      	b.n	801200e <__ascii_mbtowc+0x16>
 8012016:	f06f 0001 	mvn.w	r0, #1
 801201a:	e7f8      	b.n	801200e <__ascii_mbtowc+0x16>

0801201c <_Balloc>:
 801201c:	b570      	push	{r4, r5, r6, lr}
 801201e:	69c6      	ldr	r6, [r0, #28]
 8012020:	4604      	mov	r4, r0
 8012022:	460d      	mov	r5, r1
 8012024:	b976      	cbnz	r6, 8012044 <_Balloc+0x28>
 8012026:	2010      	movs	r0, #16
 8012028:	f7fe f948 	bl	80102bc <malloc>
 801202c:	4602      	mov	r2, r0
 801202e:	61e0      	str	r0, [r4, #28]
 8012030:	b920      	cbnz	r0, 801203c <_Balloc+0x20>
 8012032:	4b18      	ldr	r3, [pc, #96]	@ (8012094 <_Balloc+0x78>)
 8012034:	4818      	ldr	r0, [pc, #96]	@ (8012098 <_Balloc+0x7c>)
 8012036:	216b      	movs	r1, #107	@ 0x6b
 8012038:	f001 faf4 	bl	8013624 <__assert_func>
 801203c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012040:	6006      	str	r6, [r0, #0]
 8012042:	60c6      	str	r6, [r0, #12]
 8012044:	69e6      	ldr	r6, [r4, #28]
 8012046:	68f3      	ldr	r3, [r6, #12]
 8012048:	b183      	cbz	r3, 801206c <_Balloc+0x50>
 801204a:	69e3      	ldr	r3, [r4, #28]
 801204c:	68db      	ldr	r3, [r3, #12]
 801204e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012052:	b9b8      	cbnz	r0, 8012084 <_Balloc+0x68>
 8012054:	2101      	movs	r1, #1
 8012056:	fa01 f605 	lsl.w	r6, r1, r5
 801205a:	1d72      	adds	r2, r6, #5
 801205c:	0092      	lsls	r2, r2, #2
 801205e:	4620      	mov	r0, r4
 8012060:	f001 fafe 	bl	8013660 <_calloc_r>
 8012064:	b160      	cbz	r0, 8012080 <_Balloc+0x64>
 8012066:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801206a:	e00e      	b.n	801208a <_Balloc+0x6e>
 801206c:	2221      	movs	r2, #33	@ 0x21
 801206e:	2104      	movs	r1, #4
 8012070:	4620      	mov	r0, r4
 8012072:	f001 faf5 	bl	8013660 <_calloc_r>
 8012076:	69e3      	ldr	r3, [r4, #28]
 8012078:	60f0      	str	r0, [r6, #12]
 801207a:	68db      	ldr	r3, [r3, #12]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d1e4      	bne.n	801204a <_Balloc+0x2e>
 8012080:	2000      	movs	r0, #0
 8012082:	bd70      	pop	{r4, r5, r6, pc}
 8012084:	6802      	ldr	r2, [r0, #0]
 8012086:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801208a:	2300      	movs	r3, #0
 801208c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012090:	e7f7      	b.n	8012082 <_Balloc+0x66>
 8012092:	bf00      	nop
 8012094:	08013f8e 	.word	0x08013f8e
 8012098:	0801400e 	.word	0x0801400e

0801209c <_Bfree>:
 801209c:	b570      	push	{r4, r5, r6, lr}
 801209e:	69c6      	ldr	r6, [r0, #28]
 80120a0:	4605      	mov	r5, r0
 80120a2:	460c      	mov	r4, r1
 80120a4:	b976      	cbnz	r6, 80120c4 <_Bfree+0x28>
 80120a6:	2010      	movs	r0, #16
 80120a8:	f7fe f908 	bl	80102bc <malloc>
 80120ac:	4602      	mov	r2, r0
 80120ae:	61e8      	str	r0, [r5, #28]
 80120b0:	b920      	cbnz	r0, 80120bc <_Bfree+0x20>
 80120b2:	4b09      	ldr	r3, [pc, #36]	@ (80120d8 <_Bfree+0x3c>)
 80120b4:	4809      	ldr	r0, [pc, #36]	@ (80120dc <_Bfree+0x40>)
 80120b6:	218f      	movs	r1, #143	@ 0x8f
 80120b8:	f001 fab4 	bl	8013624 <__assert_func>
 80120bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80120c0:	6006      	str	r6, [r0, #0]
 80120c2:	60c6      	str	r6, [r0, #12]
 80120c4:	b13c      	cbz	r4, 80120d6 <_Bfree+0x3a>
 80120c6:	69eb      	ldr	r3, [r5, #28]
 80120c8:	6862      	ldr	r2, [r4, #4]
 80120ca:	68db      	ldr	r3, [r3, #12]
 80120cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80120d0:	6021      	str	r1, [r4, #0]
 80120d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80120d6:	bd70      	pop	{r4, r5, r6, pc}
 80120d8:	08013f8e 	.word	0x08013f8e
 80120dc:	0801400e 	.word	0x0801400e

080120e0 <__multadd>:
 80120e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120e4:	690d      	ldr	r5, [r1, #16]
 80120e6:	4607      	mov	r7, r0
 80120e8:	460c      	mov	r4, r1
 80120ea:	461e      	mov	r6, r3
 80120ec:	f101 0c14 	add.w	ip, r1, #20
 80120f0:	2000      	movs	r0, #0
 80120f2:	f8dc 3000 	ldr.w	r3, [ip]
 80120f6:	b299      	uxth	r1, r3
 80120f8:	fb02 6101 	mla	r1, r2, r1, r6
 80120fc:	0c1e      	lsrs	r6, r3, #16
 80120fe:	0c0b      	lsrs	r3, r1, #16
 8012100:	fb02 3306 	mla	r3, r2, r6, r3
 8012104:	b289      	uxth	r1, r1
 8012106:	3001      	adds	r0, #1
 8012108:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801210c:	4285      	cmp	r5, r0
 801210e:	f84c 1b04 	str.w	r1, [ip], #4
 8012112:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012116:	dcec      	bgt.n	80120f2 <__multadd+0x12>
 8012118:	b30e      	cbz	r6, 801215e <__multadd+0x7e>
 801211a:	68a3      	ldr	r3, [r4, #8]
 801211c:	42ab      	cmp	r3, r5
 801211e:	dc19      	bgt.n	8012154 <__multadd+0x74>
 8012120:	6861      	ldr	r1, [r4, #4]
 8012122:	4638      	mov	r0, r7
 8012124:	3101      	adds	r1, #1
 8012126:	f7ff ff79 	bl	801201c <_Balloc>
 801212a:	4680      	mov	r8, r0
 801212c:	b928      	cbnz	r0, 801213a <__multadd+0x5a>
 801212e:	4602      	mov	r2, r0
 8012130:	4b0c      	ldr	r3, [pc, #48]	@ (8012164 <__multadd+0x84>)
 8012132:	480d      	ldr	r0, [pc, #52]	@ (8012168 <__multadd+0x88>)
 8012134:	21ba      	movs	r1, #186	@ 0xba
 8012136:	f001 fa75 	bl	8013624 <__assert_func>
 801213a:	6922      	ldr	r2, [r4, #16]
 801213c:	3202      	adds	r2, #2
 801213e:	f104 010c 	add.w	r1, r4, #12
 8012142:	0092      	lsls	r2, r2, #2
 8012144:	300c      	adds	r0, #12
 8012146:	f7ff f916 	bl	8011376 <memcpy>
 801214a:	4621      	mov	r1, r4
 801214c:	4638      	mov	r0, r7
 801214e:	f7ff ffa5 	bl	801209c <_Bfree>
 8012152:	4644      	mov	r4, r8
 8012154:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012158:	3501      	adds	r5, #1
 801215a:	615e      	str	r6, [r3, #20]
 801215c:	6125      	str	r5, [r4, #16]
 801215e:	4620      	mov	r0, r4
 8012160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012164:	08013ffd 	.word	0x08013ffd
 8012168:	0801400e 	.word	0x0801400e

0801216c <__hi0bits>:
 801216c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012170:	4603      	mov	r3, r0
 8012172:	bf36      	itet	cc
 8012174:	0403      	lslcc	r3, r0, #16
 8012176:	2000      	movcs	r0, #0
 8012178:	2010      	movcc	r0, #16
 801217a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801217e:	bf3c      	itt	cc
 8012180:	021b      	lslcc	r3, r3, #8
 8012182:	3008      	addcc	r0, #8
 8012184:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012188:	bf3c      	itt	cc
 801218a:	011b      	lslcc	r3, r3, #4
 801218c:	3004      	addcc	r0, #4
 801218e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012192:	bf3c      	itt	cc
 8012194:	009b      	lslcc	r3, r3, #2
 8012196:	3002      	addcc	r0, #2
 8012198:	2b00      	cmp	r3, #0
 801219a:	db05      	blt.n	80121a8 <__hi0bits+0x3c>
 801219c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80121a0:	f100 0001 	add.w	r0, r0, #1
 80121a4:	bf08      	it	eq
 80121a6:	2020      	moveq	r0, #32
 80121a8:	4770      	bx	lr

080121aa <__lo0bits>:
 80121aa:	6803      	ldr	r3, [r0, #0]
 80121ac:	4602      	mov	r2, r0
 80121ae:	f013 0007 	ands.w	r0, r3, #7
 80121b2:	d00b      	beq.n	80121cc <__lo0bits+0x22>
 80121b4:	07d9      	lsls	r1, r3, #31
 80121b6:	d421      	bmi.n	80121fc <__lo0bits+0x52>
 80121b8:	0798      	lsls	r0, r3, #30
 80121ba:	bf49      	itett	mi
 80121bc:	085b      	lsrmi	r3, r3, #1
 80121be:	089b      	lsrpl	r3, r3, #2
 80121c0:	2001      	movmi	r0, #1
 80121c2:	6013      	strmi	r3, [r2, #0]
 80121c4:	bf5c      	itt	pl
 80121c6:	6013      	strpl	r3, [r2, #0]
 80121c8:	2002      	movpl	r0, #2
 80121ca:	4770      	bx	lr
 80121cc:	b299      	uxth	r1, r3
 80121ce:	b909      	cbnz	r1, 80121d4 <__lo0bits+0x2a>
 80121d0:	0c1b      	lsrs	r3, r3, #16
 80121d2:	2010      	movs	r0, #16
 80121d4:	b2d9      	uxtb	r1, r3
 80121d6:	b909      	cbnz	r1, 80121dc <__lo0bits+0x32>
 80121d8:	3008      	adds	r0, #8
 80121da:	0a1b      	lsrs	r3, r3, #8
 80121dc:	0719      	lsls	r1, r3, #28
 80121de:	bf04      	itt	eq
 80121e0:	091b      	lsreq	r3, r3, #4
 80121e2:	3004      	addeq	r0, #4
 80121e4:	0799      	lsls	r1, r3, #30
 80121e6:	bf04      	itt	eq
 80121e8:	089b      	lsreq	r3, r3, #2
 80121ea:	3002      	addeq	r0, #2
 80121ec:	07d9      	lsls	r1, r3, #31
 80121ee:	d403      	bmi.n	80121f8 <__lo0bits+0x4e>
 80121f0:	085b      	lsrs	r3, r3, #1
 80121f2:	f100 0001 	add.w	r0, r0, #1
 80121f6:	d003      	beq.n	8012200 <__lo0bits+0x56>
 80121f8:	6013      	str	r3, [r2, #0]
 80121fa:	4770      	bx	lr
 80121fc:	2000      	movs	r0, #0
 80121fe:	4770      	bx	lr
 8012200:	2020      	movs	r0, #32
 8012202:	4770      	bx	lr

08012204 <__i2b>:
 8012204:	b510      	push	{r4, lr}
 8012206:	460c      	mov	r4, r1
 8012208:	2101      	movs	r1, #1
 801220a:	f7ff ff07 	bl	801201c <_Balloc>
 801220e:	4602      	mov	r2, r0
 8012210:	b928      	cbnz	r0, 801221e <__i2b+0x1a>
 8012212:	4b05      	ldr	r3, [pc, #20]	@ (8012228 <__i2b+0x24>)
 8012214:	4805      	ldr	r0, [pc, #20]	@ (801222c <__i2b+0x28>)
 8012216:	f240 1145 	movw	r1, #325	@ 0x145
 801221a:	f001 fa03 	bl	8013624 <__assert_func>
 801221e:	2301      	movs	r3, #1
 8012220:	6144      	str	r4, [r0, #20]
 8012222:	6103      	str	r3, [r0, #16]
 8012224:	bd10      	pop	{r4, pc}
 8012226:	bf00      	nop
 8012228:	08013ffd 	.word	0x08013ffd
 801222c:	0801400e 	.word	0x0801400e

08012230 <__multiply>:
 8012230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012234:	4617      	mov	r7, r2
 8012236:	690a      	ldr	r2, [r1, #16]
 8012238:	693b      	ldr	r3, [r7, #16]
 801223a:	429a      	cmp	r2, r3
 801223c:	bfa8      	it	ge
 801223e:	463b      	movge	r3, r7
 8012240:	4689      	mov	r9, r1
 8012242:	bfa4      	itt	ge
 8012244:	460f      	movge	r7, r1
 8012246:	4699      	movge	r9, r3
 8012248:	693d      	ldr	r5, [r7, #16]
 801224a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801224e:	68bb      	ldr	r3, [r7, #8]
 8012250:	6879      	ldr	r1, [r7, #4]
 8012252:	eb05 060a 	add.w	r6, r5, sl
 8012256:	42b3      	cmp	r3, r6
 8012258:	b085      	sub	sp, #20
 801225a:	bfb8      	it	lt
 801225c:	3101      	addlt	r1, #1
 801225e:	f7ff fedd 	bl	801201c <_Balloc>
 8012262:	b930      	cbnz	r0, 8012272 <__multiply+0x42>
 8012264:	4602      	mov	r2, r0
 8012266:	4b41      	ldr	r3, [pc, #260]	@ (801236c <__multiply+0x13c>)
 8012268:	4841      	ldr	r0, [pc, #260]	@ (8012370 <__multiply+0x140>)
 801226a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801226e:	f001 f9d9 	bl	8013624 <__assert_func>
 8012272:	f100 0414 	add.w	r4, r0, #20
 8012276:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801227a:	4623      	mov	r3, r4
 801227c:	2200      	movs	r2, #0
 801227e:	4573      	cmp	r3, lr
 8012280:	d320      	bcc.n	80122c4 <__multiply+0x94>
 8012282:	f107 0814 	add.w	r8, r7, #20
 8012286:	f109 0114 	add.w	r1, r9, #20
 801228a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801228e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012292:	9302      	str	r3, [sp, #8]
 8012294:	1beb      	subs	r3, r5, r7
 8012296:	3b15      	subs	r3, #21
 8012298:	f023 0303 	bic.w	r3, r3, #3
 801229c:	3304      	adds	r3, #4
 801229e:	3715      	adds	r7, #21
 80122a0:	42bd      	cmp	r5, r7
 80122a2:	bf38      	it	cc
 80122a4:	2304      	movcc	r3, #4
 80122a6:	9301      	str	r3, [sp, #4]
 80122a8:	9b02      	ldr	r3, [sp, #8]
 80122aa:	9103      	str	r1, [sp, #12]
 80122ac:	428b      	cmp	r3, r1
 80122ae:	d80c      	bhi.n	80122ca <__multiply+0x9a>
 80122b0:	2e00      	cmp	r6, #0
 80122b2:	dd03      	ble.n	80122bc <__multiply+0x8c>
 80122b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d055      	beq.n	8012368 <__multiply+0x138>
 80122bc:	6106      	str	r6, [r0, #16]
 80122be:	b005      	add	sp, #20
 80122c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122c4:	f843 2b04 	str.w	r2, [r3], #4
 80122c8:	e7d9      	b.n	801227e <__multiply+0x4e>
 80122ca:	f8b1 a000 	ldrh.w	sl, [r1]
 80122ce:	f1ba 0f00 	cmp.w	sl, #0
 80122d2:	d01f      	beq.n	8012314 <__multiply+0xe4>
 80122d4:	46c4      	mov	ip, r8
 80122d6:	46a1      	mov	r9, r4
 80122d8:	2700      	movs	r7, #0
 80122da:	f85c 2b04 	ldr.w	r2, [ip], #4
 80122de:	f8d9 3000 	ldr.w	r3, [r9]
 80122e2:	fa1f fb82 	uxth.w	fp, r2
 80122e6:	b29b      	uxth	r3, r3
 80122e8:	fb0a 330b 	mla	r3, sl, fp, r3
 80122ec:	443b      	add	r3, r7
 80122ee:	f8d9 7000 	ldr.w	r7, [r9]
 80122f2:	0c12      	lsrs	r2, r2, #16
 80122f4:	0c3f      	lsrs	r7, r7, #16
 80122f6:	fb0a 7202 	mla	r2, sl, r2, r7
 80122fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80122fe:	b29b      	uxth	r3, r3
 8012300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012304:	4565      	cmp	r5, ip
 8012306:	f849 3b04 	str.w	r3, [r9], #4
 801230a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801230e:	d8e4      	bhi.n	80122da <__multiply+0xaa>
 8012310:	9b01      	ldr	r3, [sp, #4]
 8012312:	50e7      	str	r7, [r4, r3]
 8012314:	9b03      	ldr	r3, [sp, #12]
 8012316:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801231a:	3104      	adds	r1, #4
 801231c:	f1b9 0f00 	cmp.w	r9, #0
 8012320:	d020      	beq.n	8012364 <__multiply+0x134>
 8012322:	6823      	ldr	r3, [r4, #0]
 8012324:	4647      	mov	r7, r8
 8012326:	46a4      	mov	ip, r4
 8012328:	f04f 0a00 	mov.w	sl, #0
 801232c:	f8b7 b000 	ldrh.w	fp, [r7]
 8012330:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012334:	fb09 220b 	mla	r2, r9, fp, r2
 8012338:	4452      	add	r2, sl
 801233a:	b29b      	uxth	r3, r3
 801233c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012340:	f84c 3b04 	str.w	r3, [ip], #4
 8012344:	f857 3b04 	ldr.w	r3, [r7], #4
 8012348:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801234c:	f8bc 3000 	ldrh.w	r3, [ip]
 8012350:	fb09 330a 	mla	r3, r9, sl, r3
 8012354:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012358:	42bd      	cmp	r5, r7
 801235a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801235e:	d8e5      	bhi.n	801232c <__multiply+0xfc>
 8012360:	9a01      	ldr	r2, [sp, #4]
 8012362:	50a3      	str	r3, [r4, r2]
 8012364:	3404      	adds	r4, #4
 8012366:	e79f      	b.n	80122a8 <__multiply+0x78>
 8012368:	3e01      	subs	r6, #1
 801236a:	e7a1      	b.n	80122b0 <__multiply+0x80>
 801236c:	08013ffd 	.word	0x08013ffd
 8012370:	0801400e 	.word	0x0801400e

08012374 <__pow5mult>:
 8012374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012378:	4615      	mov	r5, r2
 801237a:	f012 0203 	ands.w	r2, r2, #3
 801237e:	4607      	mov	r7, r0
 8012380:	460e      	mov	r6, r1
 8012382:	d007      	beq.n	8012394 <__pow5mult+0x20>
 8012384:	4c25      	ldr	r4, [pc, #148]	@ (801241c <__pow5mult+0xa8>)
 8012386:	3a01      	subs	r2, #1
 8012388:	2300      	movs	r3, #0
 801238a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801238e:	f7ff fea7 	bl	80120e0 <__multadd>
 8012392:	4606      	mov	r6, r0
 8012394:	10ad      	asrs	r5, r5, #2
 8012396:	d03d      	beq.n	8012414 <__pow5mult+0xa0>
 8012398:	69fc      	ldr	r4, [r7, #28]
 801239a:	b97c      	cbnz	r4, 80123bc <__pow5mult+0x48>
 801239c:	2010      	movs	r0, #16
 801239e:	f7fd ff8d 	bl	80102bc <malloc>
 80123a2:	4602      	mov	r2, r0
 80123a4:	61f8      	str	r0, [r7, #28]
 80123a6:	b928      	cbnz	r0, 80123b4 <__pow5mult+0x40>
 80123a8:	4b1d      	ldr	r3, [pc, #116]	@ (8012420 <__pow5mult+0xac>)
 80123aa:	481e      	ldr	r0, [pc, #120]	@ (8012424 <__pow5mult+0xb0>)
 80123ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80123b0:	f001 f938 	bl	8013624 <__assert_func>
 80123b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80123b8:	6004      	str	r4, [r0, #0]
 80123ba:	60c4      	str	r4, [r0, #12]
 80123bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80123c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80123c4:	b94c      	cbnz	r4, 80123da <__pow5mult+0x66>
 80123c6:	f240 2171 	movw	r1, #625	@ 0x271
 80123ca:	4638      	mov	r0, r7
 80123cc:	f7ff ff1a 	bl	8012204 <__i2b>
 80123d0:	2300      	movs	r3, #0
 80123d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80123d6:	4604      	mov	r4, r0
 80123d8:	6003      	str	r3, [r0, #0]
 80123da:	f04f 0900 	mov.w	r9, #0
 80123de:	07eb      	lsls	r3, r5, #31
 80123e0:	d50a      	bpl.n	80123f8 <__pow5mult+0x84>
 80123e2:	4631      	mov	r1, r6
 80123e4:	4622      	mov	r2, r4
 80123e6:	4638      	mov	r0, r7
 80123e8:	f7ff ff22 	bl	8012230 <__multiply>
 80123ec:	4631      	mov	r1, r6
 80123ee:	4680      	mov	r8, r0
 80123f0:	4638      	mov	r0, r7
 80123f2:	f7ff fe53 	bl	801209c <_Bfree>
 80123f6:	4646      	mov	r6, r8
 80123f8:	106d      	asrs	r5, r5, #1
 80123fa:	d00b      	beq.n	8012414 <__pow5mult+0xa0>
 80123fc:	6820      	ldr	r0, [r4, #0]
 80123fe:	b938      	cbnz	r0, 8012410 <__pow5mult+0x9c>
 8012400:	4622      	mov	r2, r4
 8012402:	4621      	mov	r1, r4
 8012404:	4638      	mov	r0, r7
 8012406:	f7ff ff13 	bl	8012230 <__multiply>
 801240a:	6020      	str	r0, [r4, #0]
 801240c:	f8c0 9000 	str.w	r9, [r0]
 8012410:	4604      	mov	r4, r0
 8012412:	e7e4      	b.n	80123de <__pow5mult+0x6a>
 8012414:	4630      	mov	r0, r6
 8012416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801241a:	bf00      	nop
 801241c:	080140d0 	.word	0x080140d0
 8012420:	08013f8e 	.word	0x08013f8e
 8012424:	0801400e 	.word	0x0801400e

08012428 <__lshift>:
 8012428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801242c:	460c      	mov	r4, r1
 801242e:	6849      	ldr	r1, [r1, #4]
 8012430:	6923      	ldr	r3, [r4, #16]
 8012432:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012436:	68a3      	ldr	r3, [r4, #8]
 8012438:	4607      	mov	r7, r0
 801243a:	4691      	mov	r9, r2
 801243c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012440:	f108 0601 	add.w	r6, r8, #1
 8012444:	42b3      	cmp	r3, r6
 8012446:	db0b      	blt.n	8012460 <__lshift+0x38>
 8012448:	4638      	mov	r0, r7
 801244a:	f7ff fde7 	bl	801201c <_Balloc>
 801244e:	4605      	mov	r5, r0
 8012450:	b948      	cbnz	r0, 8012466 <__lshift+0x3e>
 8012452:	4602      	mov	r2, r0
 8012454:	4b28      	ldr	r3, [pc, #160]	@ (80124f8 <__lshift+0xd0>)
 8012456:	4829      	ldr	r0, [pc, #164]	@ (80124fc <__lshift+0xd4>)
 8012458:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801245c:	f001 f8e2 	bl	8013624 <__assert_func>
 8012460:	3101      	adds	r1, #1
 8012462:	005b      	lsls	r3, r3, #1
 8012464:	e7ee      	b.n	8012444 <__lshift+0x1c>
 8012466:	2300      	movs	r3, #0
 8012468:	f100 0114 	add.w	r1, r0, #20
 801246c:	f100 0210 	add.w	r2, r0, #16
 8012470:	4618      	mov	r0, r3
 8012472:	4553      	cmp	r3, sl
 8012474:	db33      	blt.n	80124de <__lshift+0xb6>
 8012476:	6920      	ldr	r0, [r4, #16]
 8012478:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801247c:	f104 0314 	add.w	r3, r4, #20
 8012480:	f019 091f 	ands.w	r9, r9, #31
 8012484:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012488:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801248c:	d02b      	beq.n	80124e6 <__lshift+0xbe>
 801248e:	f1c9 0e20 	rsb	lr, r9, #32
 8012492:	468a      	mov	sl, r1
 8012494:	2200      	movs	r2, #0
 8012496:	6818      	ldr	r0, [r3, #0]
 8012498:	fa00 f009 	lsl.w	r0, r0, r9
 801249c:	4310      	orrs	r0, r2
 801249e:	f84a 0b04 	str.w	r0, [sl], #4
 80124a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80124a6:	459c      	cmp	ip, r3
 80124a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80124ac:	d8f3      	bhi.n	8012496 <__lshift+0x6e>
 80124ae:	ebac 0304 	sub.w	r3, ip, r4
 80124b2:	3b15      	subs	r3, #21
 80124b4:	f023 0303 	bic.w	r3, r3, #3
 80124b8:	3304      	adds	r3, #4
 80124ba:	f104 0015 	add.w	r0, r4, #21
 80124be:	4560      	cmp	r0, ip
 80124c0:	bf88      	it	hi
 80124c2:	2304      	movhi	r3, #4
 80124c4:	50ca      	str	r2, [r1, r3]
 80124c6:	b10a      	cbz	r2, 80124cc <__lshift+0xa4>
 80124c8:	f108 0602 	add.w	r6, r8, #2
 80124cc:	3e01      	subs	r6, #1
 80124ce:	4638      	mov	r0, r7
 80124d0:	612e      	str	r6, [r5, #16]
 80124d2:	4621      	mov	r1, r4
 80124d4:	f7ff fde2 	bl	801209c <_Bfree>
 80124d8:	4628      	mov	r0, r5
 80124da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124de:	f842 0f04 	str.w	r0, [r2, #4]!
 80124e2:	3301      	adds	r3, #1
 80124e4:	e7c5      	b.n	8012472 <__lshift+0x4a>
 80124e6:	3904      	subs	r1, #4
 80124e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80124ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80124f0:	459c      	cmp	ip, r3
 80124f2:	d8f9      	bhi.n	80124e8 <__lshift+0xc0>
 80124f4:	e7ea      	b.n	80124cc <__lshift+0xa4>
 80124f6:	bf00      	nop
 80124f8:	08013ffd 	.word	0x08013ffd
 80124fc:	0801400e 	.word	0x0801400e

08012500 <__mcmp>:
 8012500:	690a      	ldr	r2, [r1, #16]
 8012502:	4603      	mov	r3, r0
 8012504:	6900      	ldr	r0, [r0, #16]
 8012506:	1a80      	subs	r0, r0, r2
 8012508:	b530      	push	{r4, r5, lr}
 801250a:	d10e      	bne.n	801252a <__mcmp+0x2a>
 801250c:	3314      	adds	r3, #20
 801250e:	3114      	adds	r1, #20
 8012510:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012514:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012518:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801251c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012520:	4295      	cmp	r5, r2
 8012522:	d003      	beq.n	801252c <__mcmp+0x2c>
 8012524:	d205      	bcs.n	8012532 <__mcmp+0x32>
 8012526:	f04f 30ff 	mov.w	r0, #4294967295
 801252a:	bd30      	pop	{r4, r5, pc}
 801252c:	42a3      	cmp	r3, r4
 801252e:	d3f3      	bcc.n	8012518 <__mcmp+0x18>
 8012530:	e7fb      	b.n	801252a <__mcmp+0x2a>
 8012532:	2001      	movs	r0, #1
 8012534:	e7f9      	b.n	801252a <__mcmp+0x2a>
	...

08012538 <__mdiff>:
 8012538:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801253c:	4689      	mov	r9, r1
 801253e:	4606      	mov	r6, r0
 8012540:	4611      	mov	r1, r2
 8012542:	4648      	mov	r0, r9
 8012544:	4614      	mov	r4, r2
 8012546:	f7ff ffdb 	bl	8012500 <__mcmp>
 801254a:	1e05      	subs	r5, r0, #0
 801254c:	d112      	bne.n	8012574 <__mdiff+0x3c>
 801254e:	4629      	mov	r1, r5
 8012550:	4630      	mov	r0, r6
 8012552:	f7ff fd63 	bl	801201c <_Balloc>
 8012556:	4602      	mov	r2, r0
 8012558:	b928      	cbnz	r0, 8012566 <__mdiff+0x2e>
 801255a:	4b3f      	ldr	r3, [pc, #252]	@ (8012658 <__mdiff+0x120>)
 801255c:	f240 2137 	movw	r1, #567	@ 0x237
 8012560:	483e      	ldr	r0, [pc, #248]	@ (801265c <__mdiff+0x124>)
 8012562:	f001 f85f 	bl	8013624 <__assert_func>
 8012566:	2301      	movs	r3, #1
 8012568:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801256c:	4610      	mov	r0, r2
 801256e:	b003      	add	sp, #12
 8012570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012574:	bfbc      	itt	lt
 8012576:	464b      	movlt	r3, r9
 8012578:	46a1      	movlt	r9, r4
 801257a:	4630      	mov	r0, r6
 801257c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012580:	bfba      	itte	lt
 8012582:	461c      	movlt	r4, r3
 8012584:	2501      	movlt	r5, #1
 8012586:	2500      	movge	r5, #0
 8012588:	f7ff fd48 	bl	801201c <_Balloc>
 801258c:	4602      	mov	r2, r0
 801258e:	b918      	cbnz	r0, 8012598 <__mdiff+0x60>
 8012590:	4b31      	ldr	r3, [pc, #196]	@ (8012658 <__mdiff+0x120>)
 8012592:	f240 2145 	movw	r1, #581	@ 0x245
 8012596:	e7e3      	b.n	8012560 <__mdiff+0x28>
 8012598:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801259c:	6926      	ldr	r6, [r4, #16]
 801259e:	60c5      	str	r5, [r0, #12]
 80125a0:	f109 0310 	add.w	r3, r9, #16
 80125a4:	f109 0514 	add.w	r5, r9, #20
 80125a8:	f104 0e14 	add.w	lr, r4, #20
 80125ac:	f100 0b14 	add.w	fp, r0, #20
 80125b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80125b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80125b8:	9301      	str	r3, [sp, #4]
 80125ba:	46d9      	mov	r9, fp
 80125bc:	f04f 0c00 	mov.w	ip, #0
 80125c0:	9b01      	ldr	r3, [sp, #4]
 80125c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80125c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80125ca:	9301      	str	r3, [sp, #4]
 80125cc:	fa1f f38a 	uxth.w	r3, sl
 80125d0:	4619      	mov	r1, r3
 80125d2:	b283      	uxth	r3, r0
 80125d4:	1acb      	subs	r3, r1, r3
 80125d6:	0c00      	lsrs	r0, r0, #16
 80125d8:	4463      	add	r3, ip
 80125da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80125de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80125e2:	b29b      	uxth	r3, r3
 80125e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80125e8:	4576      	cmp	r6, lr
 80125ea:	f849 3b04 	str.w	r3, [r9], #4
 80125ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80125f2:	d8e5      	bhi.n	80125c0 <__mdiff+0x88>
 80125f4:	1b33      	subs	r3, r6, r4
 80125f6:	3b15      	subs	r3, #21
 80125f8:	f023 0303 	bic.w	r3, r3, #3
 80125fc:	3415      	adds	r4, #21
 80125fe:	3304      	adds	r3, #4
 8012600:	42a6      	cmp	r6, r4
 8012602:	bf38      	it	cc
 8012604:	2304      	movcc	r3, #4
 8012606:	441d      	add	r5, r3
 8012608:	445b      	add	r3, fp
 801260a:	461e      	mov	r6, r3
 801260c:	462c      	mov	r4, r5
 801260e:	4544      	cmp	r4, r8
 8012610:	d30e      	bcc.n	8012630 <__mdiff+0xf8>
 8012612:	f108 0103 	add.w	r1, r8, #3
 8012616:	1b49      	subs	r1, r1, r5
 8012618:	f021 0103 	bic.w	r1, r1, #3
 801261c:	3d03      	subs	r5, #3
 801261e:	45a8      	cmp	r8, r5
 8012620:	bf38      	it	cc
 8012622:	2100      	movcc	r1, #0
 8012624:	440b      	add	r3, r1
 8012626:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801262a:	b191      	cbz	r1, 8012652 <__mdiff+0x11a>
 801262c:	6117      	str	r7, [r2, #16]
 801262e:	e79d      	b.n	801256c <__mdiff+0x34>
 8012630:	f854 1b04 	ldr.w	r1, [r4], #4
 8012634:	46e6      	mov	lr, ip
 8012636:	0c08      	lsrs	r0, r1, #16
 8012638:	fa1c fc81 	uxtah	ip, ip, r1
 801263c:	4471      	add	r1, lr
 801263e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012642:	b289      	uxth	r1, r1
 8012644:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012648:	f846 1b04 	str.w	r1, [r6], #4
 801264c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012650:	e7dd      	b.n	801260e <__mdiff+0xd6>
 8012652:	3f01      	subs	r7, #1
 8012654:	e7e7      	b.n	8012626 <__mdiff+0xee>
 8012656:	bf00      	nop
 8012658:	08013ffd 	.word	0x08013ffd
 801265c:	0801400e 	.word	0x0801400e

08012660 <__d2b>:
 8012660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012664:	460f      	mov	r7, r1
 8012666:	2101      	movs	r1, #1
 8012668:	ec59 8b10 	vmov	r8, r9, d0
 801266c:	4616      	mov	r6, r2
 801266e:	f7ff fcd5 	bl	801201c <_Balloc>
 8012672:	4604      	mov	r4, r0
 8012674:	b930      	cbnz	r0, 8012684 <__d2b+0x24>
 8012676:	4602      	mov	r2, r0
 8012678:	4b23      	ldr	r3, [pc, #140]	@ (8012708 <__d2b+0xa8>)
 801267a:	4824      	ldr	r0, [pc, #144]	@ (801270c <__d2b+0xac>)
 801267c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012680:	f000 ffd0 	bl	8013624 <__assert_func>
 8012684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801268c:	b10d      	cbz	r5, 8012692 <__d2b+0x32>
 801268e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012692:	9301      	str	r3, [sp, #4]
 8012694:	f1b8 0300 	subs.w	r3, r8, #0
 8012698:	d023      	beq.n	80126e2 <__d2b+0x82>
 801269a:	4668      	mov	r0, sp
 801269c:	9300      	str	r3, [sp, #0]
 801269e:	f7ff fd84 	bl	80121aa <__lo0bits>
 80126a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80126a6:	b1d0      	cbz	r0, 80126de <__d2b+0x7e>
 80126a8:	f1c0 0320 	rsb	r3, r0, #32
 80126ac:	fa02 f303 	lsl.w	r3, r2, r3
 80126b0:	430b      	orrs	r3, r1
 80126b2:	40c2      	lsrs	r2, r0
 80126b4:	6163      	str	r3, [r4, #20]
 80126b6:	9201      	str	r2, [sp, #4]
 80126b8:	9b01      	ldr	r3, [sp, #4]
 80126ba:	61a3      	str	r3, [r4, #24]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	bf0c      	ite	eq
 80126c0:	2201      	moveq	r2, #1
 80126c2:	2202      	movne	r2, #2
 80126c4:	6122      	str	r2, [r4, #16]
 80126c6:	b1a5      	cbz	r5, 80126f2 <__d2b+0x92>
 80126c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80126cc:	4405      	add	r5, r0
 80126ce:	603d      	str	r5, [r7, #0]
 80126d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80126d4:	6030      	str	r0, [r6, #0]
 80126d6:	4620      	mov	r0, r4
 80126d8:	b003      	add	sp, #12
 80126da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80126de:	6161      	str	r1, [r4, #20]
 80126e0:	e7ea      	b.n	80126b8 <__d2b+0x58>
 80126e2:	a801      	add	r0, sp, #4
 80126e4:	f7ff fd61 	bl	80121aa <__lo0bits>
 80126e8:	9b01      	ldr	r3, [sp, #4]
 80126ea:	6163      	str	r3, [r4, #20]
 80126ec:	3020      	adds	r0, #32
 80126ee:	2201      	movs	r2, #1
 80126f0:	e7e8      	b.n	80126c4 <__d2b+0x64>
 80126f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80126f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80126fa:	6038      	str	r0, [r7, #0]
 80126fc:	6918      	ldr	r0, [r3, #16]
 80126fe:	f7ff fd35 	bl	801216c <__hi0bits>
 8012702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012706:	e7e5      	b.n	80126d4 <__d2b+0x74>
 8012708:	08013ffd 	.word	0x08013ffd
 801270c:	0801400e 	.word	0x0801400e

08012710 <_malloc_usable_size_r>:
 8012710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012714:	1f18      	subs	r0, r3, #4
 8012716:	2b00      	cmp	r3, #0
 8012718:	bfbc      	itt	lt
 801271a:	580b      	ldrlt	r3, [r1, r0]
 801271c:	18c0      	addlt	r0, r0, r3
 801271e:	4770      	bx	lr

08012720 <__ascii_wctomb>:
 8012720:	4603      	mov	r3, r0
 8012722:	4608      	mov	r0, r1
 8012724:	b141      	cbz	r1, 8012738 <__ascii_wctomb+0x18>
 8012726:	2aff      	cmp	r2, #255	@ 0xff
 8012728:	d904      	bls.n	8012734 <__ascii_wctomb+0x14>
 801272a:	228a      	movs	r2, #138	@ 0x8a
 801272c:	601a      	str	r2, [r3, #0]
 801272e:	f04f 30ff 	mov.w	r0, #4294967295
 8012732:	4770      	bx	lr
 8012734:	700a      	strb	r2, [r1, #0]
 8012736:	2001      	movs	r0, #1
 8012738:	4770      	bx	lr

0801273a <__ssputs_r>:
 801273a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801273e:	688e      	ldr	r6, [r1, #8]
 8012740:	461f      	mov	r7, r3
 8012742:	42be      	cmp	r6, r7
 8012744:	680b      	ldr	r3, [r1, #0]
 8012746:	4682      	mov	sl, r0
 8012748:	460c      	mov	r4, r1
 801274a:	4690      	mov	r8, r2
 801274c:	d82d      	bhi.n	80127aa <__ssputs_r+0x70>
 801274e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012752:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012756:	d026      	beq.n	80127a6 <__ssputs_r+0x6c>
 8012758:	6965      	ldr	r5, [r4, #20]
 801275a:	6909      	ldr	r1, [r1, #16]
 801275c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012760:	eba3 0901 	sub.w	r9, r3, r1
 8012764:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012768:	1c7b      	adds	r3, r7, #1
 801276a:	444b      	add	r3, r9
 801276c:	106d      	asrs	r5, r5, #1
 801276e:	429d      	cmp	r5, r3
 8012770:	bf38      	it	cc
 8012772:	461d      	movcc	r5, r3
 8012774:	0553      	lsls	r3, r2, #21
 8012776:	d527      	bpl.n	80127c8 <__ssputs_r+0x8e>
 8012778:	4629      	mov	r1, r5
 801277a:	f7fd fdd1 	bl	8010320 <_malloc_r>
 801277e:	4606      	mov	r6, r0
 8012780:	b360      	cbz	r0, 80127dc <__ssputs_r+0xa2>
 8012782:	6921      	ldr	r1, [r4, #16]
 8012784:	464a      	mov	r2, r9
 8012786:	f7fe fdf6 	bl	8011376 <memcpy>
 801278a:	89a3      	ldrh	r3, [r4, #12]
 801278c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012794:	81a3      	strh	r3, [r4, #12]
 8012796:	6126      	str	r6, [r4, #16]
 8012798:	6165      	str	r5, [r4, #20]
 801279a:	444e      	add	r6, r9
 801279c:	eba5 0509 	sub.w	r5, r5, r9
 80127a0:	6026      	str	r6, [r4, #0]
 80127a2:	60a5      	str	r5, [r4, #8]
 80127a4:	463e      	mov	r6, r7
 80127a6:	42be      	cmp	r6, r7
 80127a8:	d900      	bls.n	80127ac <__ssputs_r+0x72>
 80127aa:	463e      	mov	r6, r7
 80127ac:	6820      	ldr	r0, [r4, #0]
 80127ae:	4632      	mov	r2, r6
 80127b0:	4641      	mov	r1, r8
 80127b2:	f000 fefa 	bl	80135aa <memmove>
 80127b6:	68a3      	ldr	r3, [r4, #8]
 80127b8:	1b9b      	subs	r3, r3, r6
 80127ba:	60a3      	str	r3, [r4, #8]
 80127bc:	6823      	ldr	r3, [r4, #0]
 80127be:	4433      	add	r3, r6
 80127c0:	6023      	str	r3, [r4, #0]
 80127c2:	2000      	movs	r0, #0
 80127c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127c8:	462a      	mov	r2, r5
 80127ca:	f7fd fe3d 	bl	8010448 <_realloc_r>
 80127ce:	4606      	mov	r6, r0
 80127d0:	2800      	cmp	r0, #0
 80127d2:	d1e0      	bne.n	8012796 <__ssputs_r+0x5c>
 80127d4:	6921      	ldr	r1, [r4, #16]
 80127d6:	4650      	mov	r0, sl
 80127d8:	f7ff fbc4 	bl	8011f64 <_free_r>
 80127dc:	230c      	movs	r3, #12
 80127de:	f8ca 3000 	str.w	r3, [sl]
 80127e2:	89a3      	ldrh	r3, [r4, #12]
 80127e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80127e8:	81a3      	strh	r3, [r4, #12]
 80127ea:	f04f 30ff 	mov.w	r0, #4294967295
 80127ee:	e7e9      	b.n	80127c4 <__ssputs_r+0x8a>

080127f0 <_svfiprintf_r>:
 80127f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127f4:	4698      	mov	r8, r3
 80127f6:	898b      	ldrh	r3, [r1, #12]
 80127f8:	061b      	lsls	r3, r3, #24
 80127fa:	b09d      	sub	sp, #116	@ 0x74
 80127fc:	4607      	mov	r7, r0
 80127fe:	460d      	mov	r5, r1
 8012800:	4614      	mov	r4, r2
 8012802:	d510      	bpl.n	8012826 <_svfiprintf_r+0x36>
 8012804:	690b      	ldr	r3, [r1, #16]
 8012806:	b973      	cbnz	r3, 8012826 <_svfiprintf_r+0x36>
 8012808:	2140      	movs	r1, #64	@ 0x40
 801280a:	f7fd fd89 	bl	8010320 <_malloc_r>
 801280e:	6028      	str	r0, [r5, #0]
 8012810:	6128      	str	r0, [r5, #16]
 8012812:	b930      	cbnz	r0, 8012822 <_svfiprintf_r+0x32>
 8012814:	230c      	movs	r3, #12
 8012816:	603b      	str	r3, [r7, #0]
 8012818:	f04f 30ff 	mov.w	r0, #4294967295
 801281c:	b01d      	add	sp, #116	@ 0x74
 801281e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012822:	2340      	movs	r3, #64	@ 0x40
 8012824:	616b      	str	r3, [r5, #20]
 8012826:	2300      	movs	r3, #0
 8012828:	9309      	str	r3, [sp, #36]	@ 0x24
 801282a:	2320      	movs	r3, #32
 801282c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012830:	f8cd 800c 	str.w	r8, [sp, #12]
 8012834:	2330      	movs	r3, #48	@ 0x30
 8012836:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80129d4 <_svfiprintf_r+0x1e4>
 801283a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801283e:	f04f 0901 	mov.w	r9, #1
 8012842:	4623      	mov	r3, r4
 8012844:	469a      	mov	sl, r3
 8012846:	f813 2b01 	ldrb.w	r2, [r3], #1
 801284a:	b10a      	cbz	r2, 8012850 <_svfiprintf_r+0x60>
 801284c:	2a25      	cmp	r2, #37	@ 0x25
 801284e:	d1f9      	bne.n	8012844 <_svfiprintf_r+0x54>
 8012850:	ebba 0b04 	subs.w	fp, sl, r4
 8012854:	d00b      	beq.n	801286e <_svfiprintf_r+0x7e>
 8012856:	465b      	mov	r3, fp
 8012858:	4622      	mov	r2, r4
 801285a:	4629      	mov	r1, r5
 801285c:	4638      	mov	r0, r7
 801285e:	f7ff ff6c 	bl	801273a <__ssputs_r>
 8012862:	3001      	adds	r0, #1
 8012864:	f000 80a7 	beq.w	80129b6 <_svfiprintf_r+0x1c6>
 8012868:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801286a:	445a      	add	r2, fp
 801286c:	9209      	str	r2, [sp, #36]	@ 0x24
 801286e:	f89a 3000 	ldrb.w	r3, [sl]
 8012872:	2b00      	cmp	r3, #0
 8012874:	f000 809f 	beq.w	80129b6 <_svfiprintf_r+0x1c6>
 8012878:	2300      	movs	r3, #0
 801287a:	f04f 32ff 	mov.w	r2, #4294967295
 801287e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012882:	f10a 0a01 	add.w	sl, sl, #1
 8012886:	9304      	str	r3, [sp, #16]
 8012888:	9307      	str	r3, [sp, #28]
 801288a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801288e:	931a      	str	r3, [sp, #104]	@ 0x68
 8012890:	4654      	mov	r4, sl
 8012892:	2205      	movs	r2, #5
 8012894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012898:	484e      	ldr	r0, [pc, #312]	@ (80129d4 <_svfiprintf_r+0x1e4>)
 801289a:	f7ed fd21 	bl	80002e0 <memchr>
 801289e:	9a04      	ldr	r2, [sp, #16]
 80128a0:	b9d8      	cbnz	r0, 80128da <_svfiprintf_r+0xea>
 80128a2:	06d0      	lsls	r0, r2, #27
 80128a4:	bf44      	itt	mi
 80128a6:	2320      	movmi	r3, #32
 80128a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128ac:	0711      	lsls	r1, r2, #28
 80128ae:	bf44      	itt	mi
 80128b0:	232b      	movmi	r3, #43	@ 0x2b
 80128b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128b6:	f89a 3000 	ldrb.w	r3, [sl]
 80128ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80128bc:	d015      	beq.n	80128ea <_svfiprintf_r+0xfa>
 80128be:	9a07      	ldr	r2, [sp, #28]
 80128c0:	4654      	mov	r4, sl
 80128c2:	2000      	movs	r0, #0
 80128c4:	f04f 0c0a 	mov.w	ip, #10
 80128c8:	4621      	mov	r1, r4
 80128ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80128ce:	3b30      	subs	r3, #48	@ 0x30
 80128d0:	2b09      	cmp	r3, #9
 80128d2:	d94b      	bls.n	801296c <_svfiprintf_r+0x17c>
 80128d4:	b1b0      	cbz	r0, 8012904 <_svfiprintf_r+0x114>
 80128d6:	9207      	str	r2, [sp, #28]
 80128d8:	e014      	b.n	8012904 <_svfiprintf_r+0x114>
 80128da:	eba0 0308 	sub.w	r3, r0, r8
 80128de:	fa09 f303 	lsl.w	r3, r9, r3
 80128e2:	4313      	orrs	r3, r2
 80128e4:	9304      	str	r3, [sp, #16]
 80128e6:	46a2      	mov	sl, r4
 80128e8:	e7d2      	b.n	8012890 <_svfiprintf_r+0xa0>
 80128ea:	9b03      	ldr	r3, [sp, #12]
 80128ec:	1d19      	adds	r1, r3, #4
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	9103      	str	r1, [sp, #12]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	bfbb      	ittet	lt
 80128f6:	425b      	neglt	r3, r3
 80128f8:	f042 0202 	orrlt.w	r2, r2, #2
 80128fc:	9307      	strge	r3, [sp, #28]
 80128fe:	9307      	strlt	r3, [sp, #28]
 8012900:	bfb8      	it	lt
 8012902:	9204      	strlt	r2, [sp, #16]
 8012904:	7823      	ldrb	r3, [r4, #0]
 8012906:	2b2e      	cmp	r3, #46	@ 0x2e
 8012908:	d10a      	bne.n	8012920 <_svfiprintf_r+0x130>
 801290a:	7863      	ldrb	r3, [r4, #1]
 801290c:	2b2a      	cmp	r3, #42	@ 0x2a
 801290e:	d132      	bne.n	8012976 <_svfiprintf_r+0x186>
 8012910:	9b03      	ldr	r3, [sp, #12]
 8012912:	1d1a      	adds	r2, r3, #4
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	9203      	str	r2, [sp, #12]
 8012918:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801291c:	3402      	adds	r4, #2
 801291e:	9305      	str	r3, [sp, #20]
 8012920:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80129e4 <_svfiprintf_r+0x1f4>
 8012924:	7821      	ldrb	r1, [r4, #0]
 8012926:	2203      	movs	r2, #3
 8012928:	4650      	mov	r0, sl
 801292a:	f7ed fcd9 	bl	80002e0 <memchr>
 801292e:	b138      	cbz	r0, 8012940 <_svfiprintf_r+0x150>
 8012930:	9b04      	ldr	r3, [sp, #16]
 8012932:	eba0 000a 	sub.w	r0, r0, sl
 8012936:	2240      	movs	r2, #64	@ 0x40
 8012938:	4082      	lsls	r2, r0
 801293a:	4313      	orrs	r3, r2
 801293c:	3401      	adds	r4, #1
 801293e:	9304      	str	r3, [sp, #16]
 8012940:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012944:	4824      	ldr	r0, [pc, #144]	@ (80129d8 <_svfiprintf_r+0x1e8>)
 8012946:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801294a:	2206      	movs	r2, #6
 801294c:	f7ed fcc8 	bl	80002e0 <memchr>
 8012950:	2800      	cmp	r0, #0
 8012952:	d036      	beq.n	80129c2 <_svfiprintf_r+0x1d2>
 8012954:	4b21      	ldr	r3, [pc, #132]	@ (80129dc <_svfiprintf_r+0x1ec>)
 8012956:	bb1b      	cbnz	r3, 80129a0 <_svfiprintf_r+0x1b0>
 8012958:	9b03      	ldr	r3, [sp, #12]
 801295a:	3307      	adds	r3, #7
 801295c:	f023 0307 	bic.w	r3, r3, #7
 8012960:	3308      	adds	r3, #8
 8012962:	9303      	str	r3, [sp, #12]
 8012964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012966:	4433      	add	r3, r6
 8012968:	9309      	str	r3, [sp, #36]	@ 0x24
 801296a:	e76a      	b.n	8012842 <_svfiprintf_r+0x52>
 801296c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012970:	460c      	mov	r4, r1
 8012972:	2001      	movs	r0, #1
 8012974:	e7a8      	b.n	80128c8 <_svfiprintf_r+0xd8>
 8012976:	2300      	movs	r3, #0
 8012978:	3401      	adds	r4, #1
 801297a:	9305      	str	r3, [sp, #20]
 801297c:	4619      	mov	r1, r3
 801297e:	f04f 0c0a 	mov.w	ip, #10
 8012982:	4620      	mov	r0, r4
 8012984:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012988:	3a30      	subs	r2, #48	@ 0x30
 801298a:	2a09      	cmp	r2, #9
 801298c:	d903      	bls.n	8012996 <_svfiprintf_r+0x1a6>
 801298e:	2b00      	cmp	r3, #0
 8012990:	d0c6      	beq.n	8012920 <_svfiprintf_r+0x130>
 8012992:	9105      	str	r1, [sp, #20]
 8012994:	e7c4      	b.n	8012920 <_svfiprintf_r+0x130>
 8012996:	fb0c 2101 	mla	r1, ip, r1, r2
 801299a:	4604      	mov	r4, r0
 801299c:	2301      	movs	r3, #1
 801299e:	e7f0      	b.n	8012982 <_svfiprintf_r+0x192>
 80129a0:	ab03      	add	r3, sp, #12
 80129a2:	9300      	str	r3, [sp, #0]
 80129a4:	462a      	mov	r2, r5
 80129a6:	4b0e      	ldr	r3, [pc, #56]	@ (80129e0 <_svfiprintf_r+0x1f0>)
 80129a8:	a904      	add	r1, sp, #16
 80129aa:	4638      	mov	r0, r7
 80129ac:	f7fd fe08 	bl	80105c0 <_printf_float>
 80129b0:	1c42      	adds	r2, r0, #1
 80129b2:	4606      	mov	r6, r0
 80129b4:	d1d6      	bne.n	8012964 <_svfiprintf_r+0x174>
 80129b6:	89ab      	ldrh	r3, [r5, #12]
 80129b8:	065b      	lsls	r3, r3, #25
 80129ba:	f53f af2d 	bmi.w	8012818 <_svfiprintf_r+0x28>
 80129be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80129c0:	e72c      	b.n	801281c <_svfiprintf_r+0x2c>
 80129c2:	ab03      	add	r3, sp, #12
 80129c4:	9300      	str	r3, [sp, #0]
 80129c6:	462a      	mov	r2, r5
 80129c8:	4b05      	ldr	r3, [pc, #20]	@ (80129e0 <_svfiprintf_r+0x1f0>)
 80129ca:	a904      	add	r1, sp, #16
 80129cc:	4638      	mov	r0, r7
 80129ce:	f7fe f87f 	bl	8010ad0 <_printf_i>
 80129d2:	e7ed      	b.n	80129b0 <_svfiprintf_r+0x1c0>
 80129d4:	08014067 	.word	0x08014067
 80129d8:	08014071 	.word	0x08014071
 80129dc:	080105c1 	.word	0x080105c1
 80129e0:	0801273b 	.word	0x0801273b
 80129e4:	0801406d 	.word	0x0801406d

080129e8 <_sungetc_r>:
 80129e8:	b538      	push	{r3, r4, r5, lr}
 80129ea:	1c4b      	adds	r3, r1, #1
 80129ec:	4614      	mov	r4, r2
 80129ee:	d103      	bne.n	80129f8 <_sungetc_r+0x10>
 80129f0:	f04f 35ff 	mov.w	r5, #4294967295
 80129f4:	4628      	mov	r0, r5
 80129f6:	bd38      	pop	{r3, r4, r5, pc}
 80129f8:	8993      	ldrh	r3, [r2, #12]
 80129fa:	f023 0320 	bic.w	r3, r3, #32
 80129fe:	8193      	strh	r3, [r2, #12]
 8012a00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012a02:	6852      	ldr	r2, [r2, #4]
 8012a04:	b2cd      	uxtb	r5, r1
 8012a06:	b18b      	cbz	r3, 8012a2c <_sungetc_r+0x44>
 8012a08:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8012a0a:	4293      	cmp	r3, r2
 8012a0c:	dd08      	ble.n	8012a20 <_sungetc_r+0x38>
 8012a0e:	6823      	ldr	r3, [r4, #0]
 8012a10:	1e5a      	subs	r2, r3, #1
 8012a12:	6022      	str	r2, [r4, #0]
 8012a14:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012a18:	6863      	ldr	r3, [r4, #4]
 8012a1a:	3301      	adds	r3, #1
 8012a1c:	6063      	str	r3, [r4, #4]
 8012a1e:	e7e9      	b.n	80129f4 <_sungetc_r+0xc>
 8012a20:	4621      	mov	r1, r4
 8012a22:	f000 fd88 	bl	8013536 <__submore>
 8012a26:	2800      	cmp	r0, #0
 8012a28:	d0f1      	beq.n	8012a0e <_sungetc_r+0x26>
 8012a2a:	e7e1      	b.n	80129f0 <_sungetc_r+0x8>
 8012a2c:	6921      	ldr	r1, [r4, #16]
 8012a2e:	6823      	ldr	r3, [r4, #0]
 8012a30:	b151      	cbz	r1, 8012a48 <_sungetc_r+0x60>
 8012a32:	4299      	cmp	r1, r3
 8012a34:	d208      	bcs.n	8012a48 <_sungetc_r+0x60>
 8012a36:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012a3a:	42a9      	cmp	r1, r5
 8012a3c:	d104      	bne.n	8012a48 <_sungetc_r+0x60>
 8012a3e:	3b01      	subs	r3, #1
 8012a40:	3201      	adds	r2, #1
 8012a42:	6023      	str	r3, [r4, #0]
 8012a44:	6062      	str	r2, [r4, #4]
 8012a46:	e7d5      	b.n	80129f4 <_sungetc_r+0xc>
 8012a48:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8012a4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012a50:	6363      	str	r3, [r4, #52]	@ 0x34
 8012a52:	2303      	movs	r3, #3
 8012a54:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012a56:	4623      	mov	r3, r4
 8012a58:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012a5c:	6023      	str	r3, [r4, #0]
 8012a5e:	2301      	movs	r3, #1
 8012a60:	e7dc      	b.n	8012a1c <_sungetc_r+0x34>

08012a62 <__ssrefill_r>:
 8012a62:	b510      	push	{r4, lr}
 8012a64:	460c      	mov	r4, r1
 8012a66:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012a68:	b169      	cbz	r1, 8012a86 <__ssrefill_r+0x24>
 8012a6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012a6e:	4299      	cmp	r1, r3
 8012a70:	d001      	beq.n	8012a76 <__ssrefill_r+0x14>
 8012a72:	f7ff fa77 	bl	8011f64 <_free_r>
 8012a76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012a78:	6063      	str	r3, [r4, #4]
 8012a7a:	2000      	movs	r0, #0
 8012a7c:	6360      	str	r0, [r4, #52]	@ 0x34
 8012a7e:	b113      	cbz	r3, 8012a86 <__ssrefill_r+0x24>
 8012a80:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012a82:	6023      	str	r3, [r4, #0]
 8012a84:	bd10      	pop	{r4, pc}
 8012a86:	6923      	ldr	r3, [r4, #16]
 8012a88:	6023      	str	r3, [r4, #0]
 8012a8a:	2300      	movs	r3, #0
 8012a8c:	6063      	str	r3, [r4, #4]
 8012a8e:	89a3      	ldrh	r3, [r4, #12]
 8012a90:	f043 0320 	orr.w	r3, r3, #32
 8012a94:	81a3      	strh	r3, [r4, #12]
 8012a96:	f04f 30ff 	mov.w	r0, #4294967295
 8012a9a:	e7f3      	b.n	8012a84 <__ssrefill_r+0x22>

08012a9c <__ssvfiscanf_r>:
 8012a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aa0:	460c      	mov	r4, r1
 8012aa2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8012aa6:	2100      	movs	r1, #0
 8012aa8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012aac:	49a6      	ldr	r1, [pc, #664]	@ (8012d48 <__ssvfiscanf_r+0x2ac>)
 8012aae:	91a0      	str	r1, [sp, #640]	@ 0x280
 8012ab0:	f10d 0804 	add.w	r8, sp, #4
 8012ab4:	49a5      	ldr	r1, [pc, #660]	@ (8012d4c <__ssvfiscanf_r+0x2b0>)
 8012ab6:	4fa6      	ldr	r7, [pc, #664]	@ (8012d50 <__ssvfiscanf_r+0x2b4>)
 8012ab8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8012abc:	4606      	mov	r6, r0
 8012abe:	91a1      	str	r1, [sp, #644]	@ 0x284
 8012ac0:	9300      	str	r3, [sp, #0]
 8012ac2:	f892 9000 	ldrb.w	r9, [r2]
 8012ac6:	f1b9 0f00 	cmp.w	r9, #0
 8012aca:	f000 8158 	beq.w	8012d7e <__ssvfiscanf_r+0x2e2>
 8012ace:	f817 3009 	ldrb.w	r3, [r7, r9]
 8012ad2:	f013 0308 	ands.w	r3, r3, #8
 8012ad6:	f102 0501 	add.w	r5, r2, #1
 8012ada:	d019      	beq.n	8012b10 <__ssvfiscanf_r+0x74>
 8012adc:	6863      	ldr	r3, [r4, #4]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	dd0f      	ble.n	8012b02 <__ssvfiscanf_r+0x66>
 8012ae2:	6823      	ldr	r3, [r4, #0]
 8012ae4:	781a      	ldrb	r2, [r3, #0]
 8012ae6:	5cba      	ldrb	r2, [r7, r2]
 8012ae8:	0712      	lsls	r2, r2, #28
 8012aea:	d401      	bmi.n	8012af0 <__ssvfiscanf_r+0x54>
 8012aec:	462a      	mov	r2, r5
 8012aee:	e7e8      	b.n	8012ac2 <__ssvfiscanf_r+0x26>
 8012af0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012af2:	3201      	adds	r2, #1
 8012af4:	9245      	str	r2, [sp, #276]	@ 0x114
 8012af6:	6862      	ldr	r2, [r4, #4]
 8012af8:	3301      	adds	r3, #1
 8012afa:	3a01      	subs	r2, #1
 8012afc:	6062      	str	r2, [r4, #4]
 8012afe:	6023      	str	r3, [r4, #0]
 8012b00:	e7ec      	b.n	8012adc <__ssvfiscanf_r+0x40>
 8012b02:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012b04:	4621      	mov	r1, r4
 8012b06:	4630      	mov	r0, r6
 8012b08:	4798      	blx	r3
 8012b0a:	2800      	cmp	r0, #0
 8012b0c:	d0e9      	beq.n	8012ae2 <__ssvfiscanf_r+0x46>
 8012b0e:	e7ed      	b.n	8012aec <__ssvfiscanf_r+0x50>
 8012b10:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8012b14:	f040 8085 	bne.w	8012c22 <__ssvfiscanf_r+0x186>
 8012b18:	9341      	str	r3, [sp, #260]	@ 0x104
 8012b1a:	9343      	str	r3, [sp, #268]	@ 0x10c
 8012b1c:	7853      	ldrb	r3, [r2, #1]
 8012b1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b20:	bf02      	ittt	eq
 8012b22:	2310      	moveq	r3, #16
 8012b24:	1c95      	addeq	r5, r2, #2
 8012b26:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012b28:	220a      	movs	r2, #10
 8012b2a:	46aa      	mov	sl, r5
 8012b2c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8012b30:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8012b34:	2b09      	cmp	r3, #9
 8012b36:	d91e      	bls.n	8012b76 <__ssvfiscanf_r+0xda>
 8012b38:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8012d54 <__ssvfiscanf_r+0x2b8>
 8012b3c:	2203      	movs	r2, #3
 8012b3e:	4658      	mov	r0, fp
 8012b40:	f7ed fbce 	bl	80002e0 <memchr>
 8012b44:	b138      	cbz	r0, 8012b56 <__ssvfiscanf_r+0xba>
 8012b46:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012b48:	eba0 000b 	sub.w	r0, r0, fp
 8012b4c:	2301      	movs	r3, #1
 8012b4e:	4083      	lsls	r3, r0
 8012b50:	4313      	orrs	r3, r2
 8012b52:	9341      	str	r3, [sp, #260]	@ 0x104
 8012b54:	4655      	mov	r5, sl
 8012b56:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012b5a:	2b78      	cmp	r3, #120	@ 0x78
 8012b5c:	d806      	bhi.n	8012b6c <__ssvfiscanf_r+0xd0>
 8012b5e:	2b57      	cmp	r3, #87	@ 0x57
 8012b60:	d810      	bhi.n	8012b84 <__ssvfiscanf_r+0xe8>
 8012b62:	2b25      	cmp	r3, #37	@ 0x25
 8012b64:	d05d      	beq.n	8012c22 <__ssvfiscanf_r+0x186>
 8012b66:	d857      	bhi.n	8012c18 <__ssvfiscanf_r+0x17c>
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d075      	beq.n	8012c58 <__ssvfiscanf_r+0x1bc>
 8012b6c:	2303      	movs	r3, #3
 8012b6e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012b70:	230a      	movs	r3, #10
 8012b72:	9342      	str	r3, [sp, #264]	@ 0x108
 8012b74:	e088      	b.n	8012c88 <__ssvfiscanf_r+0x1ec>
 8012b76:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8012b78:	fb02 1103 	mla	r1, r2, r3, r1
 8012b7c:	3930      	subs	r1, #48	@ 0x30
 8012b7e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012b80:	4655      	mov	r5, sl
 8012b82:	e7d2      	b.n	8012b2a <__ssvfiscanf_r+0x8e>
 8012b84:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8012b88:	2a20      	cmp	r2, #32
 8012b8a:	d8ef      	bhi.n	8012b6c <__ssvfiscanf_r+0xd0>
 8012b8c:	a101      	add	r1, pc, #4	@ (adr r1, 8012b94 <__ssvfiscanf_r+0xf8>)
 8012b8e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012b92:	bf00      	nop
 8012b94:	08012c67 	.word	0x08012c67
 8012b98:	08012b6d 	.word	0x08012b6d
 8012b9c:	08012b6d 	.word	0x08012b6d
 8012ba0:	08012cc1 	.word	0x08012cc1
 8012ba4:	08012b6d 	.word	0x08012b6d
 8012ba8:	08012b6d 	.word	0x08012b6d
 8012bac:	08012b6d 	.word	0x08012b6d
 8012bb0:	08012b6d 	.word	0x08012b6d
 8012bb4:	08012b6d 	.word	0x08012b6d
 8012bb8:	08012b6d 	.word	0x08012b6d
 8012bbc:	08012b6d 	.word	0x08012b6d
 8012bc0:	08012cd7 	.word	0x08012cd7
 8012bc4:	08012cbd 	.word	0x08012cbd
 8012bc8:	08012c1f 	.word	0x08012c1f
 8012bcc:	08012c1f 	.word	0x08012c1f
 8012bd0:	08012c1f 	.word	0x08012c1f
 8012bd4:	08012b6d 	.word	0x08012b6d
 8012bd8:	08012c79 	.word	0x08012c79
 8012bdc:	08012b6d 	.word	0x08012b6d
 8012be0:	08012b6d 	.word	0x08012b6d
 8012be4:	08012b6d 	.word	0x08012b6d
 8012be8:	08012b6d 	.word	0x08012b6d
 8012bec:	08012ce7 	.word	0x08012ce7
 8012bf0:	08012c81 	.word	0x08012c81
 8012bf4:	08012c5f 	.word	0x08012c5f
 8012bf8:	08012b6d 	.word	0x08012b6d
 8012bfc:	08012b6d 	.word	0x08012b6d
 8012c00:	08012ce3 	.word	0x08012ce3
 8012c04:	08012b6d 	.word	0x08012b6d
 8012c08:	08012cbd 	.word	0x08012cbd
 8012c0c:	08012b6d 	.word	0x08012b6d
 8012c10:	08012b6d 	.word	0x08012b6d
 8012c14:	08012c67 	.word	0x08012c67
 8012c18:	3b45      	subs	r3, #69	@ 0x45
 8012c1a:	2b02      	cmp	r3, #2
 8012c1c:	d8a6      	bhi.n	8012b6c <__ssvfiscanf_r+0xd0>
 8012c1e:	2305      	movs	r3, #5
 8012c20:	e031      	b.n	8012c86 <__ssvfiscanf_r+0x1ea>
 8012c22:	6863      	ldr	r3, [r4, #4]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	dd0d      	ble.n	8012c44 <__ssvfiscanf_r+0x1a8>
 8012c28:	6823      	ldr	r3, [r4, #0]
 8012c2a:	781a      	ldrb	r2, [r3, #0]
 8012c2c:	454a      	cmp	r2, r9
 8012c2e:	f040 80a6 	bne.w	8012d7e <__ssvfiscanf_r+0x2e2>
 8012c32:	3301      	adds	r3, #1
 8012c34:	6862      	ldr	r2, [r4, #4]
 8012c36:	6023      	str	r3, [r4, #0]
 8012c38:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012c3a:	3a01      	subs	r2, #1
 8012c3c:	3301      	adds	r3, #1
 8012c3e:	6062      	str	r2, [r4, #4]
 8012c40:	9345      	str	r3, [sp, #276]	@ 0x114
 8012c42:	e753      	b.n	8012aec <__ssvfiscanf_r+0x50>
 8012c44:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012c46:	4621      	mov	r1, r4
 8012c48:	4630      	mov	r0, r6
 8012c4a:	4798      	blx	r3
 8012c4c:	2800      	cmp	r0, #0
 8012c4e:	d0eb      	beq.n	8012c28 <__ssvfiscanf_r+0x18c>
 8012c50:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012c52:	2800      	cmp	r0, #0
 8012c54:	f040 808b 	bne.w	8012d6e <__ssvfiscanf_r+0x2d2>
 8012c58:	f04f 30ff 	mov.w	r0, #4294967295
 8012c5c:	e08b      	b.n	8012d76 <__ssvfiscanf_r+0x2da>
 8012c5e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012c60:	f042 0220 	orr.w	r2, r2, #32
 8012c64:	9241      	str	r2, [sp, #260]	@ 0x104
 8012c66:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012c6c:	9241      	str	r2, [sp, #260]	@ 0x104
 8012c6e:	2210      	movs	r2, #16
 8012c70:	2b6e      	cmp	r3, #110	@ 0x6e
 8012c72:	9242      	str	r2, [sp, #264]	@ 0x108
 8012c74:	d902      	bls.n	8012c7c <__ssvfiscanf_r+0x1e0>
 8012c76:	e005      	b.n	8012c84 <__ssvfiscanf_r+0x1e8>
 8012c78:	2300      	movs	r3, #0
 8012c7a:	9342      	str	r3, [sp, #264]	@ 0x108
 8012c7c:	2303      	movs	r3, #3
 8012c7e:	e002      	b.n	8012c86 <__ssvfiscanf_r+0x1ea>
 8012c80:	2308      	movs	r3, #8
 8012c82:	9342      	str	r3, [sp, #264]	@ 0x108
 8012c84:	2304      	movs	r3, #4
 8012c86:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012c88:	6863      	ldr	r3, [r4, #4]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	dd39      	ble.n	8012d02 <__ssvfiscanf_r+0x266>
 8012c8e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012c90:	0659      	lsls	r1, r3, #25
 8012c92:	d404      	bmi.n	8012c9e <__ssvfiscanf_r+0x202>
 8012c94:	6823      	ldr	r3, [r4, #0]
 8012c96:	781a      	ldrb	r2, [r3, #0]
 8012c98:	5cba      	ldrb	r2, [r7, r2]
 8012c9a:	0712      	lsls	r2, r2, #28
 8012c9c:	d438      	bmi.n	8012d10 <__ssvfiscanf_r+0x274>
 8012c9e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8012ca0:	2b02      	cmp	r3, #2
 8012ca2:	dc47      	bgt.n	8012d34 <__ssvfiscanf_r+0x298>
 8012ca4:	466b      	mov	r3, sp
 8012ca6:	4622      	mov	r2, r4
 8012ca8:	a941      	add	r1, sp, #260	@ 0x104
 8012caa:	4630      	mov	r0, r6
 8012cac:	f000 f9ae 	bl	801300c <_scanf_chars>
 8012cb0:	2801      	cmp	r0, #1
 8012cb2:	d064      	beq.n	8012d7e <__ssvfiscanf_r+0x2e2>
 8012cb4:	2802      	cmp	r0, #2
 8012cb6:	f47f af19 	bne.w	8012aec <__ssvfiscanf_r+0x50>
 8012cba:	e7c9      	b.n	8012c50 <__ssvfiscanf_r+0x1b4>
 8012cbc:	220a      	movs	r2, #10
 8012cbe:	e7d7      	b.n	8012c70 <__ssvfiscanf_r+0x1d4>
 8012cc0:	4629      	mov	r1, r5
 8012cc2:	4640      	mov	r0, r8
 8012cc4:	f000 fbfe 	bl	80134c4 <__sccl>
 8012cc8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012cca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012cce:	9341      	str	r3, [sp, #260]	@ 0x104
 8012cd0:	4605      	mov	r5, r0
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	e7d7      	b.n	8012c86 <__ssvfiscanf_r+0x1ea>
 8012cd6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012cd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012cdc:	9341      	str	r3, [sp, #260]	@ 0x104
 8012cde:	2300      	movs	r3, #0
 8012ce0:	e7d1      	b.n	8012c86 <__ssvfiscanf_r+0x1ea>
 8012ce2:	2302      	movs	r3, #2
 8012ce4:	e7cf      	b.n	8012c86 <__ssvfiscanf_r+0x1ea>
 8012ce6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012ce8:	06c3      	lsls	r3, r0, #27
 8012cea:	f53f aeff 	bmi.w	8012aec <__ssvfiscanf_r+0x50>
 8012cee:	9b00      	ldr	r3, [sp, #0]
 8012cf0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012cf2:	1d19      	adds	r1, r3, #4
 8012cf4:	9100      	str	r1, [sp, #0]
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	07c0      	lsls	r0, r0, #31
 8012cfa:	bf4c      	ite	mi
 8012cfc:	801a      	strhmi	r2, [r3, #0]
 8012cfe:	601a      	strpl	r2, [r3, #0]
 8012d00:	e6f4      	b.n	8012aec <__ssvfiscanf_r+0x50>
 8012d02:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012d04:	4621      	mov	r1, r4
 8012d06:	4630      	mov	r0, r6
 8012d08:	4798      	blx	r3
 8012d0a:	2800      	cmp	r0, #0
 8012d0c:	d0bf      	beq.n	8012c8e <__ssvfiscanf_r+0x1f2>
 8012d0e:	e79f      	b.n	8012c50 <__ssvfiscanf_r+0x1b4>
 8012d10:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012d12:	3201      	adds	r2, #1
 8012d14:	9245      	str	r2, [sp, #276]	@ 0x114
 8012d16:	6862      	ldr	r2, [r4, #4]
 8012d18:	3a01      	subs	r2, #1
 8012d1a:	2a00      	cmp	r2, #0
 8012d1c:	6062      	str	r2, [r4, #4]
 8012d1e:	dd02      	ble.n	8012d26 <__ssvfiscanf_r+0x28a>
 8012d20:	3301      	adds	r3, #1
 8012d22:	6023      	str	r3, [r4, #0]
 8012d24:	e7b6      	b.n	8012c94 <__ssvfiscanf_r+0x1f8>
 8012d26:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012d28:	4621      	mov	r1, r4
 8012d2a:	4630      	mov	r0, r6
 8012d2c:	4798      	blx	r3
 8012d2e:	2800      	cmp	r0, #0
 8012d30:	d0b0      	beq.n	8012c94 <__ssvfiscanf_r+0x1f8>
 8012d32:	e78d      	b.n	8012c50 <__ssvfiscanf_r+0x1b4>
 8012d34:	2b04      	cmp	r3, #4
 8012d36:	dc0f      	bgt.n	8012d58 <__ssvfiscanf_r+0x2bc>
 8012d38:	466b      	mov	r3, sp
 8012d3a:	4622      	mov	r2, r4
 8012d3c:	a941      	add	r1, sp, #260	@ 0x104
 8012d3e:	4630      	mov	r0, r6
 8012d40:	f000 f9be 	bl	80130c0 <_scanf_i>
 8012d44:	e7b4      	b.n	8012cb0 <__ssvfiscanf_r+0x214>
 8012d46:	bf00      	nop
 8012d48:	080129e9 	.word	0x080129e9
 8012d4c:	08012a63 	.word	0x08012a63
 8012d50:	08013e45 	.word	0x08013e45
 8012d54:	0801406d 	.word	0x0801406d
 8012d58:	4b0a      	ldr	r3, [pc, #40]	@ (8012d84 <__ssvfiscanf_r+0x2e8>)
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	f43f aec6 	beq.w	8012aec <__ssvfiscanf_r+0x50>
 8012d60:	466b      	mov	r3, sp
 8012d62:	4622      	mov	r2, r4
 8012d64:	a941      	add	r1, sp, #260	@ 0x104
 8012d66:	4630      	mov	r0, r6
 8012d68:	f3af 8000 	nop.w
 8012d6c:	e7a0      	b.n	8012cb0 <__ssvfiscanf_r+0x214>
 8012d6e:	89a3      	ldrh	r3, [r4, #12]
 8012d70:	065b      	lsls	r3, r3, #25
 8012d72:	f53f af71 	bmi.w	8012c58 <__ssvfiscanf_r+0x1bc>
 8012d76:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8012d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d7e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012d80:	e7f9      	b.n	8012d76 <__ssvfiscanf_r+0x2da>
 8012d82:	bf00      	nop
 8012d84:	00000000 	.word	0x00000000

08012d88 <__sfputc_r>:
 8012d88:	6893      	ldr	r3, [r2, #8]
 8012d8a:	3b01      	subs	r3, #1
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	b410      	push	{r4}
 8012d90:	6093      	str	r3, [r2, #8]
 8012d92:	da08      	bge.n	8012da6 <__sfputc_r+0x1e>
 8012d94:	6994      	ldr	r4, [r2, #24]
 8012d96:	42a3      	cmp	r3, r4
 8012d98:	db01      	blt.n	8012d9e <__sfputc_r+0x16>
 8012d9a:	290a      	cmp	r1, #10
 8012d9c:	d103      	bne.n	8012da6 <__sfputc_r+0x1e>
 8012d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012da2:	f7fe b9ae 	b.w	8011102 <__swbuf_r>
 8012da6:	6813      	ldr	r3, [r2, #0]
 8012da8:	1c58      	adds	r0, r3, #1
 8012daa:	6010      	str	r0, [r2, #0]
 8012dac:	7019      	strb	r1, [r3, #0]
 8012dae:	4608      	mov	r0, r1
 8012db0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012db4:	4770      	bx	lr

08012db6 <__sfputs_r>:
 8012db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012db8:	4606      	mov	r6, r0
 8012dba:	460f      	mov	r7, r1
 8012dbc:	4614      	mov	r4, r2
 8012dbe:	18d5      	adds	r5, r2, r3
 8012dc0:	42ac      	cmp	r4, r5
 8012dc2:	d101      	bne.n	8012dc8 <__sfputs_r+0x12>
 8012dc4:	2000      	movs	r0, #0
 8012dc6:	e007      	b.n	8012dd8 <__sfputs_r+0x22>
 8012dc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012dcc:	463a      	mov	r2, r7
 8012dce:	4630      	mov	r0, r6
 8012dd0:	f7ff ffda 	bl	8012d88 <__sfputc_r>
 8012dd4:	1c43      	adds	r3, r0, #1
 8012dd6:	d1f3      	bne.n	8012dc0 <__sfputs_r+0xa>
 8012dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012ddc <_vfiprintf_r>:
 8012ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012de0:	460d      	mov	r5, r1
 8012de2:	b09d      	sub	sp, #116	@ 0x74
 8012de4:	4614      	mov	r4, r2
 8012de6:	4698      	mov	r8, r3
 8012de8:	4606      	mov	r6, r0
 8012dea:	b118      	cbz	r0, 8012df4 <_vfiprintf_r+0x18>
 8012dec:	6a03      	ldr	r3, [r0, #32]
 8012dee:	b90b      	cbnz	r3, 8012df4 <_vfiprintf_r+0x18>
 8012df0:	f7fe f818 	bl	8010e24 <__sinit>
 8012df4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012df6:	07d9      	lsls	r1, r3, #31
 8012df8:	d405      	bmi.n	8012e06 <_vfiprintf_r+0x2a>
 8012dfa:	89ab      	ldrh	r3, [r5, #12]
 8012dfc:	059a      	lsls	r2, r3, #22
 8012dfe:	d402      	bmi.n	8012e06 <_vfiprintf_r+0x2a>
 8012e00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012e02:	f7fe fab6 	bl	8011372 <__retarget_lock_acquire_recursive>
 8012e06:	89ab      	ldrh	r3, [r5, #12]
 8012e08:	071b      	lsls	r3, r3, #28
 8012e0a:	d501      	bpl.n	8012e10 <_vfiprintf_r+0x34>
 8012e0c:	692b      	ldr	r3, [r5, #16]
 8012e0e:	b99b      	cbnz	r3, 8012e38 <_vfiprintf_r+0x5c>
 8012e10:	4629      	mov	r1, r5
 8012e12:	4630      	mov	r0, r6
 8012e14:	f7fe f9b4 	bl	8011180 <__swsetup_r>
 8012e18:	b170      	cbz	r0, 8012e38 <_vfiprintf_r+0x5c>
 8012e1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012e1c:	07dc      	lsls	r4, r3, #31
 8012e1e:	d504      	bpl.n	8012e2a <_vfiprintf_r+0x4e>
 8012e20:	f04f 30ff 	mov.w	r0, #4294967295
 8012e24:	b01d      	add	sp, #116	@ 0x74
 8012e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e2a:	89ab      	ldrh	r3, [r5, #12]
 8012e2c:	0598      	lsls	r0, r3, #22
 8012e2e:	d4f7      	bmi.n	8012e20 <_vfiprintf_r+0x44>
 8012e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012e32:	f7fe fa9f 	bl	8011374 <__retarget_lock_release_recursive>
 8012e36:	e7f3      	b.n	8012e20 <_vfiprintf_r+0x44>
 8012e38:	2300      	movs	r3, #0
 8012e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e3c:	2320      	movs	r3, #32
 8012e3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012e42:	f8cd 800c 	str.w	r8, [sp, #12]
 8012e46:	2330      	movs	r3, #48	@ 0x30
 8012e48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012ff8 <_vfiprintf_r+0x21c>
 8012e4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012e50:	f04f 0901 	mov.w	r9, #1
 8012e54:	4623      	mov	r3, r4
 8012e56:	469a      	mov	sl, r3
 8012e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012e5c:	b10a      	cbz	r2, 8012e62 <_vfiprintf_r+0x86>
 8012e5e:	2a25      	cmp	r2, #37	@ 0x25
 8012e60:	d1f9      	bne.n	8012e56 <_vfiprintf_r+0x7a>
 8012e62:	ebba 0b04 	subs.w	fp, sl, r4
 8012e66:	d00b      	beq.n	8012e80 <_vfiprintf_r+0xa4>
 8012e68:	465b      	mov	r3, fp
 8012e6a:	4622      	mov	r2, r4
 8012e6c:	4629      	mov	r1, r5
 8012e6e:	4630      	mov	r0, r6
 8012e70:	f7ff ffa1 	bl	8012db6 <__sfputs_r>
 8012e74:	3001      	adds	r0, #1
 8012e76:	f000 80a7 	beq.w	8012fc8 <_vfiprintf_r+0x1ec>
 8012e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e7c:	445a      	add	r2, fp
 8012e7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012e80:	f89a 3000 	ldrb.w	r3, [sl]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	f000 809f 	beq.w	8012fc8 <_vfiprintf_r+0x1ec>
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8012e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012e94:	f10a 0a01 	add.w	sl, sl, #1
 8012e98:	9304      	str	r3, [sp, #16]
 8012e9a:	9307      	str	r3, [sp, #28]
 8012e9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012ea0:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ea2:	4654      	mov	r4, sl
 8012ea4:	2205      	movs	r2, #5
 8012ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012eaa:	4853      	ldr	r0, [pc, #332]	@ (8012ff8 <_vfiprintf_r+0x21c>)
 8012eac:	f7ed fa18 	bl	80002e0 <memchr>
 8012eb0:	9a04      	ldr	r2, [sp, #16]
 8012eb2:	b9d8      	cbnz	r0, 8012eec <_vfiprintf_r+0x110>
 8012eb4:	06d1      	lsls	r1, r2, #27
 8012eb6:	bf44      	itt	mi
 8012eb8:	2320      	movmi	r3, #32
 8012eba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ebe:	0713      	lsls	r3, r2, #28
 8012ec0:	bf44      	itt	mi
 8012ec2:	232b      	movmi	r3, #43	@ 0x2b
 8012ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8012ecc:	2b2a      	cmp	r3, #42	@ 0x2a
 8012ece:	d015      	beq.n	8012efc <_vfiprintf_r+0x120>
 8012ed0:	9a07      	ldr	r2, [sp, #28]
 8012ed2:	4654      	mov	r4, sl
 8012ed4:	2000      	movs	r0, #0
 8012ed6:	f04f 0c0a 	mov.w	ip, #10
 8012eda:	4621      	mov	r1, r4
 8012edc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ee0:	3b30      	subs	r3, #48	@ 0x30
 8012ee2:	2b09      	cmp	r3, #9
 8012ee4:	d94b      	bls.n	8012f7e <_vfiprintf_r+0x1a2>
 8012ee6:	b1b0      	cbz	r0, 8012f16 <_vfiprintf_r+0x13a>
 8012ee8:	9207      	str	r2, [sp, #28]
 8012eea:	e014      	b.n	8012f16 <_vfiprintf_r+0x13a>
 8012eec:	eba0 0308 	sub.w	r3, r0, r8
 8012ef0:	fa09 f303 	lsl.w	r3, r9, r3
 8012ef4:	4313      	orrs	r3, r2
 8012ef6:	9304      	str	r3, [sp, #16]
 8012ef8:	46a2      	mov	sl, r4
 8012efa:	e7d2      	b.n	8012ea2 <_vfiprintf_r+0xc6>
 8012efc:	9b03      	ldr	r3, [sp, #12]
 8012efe:	1d19      	adds	r1, r3, #4
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	9103      	str	r1, [sp, #12]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	bfbb      	ittet	lt
 8012f08:	425b      	neglt	r3, r3
 8012f0a:	f042 0202 	orrlt.w	r2, r2, #2
 8012f0e:	9307      	strge	r3, [sp, #28]
 8012f10:	9307      	strlt	r3, [sp, #28]
 8012f12:	bfb8      	it	lt
 8012f14:	9204      	strlt	r2, [sp, #16]
 8012f16:	7823      	ldrb	r3, [r4, #0]
 8012f18:	2b2e      	cmp	r3, #46	@ 0x2e
 8012f1a:	d10a      	bne.n	8012f32 <_vfiprintf_r+0x156>
 8012f1c:	7863      	ldrb	r3, [r4, #1]
 8012f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f20:	d132      	bne.n	8012f88 <_vfiprintf_r+0x1ac>
 8012f22:	9b03      	ldr	r3, [sp, #12]
 8012f24:	1d1a      	adds	r2, r3, #4
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	9203      	str	r2, [sp, #12]
 8012f2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012f2e:	3402      	adds	r4, #2
 8012f30:	9305      	str	r3, [sp, #20]
 8012f32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013008 <_vfiprintf_r+0x22c>
 8012f36:	7821      	ldrb	r1, [r4, #0]
 8012f38:	2203      	movs	r2, #3
 8012f3a:	4650      	mov	r0, sl
 8012f3c:	f7ed f9d0 	bl	80002e0 <memchr>
 8012f40:	b138      	cbz	r0, 8012f52 <_vfiprintf_r+0x176>
 8012f42:	9b04      	ldr	r3, [sp, #16]
 8012f44:	eba0 000a 	sub.w	r0, r0, sl
 8012f48:	2240      	movs	r2, #64	@ 0x40
 8012f4a:	4082      	lsls	r2, r0
 8012f4c:	4313      	orrs	r3, r2
 8012f4e:	3401      	adds	r4, #1
 8012f50:	9304      	str	r3, [sp, #16]
 8012f52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f56:	4829      	ldr	r0, [pc, #164]	@ (8012ffc <_vfiprintf_r+0x220>)
 8012f58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012f5c:	2206      	movs	r2, #6
 8012f5e:	f7ed f9bf 	bl	80002e0 <memchr>
 8012f62:	2800      	cmp	r0, #0
 8012f64:	d03f      	beq.n	8012fe6 <_vfiprintf_r+0x20a>
 8012f66:	4b26      	ldr	r3, [pc, #152]	@ (8013000 <_vfiprintf_r+0x224>)
 8012f68:	bb1b      	cbnz	r3, 8012fb2 <_vfiprintf_r+0x1d6>
 8012f6a:	9b03      	ldr	r3, [sp, #12]
 8012f6c:	3307      	adds	r3, #7
 8012f6e:	f023 0307 	bic.w	r3, r3, #7
 8012f72:	3308      	adds	r3, #8
 8012f74:	9303      	str	r3, [sp, #12]
 8012f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f78:	443b      	add	r3, r7
 8012f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f7c:	e76a      	b.n	8012e54 <_vfiprintf_r+0x78>
 8012f7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012f82:	460c      	mov	r4, r1
 8012f84:	2001      	movs	r0, #1
 8012f86:	e7a8      	b.n	8012eda <_vfiprintf_r+0xfe>
 8012f88:	2300      	movs	r3, #0
 8012f8a:	3401      	adds	r4, #1
 8012f8c:	9305      	str	r3, [sp, #20]
 8012f8e:	4619      	mov	r1, r3
 8012f90:	f04f 0c0a 	mov.w	ip, #10
 8012f94:	4620      	mov	r0, r4
 8012f96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012f9a:	3a30      	subs	r2, #48	@ 0x30
 8012f9c:	2a09      	cmp	r2, #9
 8012f9e:	d903      	bls.n	8012fa8 <_vfiprintf_r+0x1cc>
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d0c6      	beq.n	8012f32 <_vfiprintf_r+0x156>
 8012fa4:	9105      	str	r1, [sp, #20]
 8012fa6:	e7c4      	b.n	8012f32 <_vfiprintf_r+0x156>
 8012fa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8012fac:	4604      	mov	r4, r0
 8012fae:	2301      	movs	r3, #1
 8012fb0:	e7f0      	b.n	8012f94 <_vfiprintf_r+0x1b8>
 8012fb2:	ab03      	add	r3, sp, #12
 8012fb4:	9300      	str	r3, [sp, #0]
 8012fb6:	462a      	mov	r2, r5
 8012fb8:	4b12      	ldr	r3, [pc, #72]	@ (8013004 <_vfiprintf_r+0x228>)
 8012fba:	a904      	add	r1, sp, #16
 8012fbc:	4630      	mov	r0, r6
 8012fbe:	f7fd faff 	bl	80105c0 <_printf_float>
 8012fc2:	4607      	mov	r7, r0
 8012fc4:	1c78      	adds	r0, r7, #1
 8012fc6:	d1d6      	bne.n	8012f76 <_vfiprintf_r+0x19a>
 8012fc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012fca:	07d9      	lsls	r1, r3, #31
 8012fcc:	d405      	bmi.n	8012fda <_vfiprintf_r+0x1fe>
 8012fce:	89ab      	ldrh	r3, [r5, #12]
 8012fd0:	059a      	lsls	r2, r3, #22
 8012fd2:	d402      	bmi.n	8012fda <_vfiprintf_r+0x1fe>
 8012fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012fd6:	f7fe f9cd 	bl	8011374 <__retarget_lock_release_recursive>
 8012fda:	89ab      	ldrh	r3, [r5, #12]
 8012fdc:	065b      	lsls	r3, r3, #25
 8012fde:	f53f af1f 	bmi.w	8012e20 <_vfiprintf_r+0x44>
 8012fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012fe4:	e71e      	b.n	8012e24 <_vfiprintf_r+0x48>
 8012fe6:	ab03      	add	r3, sp, #12
 8012fe8:	9300      	str	r3, [sp, #0]
 8012fea:	462a      	mov	r2, r5
 8012fec:	4b05      	ldr	r3, [pc, #20]	@ (8013004 <_vfiprintf_r+0x228>)
 8012fee:	a904      	add	r1, sp, #16
 8012ff0:	4630      	mov	r0, r6
 8012ff2:	f7fd fd6d 	bl	8010ad0 <_printf_i>
 8012ff6:	e7e4      	b.n	8012fc2 <_vfiprintf_r+0x1e6>
 8012ff8:	08014067 	.word	0x08014067
 8012ffc:	08014071 	.word	0x08014071
 8013000:	080105c1 	.word	0x080105c1
 8013004:	08012db7 	.word	0x08012db7
 8013008:	0801406d 	.word	0x0801406d

0801300c <_scanf_chars>:
 801300c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013010:	4615      	mov	r5, r2
 8013012:	688a      	ldr	r2, [r1, #8]
 8013014:	4680      	mov	r8, r0
 8013016:	460c      	mov	r4, r1
 8013018:	b932      	cbnz	r2, 8013028 <_scanf_chars+0x1c>
 801301a:	698a      	ldr	r2, [r1, #24]
 801301c:	2a00      	cmp	r2, #0
 801301e:	bf14      	ite	ne
 8013020:	f04f 32ff 	movne.w	r2, #4294967295
 8013024:	2201      	moveq	r2, #1
 8013026:	608a      	str	r2, [r1, #8]
 8013028:	6822      	ldr	r2, [r4, #0]
 801302a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80130bc <_scanf_chars+0xb0>
 801302e:	06d1      	lsls	r1, r2, #27
 8013030:	bf5f      	itttt	pl
 8013032:	681a      	ldrpl	r2, [r3, #0]
 8013034:	1d11      	addpl	r1, r2, #4
 8013036:	6019      	strpl	r1, [r3, #0]
 8013038:	6816      	ldrpl	r6, [r2, #0]
 801303a:	2700      	movs	r7, #0
 801303c:	69a0      	ldr	r0, [r4, #24]
 801303e:	b188      	cbz	r0, 8013064 <_scanf_chars+0x58>
 8013040:	2801      	cmp	r0, #1
 8013042:	d107      	bne.n	8013054 <_scanf_chars+0x48>
 8013044:	682b      	ldr	r3, [r5, #0]
 8013046:	781a      	ldrb	r2, [r3, #0]
 8013048:	6963      	ldr	r3, [r4, #20]
 801304a:	5c9b      	ldrb	r3, [r3, r2]
 801304c:	b953      	cbnz	r3, 8013064 <_scanf_chars+0x58>
 801304e:	2f00      	cmp	r7, #0
 8013050:	d031      	beq.n	80130b6 <_scanf_chars+0xaa>
 8013052:	e022      	b.n	801309a <_scanf_chars+0x8e>
 8013054:	2802      	cmp	r0, #2
 8013056:	d120      	bne.n	801309a <_scanf_chars+0x8e>
 8013058:	682b      	ldr	r3, [r5, #0]
 801305a:	781b      	ldrb	r3, [r3, #0]
 801305c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8013060:	071b      	lsls	r3, r3, #28
 8013062:	d41a      	bmi.n	801309a <_scanf_chars+0x8e>
 8013064:	6823      	ldr	r3, [r4, #0]
 8013066:	06da      	lsls	r2, r3, #27
 8013068:	bf5e      	ittt	pl
 801306a:	682b      	ldrpl	r3, [r5, #0]
 801306c:	781b      	ldrbpl	r3, [r3, #0]
 801306e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8013072:	682a      	ldr	r2, [r5, #0]
 8013074:	686b      	ldr	r3, [r5, #4]
 8013076:	3201      	adds	r2, #1
 8013078:	602a      	str	r2, [r5, #0]
 801307a:	68a2      	ldr	r2, [r4, #8]
 801307c:	3b01      	subs	r3, #1
 801307e:	3a01      	subs	r2, #1
 8013080:	606b      	str	r3, [r5, #4]
 8013082:	3701      	adds	r7, #1
 8013084:	60a2      	str	r2, [r4, #8]
 8013086:	b142      	cbz	r2, 801309a <_scanf_chars+0x8e>
 8013088:	2b00      	cmp	r3, #0
 801308a:	dcd7      	bgt.n	801303c <_scanf_chars+0x30>
 801308c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8013090:	4629      	mov	r1, r5
 8013092:	4640      	mov	r0, r8
 8013094:	4798      	blx	r3
 8013096:	2800      	cmp	r0, #0
 8013098:	d0d0      	beq.n	801303c <_scanf_chars+0x30>
 801309a:	6823      	ldr	r3, [r4, #0]
 801309c:	f013 0310 	ands.w	r3, r3, #16
 80130a0:	d105      	bne.n	80130ae <_scanf_chars+0xa2>
 80130a2:	68e2      	ldr	r2, [r4, #12]
 80130a4:	3201      	adds	r2, #1
 80130a6:	60e2      	str	r2, [r4, #12]
 80130a8:	69a2      	ldr	r2, [r4, #24]
 80130aa:	b102      	cbz	r2, 80130ae <_scanf_chars+0xa2>
 80130ac:	7033      	strb	r3, [r6, #0]
 80130ae:	6923      	ldr	r3, [r4, #16]
 80130b0:	443b      	add	r3, r7
 80130b2:	6123      	str	r3, [r4, #16]
 80130b4:	2000      	movs	r0, #0
 80130b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130ba:	bf00      	nop
 80130bc:	08013e45 	.word	0x08013e45

080130c0 <_scanf_i>:
 80130c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130c4:	4698      	mov	r8, r3
 80130c6:	4b74      	ldr	r3, [pc, #464]	@ (8013298 <_scanf_i+0x1d8>)
 80130c8:	460c      	mov	r4, r1
 80130ca:	4682      	mov	sl, r0
 80130cc:	4616      	mov	r6, r2
 80130ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80130d2:	b087      	sub	sp, #28
 80130d4:	ab03      	add	r3, sp, #12
 80130d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80130da:	4b70      	ldr	r3, [pc, #448]	@ (801329c <_scanf_i+0x1dc>)
 80130dc:	69a1      	ldr	r1, [r4, #24]
 80130de:	4a70      	ldr	r2, [pc, #448]	@ (80132a0 <_scanf_i+0x1e0>)
 80130e0:	2903      	cmp	r1, #3
 80130e2:	bf08      	it	eq
 80130e4:	461a      	moveq	r2, r3
 80130e6:	68a3      	ldr	r3, [r4, #8]
 80130e8:	9201      	str	r2, [sp, #4]
 80130ea:	1e5a      	subs	r2, r3, #1
 80130ec:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80130f0:	bf88      	it	hi
 80130f2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80130f6:	4627      	mov	r7, r4
 80130f8:	bf82      	ittt	hi
 80130fa:	eb03 0905 	addhi.w	r9, r3, r5
 80130fe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013102:	60a3      	strhi	r3, [r4, #8]
 8013104:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013108:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801310c:	bf98      	it	ls
 801310e:	f04f 0900 	movls.w	r9, #0
 8013112:	6023      	str	r3, [r4, #0]
 8013114:	463d      	mov	r5, r7
 8013116:	f04f 0b00 	mov.w	fp, #0
 801311a:	6831      	ldr	r1, [r6, #0]
 801311c:	ab03      	add	r3, sp, #12
 801311e:	7809      	ldrb	r1, [r1, #0]
 8013120:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8013124:	2202      	movs	r2, #2
 8013126:	f7ed f8db 	bl	80002e0 <memchr>
 801312a:	b328      	cbz	r0, 8013178 <_scanf_i+0xb8>
 801312c:	f1bb 0f01 	cmp.w	fp, #1
 8013130:	d159      	bne.n	80131e6 <_scanf_i+0x126>
 8013132:	6862      	ldr	r2, [r4, #4]
 8013134:	b92a      	cbnz	r2, 8013142 <_scanf_i+0x82>
 8013136:	6822      	ldr	r2, [r4, #0]
 8013138:	2108      	movs	r1, #8
 801313a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801313e:	6061      	str	r1, [r4, #4]
 8013140:	6022      	str	r2, [r4, #0]
 8013142:	6822      	ldr	r2, [r4, #0]
 8013144:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8013148:	6022      	str	r2, [r4, #0]
 801314a:	68a2      	ldr	r2, [r4, #8]
 801314c:	1e51      	subs	r1, r2, #1
 801314e:	60a1      	str	r1, [r4, #8]
 8013150:	b192      	cbz	r2, 8013178 <_scanf_i+0xb8>
 8013152:	6832      	ldr	r2, [r6, #0]
 8013154:	1c51      	adds	r1, r2, #1
 8013156:	6031      	str	r1, [r6, #0]
 8013158:	7812      	ldrb	r2, [r2, #0]
 801315a:	f805 2b01 	strb.w	r2, [r5], #1
 801315e:	6872      	ldr	r2, [r6, #4]
 8013160:	3a01      	subs	r2, #1
 8013162:	2a00      	cmp	r2, #0
 8013164:	6072      	str	r2, [r6, #4]
 8013166:	dc07      	bgt.n	8013178 <_scanf_i+0xb8>
 8013168:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801316c:	4631      	mov	r1, r6
 801316e:	4650      	mov	r0, sl
 8013170:	4790      	blx	r2
 8013172:	2800      	cmp	r0, #0
 8013174:	f040 8085 	bne.w	8013282 <_scanf_i+0x1c2>
 8013178:	f10b 0b01 	add.w	fp, fp, #1
 801317c:	f1bb 0f03 	cmp.w	fp, #3
 8013180:	d1cb      	bne.n	801311a <_scanf_i+0x5a>
 8013182:	6863      	ldr	r3, [r4, #4]
 8013184:	b90b      	cbnz	r3, 801318a <_scanf_i+0xca>
 8013186:	230a      	movs	r3, #10
 8013188:	6063      	str	r3, [r4, #4]
 801318a:	6863      	ldr	r3, [r4, #4]
 801318c:	4945      	ldr	r1, [pc, #276]	@ (80132a4 <_scanf_i+0x1e4>)
 801318e:	6960      	ldr	r0, [r4, #20]
 8013190:	1ac9      	subs	r1, r1, r3
 8013192:	f000 f997 	bl	80134c4 <__sccl>
 8013196:	f04f 0b00 	mov.w	fp, #0
 801319a:	68a3      	ldr	r3, [r4, #8]
 801319c:	6822      	ldr	r2, [r4, #0]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d03d      	beq.n	801321e <_scanf_i+0x15e>
 80131a2:	6831      	ldr	r1, [r6, #0]
 80131a4:	6960      	ldr	r0, [r4, #20]
 80131a6:	f891 c000 	ldrb.w	ip, [r1]
 80131aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80131ae:	2800      	cmp	r0, #0
 80131b0:	d035      	beq.n	801321e <_scanf_i+0x15e>
 80131b2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80131b6:	d124      	bne.n	8013202 <_scanf_i+0x142>
 80131b8:	0510      	lsls	r0, r2, #20
 80131ba:	d522      	bpl.n	8013202 <_scanf_i+0x142>
 80131bc:	f10b 0b01 	add.w	fp, fp, #1
 80131c0:	f1b9 0f00 	cmp.w	r9, #0
 80131c4:	d003      	beq.n	80131ce <_scanf_i+0x10e>
 80131c6:	3301      	adds	r3, #1
 80131c8:	f109 39ff 	add.w	r9, r9, #4294967295
 80131cc:	60a3      	str	r3, [r4, #8]
 80131ce:	6873      	ldr	r3, [r6, #4]
 80131d0:	3b01      	subs	r3, #1
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	6073      	str	r3, [r6, #4]
 80131d6:	dd1b      	ble.n	8013210 <_scanf_i+0x150>
 80131d8:	6833      	ldr	r3, [r6, #0]
 80131da:	3301      	adds	r3, #1
 80131dc:	6033      	str	r3, [r6, #0]
 80131de:	68a3      	ldr	r3, [r4, #8]
 80131e0:	3b01      	subs	r3, #1
 80131e2:	60a3      	str	r3, [r4, #8]
 80131e4:	e7d9      	b.n	801319a <_scanf_i+0xda>
 80131e6:	f1bb 0f02 	cmp.w	fp, #2
 80131ea:	d1ae      	bne.n	801314a <_scanf_i+0x8a>
 80131ec:	6822      	ldr	r2, [r4, #0]
 80131ee:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80131f2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80131f6:	d1c4      	bne.n	8013182 <_scanf_i+0xc2>
 80131f8:	2110      	movs	r1, #16
 80131fa:	6061      	str	r1, [r4, #4]
 80131fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013200:	e7a2      	b.n	8013148 <_scanf_i+0x88>
 8013202:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8013206:	6022      	str	r2, [r4, #0]
 8013208:	780b      	ldrb	r3, [r1, #0]
 801320a:	f805 3b01 	strb.w	r3, [r5], #1
 801320e:	e7de      	b.n	80131ce <_scanf_i+0x10e>
 8013210:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8013214:	4631      	mov	r1, r6
 8013216:	4650      	mov	r0, sl
 8013218:	4798      	blx	r3
 801321a:	2800      	cmp	r0, #0
 801321c:	d0df      	beq.n	80131de <_scanf_i+0x11e>
 801321e:	6823      	ldr	r3, [r4, #0]
 8013220:	05d9      	lsls	r1, r3, #23
 8013222:	d50d      	bpl.n	8013240 <_scanf_i+0x180>
 8013224:	42bd      	cmp	r5, r7
 8013226:	d909      	bls.n	801323c <_scanf_i+0x17c>
 8013228:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801322c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013230:	4632      	mov	r2, r6
 8013232:	4650      	mov	r0, sl
 8013234:	4798      	blx	r3
 8013236:	f105 39ff 	add.w	r9, r5, #4294967295
 801323a:	464d      	mov	r5, r9
 801323c:	42bd      	cmp	r5, r7
 801323e:	d028      	beq.n	8013292 <_scanf_i+0x1d2>
 8013240:	6822      	ldr	r2, [r4, #0]
 8013242:	f012 0210 	ands.w	r2, r2, #16
 8013246:	d113      	bne.n	8013270 <_scanf_i+0x1b0>
 8013248:	702a      	strb	r2, [r5, #0]
 801324a:	6863      	ldr	r3, [r4, #4]
 801324c:	9e01      	ldr	r6, [sp, #4]
 801324e:	4639      	mov	r1, r7
 8013250:	4650      	mov	r0, sl
 8013252:	47b0      	blx	r6
 8013254:	f8d8 3000 	ldr.w	r3, [r8]
 8013258:	6821      	ldr	r1, [r4, #0]
 801325a:	1d1a      	adds	r2, r3, #4
 801325c:	f8c8 2000 	str.w	r2, [r8]
 8013260:	f011 0f20 	tst.w	r1, #32
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	d00f      	beq.n	8013288 <_scanf_i+0x1c8>
 8013268:	6018      	str	r0, [r3, #0]
 801326a:	68e3      	ldr	r3, [r4, #12]
 801326c:	3301      	adds	r3, #1
 801326e:	60e3      	str	r3, [r4, #12]
 8013270:	6923      	ldr	r3, [r4, #16]
 8013272:	1bed      	subs	r5, r5, r7
 8013274:	445d      	add	r5, fp
 8013276:	442b      	add	r3, r5
 8013278:	6123      	str	r3, [r4, #16]
 801327a:	2000      	movs	r0, #0
 801327c:	b007      	add	sp, #28
 801327e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013282:	f04f 0b00 	mov.w	fp, #0
 8013286:	e7ca      	b.n	801321e <_scanf_i+0x15e>
 8013288:	07ca      	lsls	r2, r1, #31
 801328a:	bf4c      	ite	mi
 801328c:	8018      	strhmi	r0, [r3, #0]
 801328e:	6018      	strpl	r0, [r3, #0]
 8013290:	e7eb      	b.n	801326a <_scanf_i+0x1aa>
 8013292:	2001      	movs	r0, #1
 8013294:	e7f2      	b.n	801327c <_scanf_i+0x1bc>
 8013296:	bf00      	nop
 8013298:	08013dec 	.word	0x08013dec
 801329c:	0801377d 	.word	0x0801377d
 80132a0:	0801385d 	.word	0x0801385d
 80132a4:	08014088 	.word	0x08014088

080132a8 <__sflush_r>:
 80132a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80132ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132b0:	0716      	lsls	r6, r2, #28
 80132b2:	4605      	mov	r5, r0
 80132b4:	460c      	mov	r4, r1
 80132b6:	d454      	bmi.n	8013362 <__sflush_r+0xba>
 80132b8:	684b      	ldr	r3, [r1, #4]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	dc02      	bgt.n	80132c4 <__sflush_r+0x1c>
 80132be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	dd48      	ble.n	8013356 <__sflush_r+0xae>
 80132c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80132c6:	2e00      	cmp	r6, #0
 80132c8:	d045      	beq.n	8013356 <__sflush_r+0xae>
 80132ca:	2300      	movs	r3, #0
 80132cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80132d0:	682f      	ldr	r7, [r5, #0]
 80132d2:	6a21      	ldr	r1, [r4, #32]
 80132d4:	602b      	str	r3, [r5, #0]
 80132d6:	d030      	beq.n	801333a <__sflush_r+0x92>
 80132d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80132da:	89a3      	ldrh	r3, [r4, #12]
 80132dc:	0759      	lsls	r1, r3, #29
 80132de:	d505      	bpl.n	80132ec <__sflush_r+0x44>
 80132e0:	6863      	ldr	r3, [r4, #4]
 80132e2:	1ad2      	subs	r2, r2, r3
 80132e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80132e6:	b10b      	cbz	r3, 80132ec <__sflush_r+0x44>
 80132e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80132ea:	1ad2      	subs	r2, r2, r3
 80132ec:	2300      	movs	r3, #0
 80132ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80132f0:	6a21      	ldr	r1, [r4, #32]
 80132f2:	4628      	mov	r0, r5
 80132f4:	47b0      	blx	r6
 80132f6:	1c43      	adds	r3, r0, #1
 80132f8:	89a3      	ldrh	r3, [r4, #12]
 80132fa:	d106      	bne.n	801330a <__sflush_r+0x62>
 80132fc:	6829      	ldr	r1, [r5, #0]
 80132fe:	291d      	cmp	r1, #29
 8013300:	d82b      	bhi.n	801335a <__sflush_r+0xb2>
 8013302:	4a2a      	ldr	r2, [pc, #168]	@ (80133ac <__sflush_r+0x104>)
 8013304:	40ca      	lsrs	r2, r1
 8013306:	07d6      	lsls	r6, r2, #31
 8013308:	d527      	bpl.n	801335a <__sflush_r+0xb2>
 801330a:	2200      	movs	r2, #0
 801330c:	6062      	str	r2, [r4, #4]
 801330e:	04d9      	lsls	r1, r3, #19
 8013310:	6922      	ldr	r2, [r4, #16]
 8013312:	6022      	str	r2, [r4, #0]
 8013314:	d504      	bpl.n	8013320 <__sflush_r+0x78>
 8013316:	1c42      	adds	r2, r0, #1
 8013318:	d101      	bne.n	801331e <__sflush_r+0x76>
 801331a:	682b      	ldr	r3, [r5, #0]
 801331c:	b903      	cbnz	r3, 8013320 <__sflush_r+0x78>
 801331e:	6560      	str	r0, [r4, #84]	@ 0x54
 8013320:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013322:	602f      	str	r7, [r5, #0]
 8013324:	b1b9      	cbz	r1, 8013356 <__sflush_r+0xae>
 8013326:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801332a:	4299      	cmp	r1, r3
 801332c:	d002      	beq.n	8013334 <__sflush_r+0x8c>
 801332e:	4628      	mov	r0, r5
 8013330:	f7fe fe18 	bl	8011f64 <_free_r>
 8013334:	2300      	movs	r3, #0
 8013336:	6363      	str	r3, [r4, #52]	@ 0x34
 8013338:	e00d      	b.n	8013356 <__sflush_r+0xae>
 801333a:	2301      	movs	r3, #1
 801333c:	4628      	mov	r0, r5
 801333e:	47b0      	blx	r6
 8013340:	4602      	mov	r2, r0
 8013342:	1c50      	adds	r0, r2, #1
 8013344:	d1c9      	bne.n	80132da <__sflush_r+0x32>
 8013346:	682b      	ldr	r3, [r5, #0]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d0c6      	beq.n	80132da <__sflush_r+0x32>
 801334c:	2b1d      	cmp	r3, #29
 801334e:	d001      	beq.n	8013354 <__sflush_r+0xac>
 8013350:	2b16      	cmp	r3, #22
 8013352:	d11e      	bne.n	8013392 <__sflush_r+0xea>
 8013354:	602f      	str	r7, [r5, #0]
 8013356:	2000      	movs	r0, #0
 8013358:	e022      	b.n	80133a0 <__sflush_r+0xf8>
 801335a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801335e:	b21b      	sxth	r3, r3
 8013360:	e01b      	b.n	801339a <__sflush_r+0xf2>
 8013362:	690f      	ldr	r7, [r1, #16]
 8013364:	2f00      	cmp	r7, #0
 8013366:	d0f6      	beq.n	8013356 <__sflush_r+0xae>
 8013368:	0793      	lsls	r3, r2, #30
 801336a:	680e      	ldr	r6, [r1, #0]
 801336c:	bf08      	it	eq
 801336e:	694b      	ldreq	r3, [r1, #20]
 8013370:	600f      	str	r7, [r1, #0]
 8013372:	bf18      	it	ne
 8013374:	2300      	movne	r3, #0
 8013376:	eba6 0807 	sub.w	r8, r6, r7
 801337a:	608b      	str	r3, [r1, #8]
 801337c:	f1b8 0f00 	cmp.w	r8, #0
 8013380:	dde9      	ble.n	8013356 <__sflush_r+0xae>
 8013382:	6a21      	ldr	r1, [r4, #32]
 8013384:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013386:	4643      	mov	r3, r8
 8013388:	463a      	mov	r2, r7
 801338a:	4628      	mov	r0, r5
 801338c:	47b0      	blx	r6
 801338e:	2800      	cmp	r0, #0
 8013390:	dc08      	bgt.n	80133a4 <__sflush_r+0xfc>
 8013392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801339a:	81a3      	strh	r3, [r4, #12]
 801339c:	f04f 30ff 	mov.w	r0, #4294967295
 80133a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133a4:	4407      	add	r7, r0
 80133a6:	eba8 0800 	sub.w	r8, r8, r0
 80133aa:	e7e7      	b.n	801337c <__sflush_r+0xd4>
 80133ac:	20400001 	.word	0x20400001

080133b0 <_fflush_r>:
 80133b0:	b538      	push	{r3, r4, r5, lr}
 80133b2:	690b      	ldr	r3, [r1, #16]
 80133b4:	4605      	mov	r5, r0
 80133b6:	460c      	mov	r4, r1
 80133b8:	b913      	cbnz	r3, 80133c0 <_fflush_r+0x10>
 80133ba:	2500      	movs	r5, #0
 80133bc:	4628      	mov	r0, r5
 80133be:	bd38      	pop	{r3, r4, r5, pc}
 80133c0:	b118      	cbz	r0, 80133ca <_fflush_r+0x1a>
 80133c2:	6a03      	ldr	r3, [r0, #32]
 80133c4:	b90b      	cbnz	r3, 80133ca <_fflush_r+0x1a>
 80133c6:	f7fd fd2d 	bl	8010e24 <__sinit>
 80133ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d0f3      	beq.n	80133ba <_fflush_r+0xa>
 80133d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80133d4:	07d0      	lsls	r0, r2, #31
 80133d6:	d404      	bmi.n	80133e2 <_fflush_r+0x32>
 80133d8:	0599      	lsls	r1, r3, #22
 80133da:	d402      	bmi.n	80133e2 <_fflush_r+0x32>
 80133dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80133de:	f7fd ffc8 	bl	8011372 <__retarget_lock_acquire_recursive>
 80133e2:	4628      	mov	r0, r5
 80133e4:	4621      	mov	r1, r4
 80133e6:	f7ff ff5f 	bl	80132a8 <__sflush_r>
 80133ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80133ec:	07da      	lsls	r2, r3, #31
 80133ee:	4605      	mov	r5, r0
 80133f0:	d4e4      	bmi.n	80133bc <_fflush_r+0xc>
 80133f2:	89a3      	ldrh	r3, [r4, #12]
 80133f4:	059b      	lsls	r3, r3, #22
 80133f6:	d4e1      	bmi.n	80133bc <_fflush_r+0xc>
 80133f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80133fa:	f7fd ffbb 	bl	8011374 <__retarget_lock_release_recursive>
 80133fe:	e7dd      	b.n	80133bc <_fflush_r+0xc>

08013400 <__swhatbuf_r>:
 8013400:	b570      	push	{r4, r5, r6, lr}
 8013402:	460c      	mov	r4, r1
 8013404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013408:	2900      	cmp	r1, #0
 801340a:	b096      	sub	sp, #88	@ 0x58
 801340c:	4615      	mov	r5, r2
 801340e:	461e      	mov	r6, r3
 8013410:	da0d      	bge.n	801342e <__swhatbuf_r+0x2e>
 8013412:	89a3      	ldrh	r3, [r4, #12]
 8013414:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013418:	f04f 0100 	mov.w	r1, #0
 801341c:	bf14      	ite	ne
 801341e:	2340      	movne	r3, #64	@ 0x40
 8013420:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013424:	2000      	movs	r0, #0
 8013426:	6031      	str	r1, [r6, #0]
 8013428:	602b      	str	r3, [r5, #0]
 801342a:	b016      	add	sp, #88	@ 0x58
 801342c:	bd70      	pop	{r4, r5, r6, pc}
 801342e:	466a      	mov	r2, sp
 8013430:	f000 f8d6 	bl	80135e0 <_fstat_r>
 8013434:	2800      	cmp	r0, #0
 8013436:	dbec      	blt.n	8013412 <__swhatbuf_r+0x12>
 8013438:	9901      	ldr	r1, [sp, #4]
 801343a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801343e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013442:	4259      	negs	r1, r3
 8013444:	4159      	adcs	r1, r3
 8013446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801344a:	e7eb      	b.n	8013424 <__swhatbuf_r+0x24>

0801344c <__smakebuf_r>:
 801344c:	898b      	ldrh	r3, [r1, #12]
 801344e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013450:	079d      	lsls	r5, r3, #30
 8013452:	4606      	mov	r6, r0
 8013454:	460c      	mov	r4, r1
 8013456:	d507      	bpl.n	8013468 <__smakebuf_r+0x1c>
 8013458:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801345c:	6023      	str	r3, [r4, #0]
 801345e:	6123      	str	r3, [r4, #16]
 8013460:	2301      	movs	r3, #1
 8013462:	6163      	str	r3, [r4, #20]
 8013464:	b003      	add	sp, #12
 8013466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013468:	ab01      	add	r3, sp, #4
 801346a:	466a      	mov	r2, sp
 801346c:	f7ff ffc8 	bl	8013400 <__swhatbuf_r>
 8013470:	9f00      	ldr	r7, [sp, #0]
 8013472:	4605      	mov	r5, r0
 8013474:	4639      	mov	r1, r7
 8013476:	4630      	mov	r0, r6
 8013478:	f7fc ff52 	bl	8010320 <_malloc_r>
 801347c:	b948      	cbnz	r0, 8013492 <__smakebuf_r+0x46>
 801347e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013482:	059a      	lsls	r2, r3, #22
 8013484:	d4ee      	bmi.n	8013464 <__smakebuf_r+0x18>
 8013486:	f023 0303 	bic.w	r3, r3, #3
 801348a:	f043 0302 	orr.w	r3, r3, #2
 801348e:	81a3      	strh	r3, [r4, #12]
 8013490:	e7e2      	b.n	8013458 <__smakebuf_r+0xc>
 8013492:	89a3      	ldrh	r3, [r4, #12]
 8013494:	6020      	str	r0, [r4, #0]
 8013496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801349a:	81a3      	strh	r3, [r4, #12]
 801349c:	9b01      	ldr	r3, [sp, #4]
 801349e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80134a2:	b15b      	cbz	r3, 80134bc <__smakebuf_r+0x70>
 80134a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80134a8:	4630      	mov	r0, r6
 80134aa:	f000 f8ab 	bl	8013604 <_isatty_r>
 80134ae:	b128      	cbz	r0, 80134bc <__smakebuf_r+0x70>
 80134b0:	89a3      	ldrh	r3, [r4, #12]
 80134b2:	f023 0303 	bic.w	r3, r3, #3
 80134b6:	f043 0301 	orr.w	r3, r3, #1
 80134ba:	81a3      	strh	r3, [r4, #12]
 80134bc:	89a3      	ldrh	r3, [r4, #12]
 80134be:	431d      	orrs	r5, r3
 80134c0:	81a5      	strh	r5, [r4, #12]
 80134c2:	e7cf      	b.n	8013464 <__smakebuf_r+0x18>

080134c4 <__sccl>:
 80134c4:	b570      	push	{r4, r5, r6, lr}
 80134c6:	780b      	ldrb	r3, [r1, #0]
 80134c8:	4604      	mov	r4, r0
 80134ca:	2b5e      	cmp	r3, #94	@ 0x5e
 80134cc:	bf0b      	itete	eq
 80134ce:	784b      	ldrbeq	r3, [r1, #1]
 80134d0:	1c4a      	addne	r2, r1, #1
 80134d2:	1c8a      	addeq	r2, r1, #2
 80134d4:	2100      	movne	r1, #0
 80134d6:	bf08      	it	eq
 80134d8:	2101      	moveq	r1, #1
 80134da:	3801      	subs	r0, #1
 80134dc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80134e0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80134e4:	42a8      	cmp	r0, r5
 80134e6:	d1fb      	bne.n	80134e0 <__sccl+0x1c>
 80134e8:	b90b      	cbnz	r3, 80134ee <__sccl+0x2a>
 80134ea:	1e50      	subs	r0, r2, #1
 80134ec:	bd70      	pop	{r4, r5, r6, pc}
 80134ee:	f081 0101 	eor.w	r1, r1, #1
 80134f2:	54e1      	strb	r1, [r4, r3]
 80134f4:	4610      	mov	r0, r2
 80134f6:	4602      	mov	r2, r0
 80134f8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80134fc:	2d2d      	cmp	r5, #45	@ 0x2d
 80134fe:	d005      	beq.n	801350c <__sccl+0x48>
 8013500:	2d5d      	cmp	r5, #93	@ 0x5d
 8013502:	d016      	beq.n	8013532 <__sccl+0x6e>
 8013504:	2d00      	cmp	r5, #0
 8013506:	d0f1      	beq.n	80134ec <__sccl+0x28>
 8013508:	462b      	mov	r3, r5
 801350a:	e7f2      	b.n	80134f2 <__sccl+0x2e>
 801350c:	7846      	ldrb	r6, [r0, #1]
 801350e:	2e5d      	cmp	r6, #93	@ 0x5d
 8013510:	d0fa      	beq.n	8013508 <__sccl+0x44>
 8013512:	42b3      	cmp	r3, r6
 8013514:	dcf8      	bgt.n	8013508 <__sccl+0x44>
 8013516:	3002      	adds	r0, #2
 8013518:	461a      	mov	r2, r3
 801351a:	3201      	adds	r2, #1
 801351c:	4296      	cmp	r6, r2
 801351e:	54a1      	strb	r1, [r4, r2]
 8013520:	dcfb      	bgt.n	801351a <__sccl+0x56>
 8013522:	1af2      	subs	r2, r6, r3
 8013524:	3a01      	subs	r2, #1
 8013526:	1c5d      	adds	r5, r3, #1
 8013528:	42b3      	cmp	r3, r6
 801352a:	bfa8      	it	ge
 801352c:	2200      	movge	r2, #0
 801352e:	18ab      	adds	r3, r5, r2
 8013530:	e7e1      	b.n	80134f6 <__sccl+0x32>
 8013532:	4610      	mov	r0, r2
 8013534:	e7da      	b.n	80134ec <__sccl+0x28>

08013536 <__submore>:
 8013536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801353a:	460c      	mov	r4, r1
 801353c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801353e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013542:	4299      	cmp	r1, r3
 8013544:	d11d      	bne.n	8013582 <__submore+0x4c>
 8013546:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801354a:	f7fc fee9 	bl	8010320 <_malloc_r>
 801354e:	b918      	cbnz	r0, 8013558 <__submore+0x22>
 8013550:	f04f 30ff 	mov.w	r0, #4294967295
 8013554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013558:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801355c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801355e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8013562:	6360      	str	r0, [r4, #52]	@ 0x34
 8013564:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8013568:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801356c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8013570:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013574:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8013578:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801357c:	6020      	str	r0, [r4, #0]
 801357e:	2000      	movs	r0, #0
 8013580:	e7e8      	b.n	8013554 <__submore+0x1e>
 8013582:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8013584:	0077      	lsls	r7, r6, #1
 8013586:	463a      	mov	r2, r7
 8013588:	f7fc ff5e 	bl	8010448 <_realloc_r>
 801358c:	4605      	mov	r5, r0
 801358e:	2800      	cmp	r0, #0
 8013590:	d0de      	beq.n	8013550 <__submore+0x1a>
 8013592:	eb00 0806 	add.w	r8, r0, r6
 8013596:	4601      	mov	r1, r0
 8013598:	4632      	mov	r2, r6
 801359a:	4640      	mov	r0, r8
 801359c:	f7fd feeb 	bl	8011376 <memcpy>
 80135a0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80135a4:	f8c4 8000 	str.w	r8, [r4]
 80135a8:	e7e9      	b.n	801357e <__submore+0x48>

080135aa <memmove>:
 80135aa:	4288      	cmp	r0, r1
 80135ac:	b510      	push	{r4, lr}
 80135ae:	eb01 0402 	add.w	r4, r1, r2
 80135b2:	d902      	bls.n	80135ba <memmove+0x10>
 80135b4:	4284      	cmp	r4, r0
 80135b6:	4623      	mov	r3, r4
 80135b8:	d807      	bhi.n	80135ca <memmove+0x20>
 80135ba:	1e43      	subs	r3, r0, #1
 80135bc:	42a1      	cmp	r1, r4
 80135be:	d008      	beq.n	80135d2 <memmove+0x28>
 80135c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80135c4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80135c8:	e7f8      	b.n	80135bc <memmove+0x12>
 80135ca:	4402      	add	r2, r0
 80135cc:	4601      	mov	r1, r0
 80135ce:	428a      	cmp	r2, r1
 80135d0:	d100      	bne.n	80135d4 <memmove+0x2a>
 80135d2:	bd10      	pop	{r4, pc}
 80135d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80135d8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80135dc:	e7f7      	b.n	80135ce <memmove+0x24>
	...

080135e0 <_fstat_r>:
 80135e0:	b538      	push	{r3, r4, r5, lr}
 80135e2:	4d07      	ldr	r5, [pc, #28]	@ (8013600 <_fstat_r+0x20>)
 80135e4:	2300      	movs	r3, #0
 80135e6:	4604      	mov	r4, r0
 80135e8:	4608      	mov	r0, r1
 80135ea:	4611      	mov	r1, r2
 80135ec:	602b      	str	r3, [r5, #0]
 80135ee:	f7f0 fc27 	bl	8003e40 <_fstat>
 80135f2:	1c43      	adds	r3, r0, #1
 80135f4:	d102      	bne.n	80135fc <_fstat_r+0x1c>
 80135f6:	682b      	ldr	r3, [r5, #0]
 80135f8:	b103      	cbz	r3, 80135fc <_fstat_r+0x1c>
 80135fa:	6023      	str	r3, [r4, #0]
 80135fc:	bd38      	pop	{r3, r4, r5, pc}
 80135fe:	bf00      	nop
 8013600:	24000a7c 	.word	0x24000a7c

08013604 <_isatty_r>:
 8013604:	b538      	push	{r3, r4, r5, lr}
 8013606:	4d06      	ldr	r5, [pc, #24]	@ (8013620 <_isatty_r+0x1c>)
 8013608:	2300      	movs	r3, #0
 801360a:	4604      	mov	r4, r0
 801360c:	4608      	mov	r0, r1
 801360e:	602b      	str	r3, [r5, #0]
 8013610:	f7f0 fc26 	bl	8003e60 <_isatty>
 8013614:	1c43      	adds	r3, r0, #1
 8013616:	d102      	bne.n	801361e <_isatty_r+0x1a>
 8013618:	682b      	ldr	r3, [r5, #0]
 801361a:	b103      	cbz	r3, 801361e <_isatty_r+0x1a>
 801361c:	6023      	str	r3, [r4, #0]
 801361e:	bd38      	pop	{r3, r4, r5, pc}
 8013620:	24000a7c 	.word	0x24000a7c

08013624 <__assert_func>:
 8013624:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013626:	4614      	mov	r4, r2
 8013628:	461a      	mov	r2, r3
 801362a:	4b09      	ldr	r3, [pc, #36]	@ (8013650 <__assert_func+0x2c>)
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	4605      	mov	r5, r0
 8013630:	68d8      	ldr	r0, [r3, #12]
 8013632:	b14c      	cbz	r4, 8013648 <__assert_func+0x24>
 8013634:	4b07      	ldr	r3, [pc, #28]	@ (8013654 <__assert_func+0x30>)
 8013636:	9100      	str	r1, [sp, #0]
 8013638:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801363c:	4906      	ldr	r1, [pc, #24]	@ (8013658 <__assert_func+0x34>)
 801363e:	462b      	mov	r3, r5
 8013640:	f000 f90e 	bl	8013860 <fiprintf>
 8013644:	f000 f91e 	bl	8013884 <abort>
 8013648:	4b04      	ldr	r3, [pc, #16]	@ (801365c <__assert_func+0x38>)
 801364a:	461c      	mov	r4, r3
 801364c:	e7f3      	b.n	8013636 <__assert_func+0x12>
 801364e:	bf00      	nop
 8013650:	240001d4 	.word	0x240001d4
 8013654:	08014093 	.word	0x08014093
 8013658:	080140a0 	.word	0x080140a0
 801365c:	080140ce 	.word	0x080140ce

08013660 <_calloc_r>:
 8013660:	b570      	push	{r4, r5, r6, lr}
 8013662:	fba1 5402 	umull	r5, r4, r1, r2
 8013666:	b934      	cbnz	r4, 8013676 <_calloc_r+0x16>
 8013668:	4629      	mov	r1, r5
 801366a:	f7fc fe59 	bl	8010320 <_malloc_r>
 801366e:	4606      	mov	r6, r0
 8013670:	b928      	cbnz	r0, 801367e <_calloc_r+0x1e>
 8013672:	4630      	mov	r0, r6
 8013674:	bd70      	pop	{r4, r5, r6, pc}
 8013676:	220c      	movs	r2, #12
 8013678:	6002      	str	r2, [r0, #0]
 801367a:	2600      	movs	r6, #0
 801367c:	e7f9      	b.n	8013672 <_calloc_r+0x12>
 801367e:	462a      	mov	r2, r5
 8013680:	4621      	mov	r1, r4
 8013682:	f7fd fdd3 	bl	801122c <memset>
 8013686:	e7f4      	b.n	8013672 <_calloc_r+0x12>

08013688 <_strtol_l.isra.0>:
 8013688:	2b24      	cmp	r3, #36	@ 0x24
 801368a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801368e:	4686      	mov	lr, r0
 8013690:	4690      	mov	r8, r2
 8013692:	d801      	bhi.n	8013698 <_strtol_l.isra.0+0x10>
 8013694:	2b01      	cmp	r3, #1
 8013696:	d106      	bne.n	80136a6 <_strtol_l.isra.0+0x1e>
 8013698:	f7fd fe40 	bl	801131c <__errno>
 801369c:	2316      	movs	r3, #22
 801369e:	6003      	str	r3, [r0, #0]
 80136a0:	2000      	movs	r0, #0
 80136a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136a6:	4834      	ldr	r0, [pc, #208]	@ (8013778 <_strtol_l.isra.0+0xf0>)
 80136a8:	460d      	mov	r5, r1
 80136aa:	462a      	mov	r2, r5
 80136ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80136b0:	5d06      	ldrb	r6, [r0, r4]
 80136b2:	f016 0608 	ands.w	r6, r6, #8
 80136b6:	d1f8      	bne.n	80136aa <_strtol_l.isra.0+0x22>
 80136b8:	2c2d      	cmp	r4, #45	@ 0x2d
 80136ba:	d110      	bne.n	80136de <_strtol_l.isra.0+0x56>
 80136bc:	782c      	ldrb	r4, [r5, #0]
 80136be:	2601      	movs	r6, #1
 80136c0:	1c95      	adds	r5, r2, #2
 80136c2:	f033 0210 	bics.w	r2, r3, #16
 80136c6:	d115      	bne.n	80136f4 <_strtol_l.isra.0+0x6c>
 80136c8:	2c30      	cmp	r4, #48	@ 0x30
 80136ca:	d10d      	bne.n	80136e8 <_strtol_l.isra.0+0x60>
 80136cc:	782a      	ldrb	r2, [r5, #0]
 80136ce:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80136d2:	2a58      	cmp	r2, #88	@ 0x58
 80136d4:	d108      	bne.n	80136e8 <_strtol_l.isra.0+0x60>
 80136d6:	786c      	ldrb	r4, [r5, #1]
 80136d8:	3502      	adds	r5, #2
 80136da:	2310      	movs	r3, #16
 80136dc:	e00a      	b.n	80136f4 <_strtol_l.isra.0+0x6c>
 80136de:	2c2b      	cmp	r4, #43	@ 0x2b
 80136e0:	bf04      	itt	eq
 80136e2:	782c      	ldrbeq	r4, [r5, #0]
 80136e4:	1c95      	addeq	r5, r2, #2
 80136e6:	e7ec      	b.n	80136c2 <_strtol_l.isra.0+0x3a>
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d1f6      	bne.n	80136da <_strtol_l.isra.0+0x52>
 80136ec:	2c30      	cmp	r4, #48	@ 0x30
 80136ee:	bf14      	ite	ne
 80136f0:	230a      	movne	r3, #10
 80136f2:	2308      	moveq	r3, #8
 80136f4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80136f8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80136fc:	2200      	movs	r2, #0
 80136fe:	fbbc f9f3 	udiv	r9, ip, r3
 8013702:	4610      	mov	r0, r2
 8013704:	fb03 ca19 	mls	sl, r3, r9, ip
 8013708:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801370c:	2f09      	cmp	r7, #9
 801370e:	d80f      	bhi.n	8013730 <_strtol_l.isra.0+0xa8>
 8013710:	463c      	mov	r4, r7
 8013712:	42a3      	cmp	r3, r4
 8013714:	dd1b      	ble.n	801374e <_strtol_l.isra.0+0xc6>
 8013716:	1c57      	adds	r7, r2, #1
 8013718:	d007      	beq.n	801372a <_strtol_l.isra.0+0xa2>
 801371a:	4581      	cmp	r9, r0
 801371c:	d314      	bcc.n	8013748 <_strtol_l.isra.0+0xc0>
 801371e:	d101      	bne.n	8013724 <_strtol_l.isra.0+0x9c>
 8013720:	45a2      	cmp	sl, r4
 8013722:	db11      	blt.n	8013748 <_strtol_l.isra.0+0xc0>
 8013724:	fb00 4003 	mla	r0, r0, r3, r4
 8013728:	2201      	movs	r2, #1
 801372a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801372e:	e7eb      	b.n	8013708 <_strtol_l.isra.0+0x80>
 8013730:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013734:	2f19      	cmp	r7, #25
 8013736:	d801      	bhi.n	801373c <_strtol_l.isra.0+0xb4>
 8013738:	3c37      	subs	r4, #55	@ 0x37
 801373a:	e7ea      	b.n	8013712 <_strtol_l.isra.0+0x8a>
 801373c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013740:	2f19      	cmp	r7, #25
 8013742:	d804      	bhi.n	801374e <_strtol_l.isra.0+0xc6>
 8013744:	3c57      	subs	r4, #87	@ 0x57
 8013746:	e7e4      	b.n	8013712 <_strtol_l.isra.0+0x8a>
 8013748:	f04f 32ff 	mov.w	r2, #4294967295
 801374c:	e7ed      	b.n	801372a <_strtol_l.isra.0+0xa2>
 801374e:	1c53      	adds	r3, r2, #1
 8013750:	d108      	bne.n	8013764 <_strtol_l.isra.0+0xdc>
 8013752:	2322      	movs	r3, #34	@ 0x22
 8013754:	f8ce 3000 	str.w	r3, [lr]
 8013758:	4660      	mov	r0, ip
 801375a:	f1b8 0f00 	cmp.w	r8, #0
 801375e:	d0a0      	beq.n	80136a2 <_strtol_l.isra.0+0x1a>
 8013760:	1e69      	subs	r1, r5, #1
 8013762:	e006      	b.n	8013772 <_strtol_l.isra.0+0xea>
 8013764:	b106      	cbz	r6, 8013768 <_strtol_l.isra.0+0xe0>
 8013766:	4240      	negs	r0, r0
 8013768:	f1b8 0f00 	cmp.w	r8, #0
 801376c:	d099      	beq.n	80136a2 <_strtol_l.isra.0+0x1a>
 801376e:	2a00      	cmp	r2, #0
 8013770:	d1f6      	bne.n	8013760 <_strtol_l.isra.0+0xd8>
 8013772:	f8c8 1000 	str.w	r1, [r8]
 8013776:	e794      	b.n	80136a2 <_strtol_l.isra.0+0x1a>
 8013778:	08013e45 	.word	0x08013e45

0801377c <_strtol_r>:
 801377c:	f7ff bf84 	b.w	8013688 <_strtol_l.isra.0>

08013780 <_strtoul_l.isra.0>:
 8013780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013784:	4e34      	ldr	r6, [pc, #208]	@ (8013858 <_strtoul_l.isra.0+0xd8>)
 8013786:	4686      	mov	lr, r0
 8013788:	460d      	mov	r5, r1
 801378a:	4628      	mov	r0, r5
 801378c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013790:	5d37      	ldrb	r7, [r6, r4]
 8013792:	f017 0708 	ands.w	r7, r7, #8
 8013796:	d1f8      	bne.n	801378a <_strtoul_l.isra.0+0xa>
 8013798:	2c2d      	cmp	r4, #45	@ 0x2d
 801379a:	d110      	bne.n	80137be <_strtoul_l.isra.0+0x3e>
 801379c:	782c      	ldrb	r4, [r5, #0]
 801379e:	2701      	movs	r7, #1
 80137a0:	1c85      	adds	r5, r0, #2
 80137a2:	f033 0010 	bics.w	r0, r3, #16
 80137a6:	d115      	bne.n	80137d4 <_strtoul_l.isra.0+0x54>
 80137a8:	2c30      	cmp	r4, #48	@ 0x30
 80137aa:	d10d      	bne.n	80137c8 <_strtoul_l.isra.0+0x48>
 80137ac:	7828      	ldrb	r0, [r5, #0]
 80137ae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80137b2:	2858      	cmp	r0, #88	@ 0x58
 80137b4:	d108      	bne.n	80137c8 <_strtoul_l.isra.0+0x48>
 80137b6:	786c      	ldrb	r4, [r5, #1]
 80137b8:	3502      	adds	r5, #2
 80137ba:	2310      	movs	r3, #16
 80137bc:	e00a      	b.n	80137d4 <_strtoul_l.isra.0+0x54>
 80137be:	2c2b      	cmp	r4, #43	@ 0x2b
 80137c0:	bf04      	itt	eq
 80137c2:	782c      	ldrbeq	r4, [r5, #0]
 80137c4:	1c85      	addeq	r5, r0, #2
 80137c6:	e7ec      	b.n	80137a2 <_strtoul_l.isra.0+0x22>
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d1f6      	bne.n	80137ba <_strtoul_l.isra.0+0x3a>
 80137cc:	2c30      	cmp	r4, #48	@ 0x30
 80137ce:	bf14      	ite	ne
 80137d0:	230a      	movne	r3, #10
 80137d2:	2308      	moveq	r3, #8
 80137d4:	f04f 38ff 	mov.w	r8, #4294967295
 80137d8:	2600      	movs	r6, #0
 80137da:	fbb8 f8f3 	udiv	r8, r8, r3
 80137de:	fb03 f908 	mul.w	r9, r3, r8
 80137e2:	ea6f 0909 	mvn.w	r9, r9
 80137e6:	4630      	mov	r0, r6
 80137e8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80137ec:	f1bc 0f09 	cmp.w	ip, #9
 80137f0:	d810      	bhi.n	8013814 <_strtoul_l.isra.0+0x94>
 80137f2:	4664      	mov	r4, ip
 80137f4:	42a3      	cmp	r3, r4
 80137f6:	dd1e      	ble.n	8013836 <_strtoul_l.isra.0+0xb6>
 80137f8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80137fc:	d007      	beq.n	801380e <_strtoul_l.isra.0+0x8e>
 80137fe:	4580      	cmp	r8, r0
 8013800:	d316      	bcc.n	8013830 <_strtoul_l.isra.0+0xb0>
 8013802:	d101      	bne.n	8013808 <_strtoul_l.isra.0+0x88>
 8013804:	45a1      	cmp	r9, r4
 8013806:	db13      	blt.n	8013830 <_strtoul_l.isra.0+0xb0>
 8013808:	fb00 4003 	mla	r0, r0, r3, r4
 801380c:	2601      	movs	r6, #1
 801380e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013812:	e7e9      	b.n	80137e8 <_strtoul_l.isra.0+0x68>
 8013814:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013818:	f1bc 0f19 	cmp.w	ip, #25
 801381c:	d801      	bhi.n	8013822 <_strtoul_l.isra.0+0xa2>
 801381e:	3c37      	subs	r4, #55	@ 0x37
 8013820:	e7e8      	b.n	80137f4 <_strtoul_l.isra.0+0x74>
 8013822:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013826:	f1bc 0f19 	cmp.w	ip, #25
 801382a:	d804      	bhi.n	8013836 <_strtoul_l.isra.0+0xb6>
 801382c:	3c57      	subs	r4, #87	@ 0x57
 801382e:	e7e1      	b.n	80137f4 <_strtoul_l.isra.0+0x74>
 8013830:	f04f 36ff 	mov.w	r6, #4294967295
 8013834:	e7eb      	b.n	801380e <_strtoul_l.isra.0+0x8e>
 8013836:	1c73      	adds	r3, r6, #1
 8013838:	d106      	bne.n	8013848 <_strtoul_l.isra.0+0xc8>
 801383a:	2322      	movs	r3, #34	@ 0x22
 801383c:	f8ce 3000 	str.w	r3, [lr]
 8013840:	4630      	mov	r0, r6
 8013842:	b932      	cbnz	r2, 8013852 <_strtoul_l.isra.0+0xd2>
 8013844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013848:	b107      	cbz	r7, 801384c <_strtoul_l.isra.0+0xcc>
 801384a:	4240      	negs	r0, r0
 801384c:	2a00      	cmp	r2, #0
 801384e:	d0f9      	beq.n	8013844 <_strtoul_l.isra.0+0xc4>
 8013850:	b106      	cbz	r6, 8013854 <_strtoul_l.isra.0+0xd4>
 8013852:	1e69      	subs	r1, r5, #1
 8013854:	6011      	str	r1, [r2, #0]
 8013856:	e7f5      	b.n	8013844 <_strtoul_l.isra.0+0xc4>
 8013858:	08013e45 	.word	0x08013e45

0801385c <_strtoul_r>:
 801385c:	f7ff bf90 	b.w	8013780 <_strtoul_l.isra.0>

08013860 <fiprintf>:
 8013860:	b40e      	push	{r1, r2, r3}
 8013862:	b503      	push	{r0, r1, lr}
 8013864:	4601      	mov	r1, r0
 8013866:	ab03      	add	r3, sp, #12
 8013868:	4805      	ldr	r0, [pc, #20]	@ (8013880 <fiprintf+0x20>)
 801386a:	f853 2b04 	ldr.w	r2, [r3], #4
 801386e:	6800      	ldr	r0, [r0, #0]
 8013870:	9301      	str	r3, [sp, #4]
 8013872:	f7ff fab3 	bl	8012ddc <_vfiprintf_r>
 8013876:	b002      	add	sp, #8
 8013878:	f85d eb04 	ldr.w	lr, [sp], #4
 801387c:	b003      	add	sp, #12
 801387e:	4770      	bx	lr
 8013880:	240001d4 	.word	0x240001d4

08013884 <abort>:
 8013884:	b508      	push	{r3, lr}
 8013886:	2006      	movs	r0, #6
 8013888:	f000 f82c 	bl	80138e4 <raise>
 801388c:	2001      	movs	r0, #1
 801388e:	f7f0 faa3 	bl	8003dd8 <_exit>

08013892 <_raise_r>:
 8013892:	291f      	cmp	r1, #31
 8013894:	b538      	push	{r3, r4, r5, lr}
 8013896:	4605      	mov	r5, r0
 8013898:	460c      	mov	r4, r1
 801389a:	d904      	bls.n	80138a6 <_raise_r+0x14>
 801389c:	2316      	movs	r3, #22
 801389e:	6003      	str	r3, [r0, #0]
 80138a0:	f04f 30ff 	mov.w	r0, #4294967295
 80138a4:	bd38      	pop	{r3, r4, r5, pc}
 80138a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80138a8:	b112      	cbz	r2, 80138b0 <_raise_r+0x1e>
 80138aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80138ae:	b94b      	cbnz	r3, 80138c4 <_raise_r+0x32>
 80138b0:	4628      	mov	r0, r5
 80138b2:	f000 f831 	bl	8013918 <_getpid_r>
 80138b6:	4622      	mov	r2, r4
 80138b8:	4601      	mov	r1, r0
 80138ba:	4628      	mov	r0, r5
 80138bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138c0:	f000 b818 	b.w	80138f4 <_kill_r>
 80138c4:	2b01      	cmp	r3, #1
 80138c6:	d00a      	beq.n	80138de <_raise_r+0x4c>
 80138c8:	1c59      	adds	r1, r3, #1
 80138ca:	d103      	bne.n	80138d4 <_raise_r+0x42>
 80138cc:	2316      	movs	r3, #22
 80138ce:	6003      	str	r3, [r0, #0]
 80138d0:	2001      	movs	r0, #1
 80138d2:	e7e7      	b.n	80138a4 <_raise_r+0x12>
 80138d4:	2100      	movs	r1, #0
 80138d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80138da:	4620      	mov	r0, r4
 80138dc:	4798      	blx	r3
 80138de:	2000      	movs	r0, #0
 80138e0:	e7e0      	b.n	80138a4 <_raise_r+0x12>
	...

080138e4 <raise>:
 80138e4:	4b02      	ldr	r3, [pc, #8]	@ (80138f0 <raise+0xc>)
 80138e6:	4601      	mov	r1, r0
 80138e8:	6818      	ldr	r0, [r3, #0]
 80138ea:	f7ff bfd2 	b.w	8013892 <_raise_r>
 80138ee:	bf00      	nop
 80138f0:	240001d4 	.word	0x240001d4

080138f4 <_kill_r>:
 80138f4:	b538      	push	{r3, r4, r5, lr}
 80138f6:	4d07      	ldr	r5, [pc, #28]	@ (8013914 <_kill_r+0x20>)
 80138f8:	2300      	movs	r3, #0
 80138fa:	4604      	mov	r4, r0
 80138fc:	4608      	mov	r0, r1
 80138fe:	4611      	mov	r1, r2
 8013900:	602b      	str	r3, [r5, #0]
 8013902:	f7f0 fa59 	bl	8003db8 <_kill>
 8013906:	1c43      	adds	r3, r0, #1
 8013908:	d102      	bne.n	8013910 <_kill_r+0x1c>
 801390a:	682b      	ldr	r3, [r5, #0]
 801390c:	b103      	cbz	r3, 8013910 <_kill_r+0x1c>
 801390e:	6023      	str	r3, [r4, #0]
 8013910:	bd38      	pop	{r3, r4, r5, pc}
 8013912:	bf00      	nop
 8013914:	24000a7c 	.word	0x24000a7c

08013918 <_getpid_r>:
 8013918:	f7f0 ba46 	b.w	8003da8 <_getpid>

0801391c <_init>:
 801391c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801391e:	bf00      	nop
 8013920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013922:	bc08      	pop	{r3}
 8013924:	469e      	mov	lr, r3
 8013926:	4770      	bx	lr

08013928 <_fini>:
 8013928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801392a:	bf00      	nop
 801392c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801392e:	bc08      	pop	{r3}
 8013930:	469e      	mov	lr, r3
 8013932:	4770      	bx	lr
