<root><simulation><result_generated_time />2023-05-17 18:34:40<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 75, 'OX': 75, 'IY': 151, 'IX': 151, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />3240000<total_data_size_element />{'W': 576, 'I': 1459264, 'O': 360000}<total_data_reuse />{'W': 5625, 'I': 2.22029735537915, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[], [('C', 1)]], [], []]<O />[[[], [('C', 1)]], [[('K', 1)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5), ('FY', 3), ('FX', 3), ('OX', 15), ('OY', 3), ('OY', 5)], [], []]<I />[[('OY', 5), ('OX', 5), ('FY', 3)], [('FX', 3), ('OX', 15), ('OY', 3), ('OY', 5)], []]<O />[[('OY', 5), ('OX', 5), ('FY', 3), ('FX', 3)], [('OX', 15), ('OY', 3), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 5625, 1, 1], 'I': [1.0, 2.03, 1.09, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [440, 182408, 182408], 'O': [200, 45000, 45000], 'O_partial': [200, 0, 0], 'O_final': [0, 45000, 45000]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.86, 0.01, 0.0], 'O': [0.39, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.01, 0.0], 'I': [0.86, 0.01, 0.0], 'O': [0.39, 0.01, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [440, 182408, 182408], 'O': [200, 3000, 45000], 'O_partial': [200, 0, 0], 'O_final': [0, 3000, 45000]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[129600, 576], [576, 576], [576, 0]]<I />[[3240000, 1594560], [1594560, 1459264], [1459264, 0]]<O />[[(2880000, 3240000), (360000, 0)], [(0, 360000), (360000, 0)], [(0, 360000), (0, 0)]]<O_partial />[[(2880000, 3240000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (360000, 0)], [(0, 360000), (360000, 0)], [(0, 360000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16200, 72], [9, 9], [2, 0]]<I />[[405000, 199320], [24915, 22801], [5700, 0]]<O />[[(360000, 405000), (45000, 0)], [(0, 5625), (5625, 0)], [(0, 1406), (0, 0)]]<O_partial />[([360000, 405000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [45000, 0]), ([0, 5625], [5625, 0]), ([0, 1406], [0, 0])]</mem_access_count_word><mac_count><active />3240000<idle />3314520000</mac_count></basic_info><energy><total_energy />172824463.8<mem_energy_breakdown><W />[6.4, 0.0, 0.0]<I />[211.2, 4742.4, 7590.4]<O />[281.6, 1113.6, 1875.2]</mem_energy_breakdown><MAC_energy><active_MAC />7082640.0<idle_MAC />165726000.0<total />172808640.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9929<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3263040<latency_cycle_without_data_loading />3240000<ideal_computing_cycle />3240000<data_loading><load_cycle_total />23040<load_cycle_individual />{'W': [128, 64, 0], 'I': [448, 22848, 0]}<load_cycle_combined />{'W': 192, 'I': 22848}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3239936], [-3240000, -3240000], [-3240000, -3240000]], 'I': [[-3239936], [-776448, -1035264], [-3240000, -3240000]], 'O': [[-3240000], [-3196800, -3240000], [-3234368, -3238592]]}<mem_stall_cycle_shared />{'W': [[-3239936], [-3240000, 0], [0, 0]], 'I': [[-3239936], [-776448, 0], [0, 0]], 'O': [[-3240000], [-3196800, -3240000], [-3234368, -3238592]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [440, 182408, 182408], 'O': [200, 45000, 45000], 'O_partial': [200, 0, 0], 'O_final': [0, 45000, 45000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [440, 182408, 182408], 'O': [200, 45000, 45000]}<loop_cycles_each_level />{'W': [50625, 50625, 50625], 'I': [75, 50625, 50625], 'O': [225, 50625, 50625]}<top_ir_loop_size />{'W': [225, 1, 1], 'I': [3, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 5.9], [5.9, 3.6], [3.6, 3.6]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.0], [0.0, 0.0]], 'I': [[8.0, 17.6], [17.6, 3.6], [3.6, 3.6]], 'O': [[8.0, 8.0], [8.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 17.6], [17.6, 3.6], [3.6, 0]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [18.5, 4.5], [3.6, 0.9]], 'I': [[8.0, 17.6], [18.5, 4.5], [3.6, 0.9]], 'O': [[8.0, 0.9], [18.5, 4.5], [3.6, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50625], [50625, 50625, 1], [50625, 50625, 1]], 'I': [[1, 1, 50625], [25, 75, 675], [50625, 50625, 1]], 'O': [[1, 1, 50625], [225, 225, 225], [50625, 50625, 1]]}<trans_time_real />{'W': [[0, 1, 50625], [[1, 50625, 1], [0, 50625, 1]], [[0, 50625, 1], [0, 50625, 1]]], 'I': [[0, 1, 50625], [[7, 75, 675], [1, 75, 675]], [[356, 50625, 1], [89, 50625, 1]]], 'O': [[0, 1, 50625], [[3, 225, 225], [0, 225, 225]], [[88, 50625, 1], [22, 50625, 1]]]}<single_stall_cycle />{'W': [[-1], [-50624, -50625], [-50625, -50625]], 'I': [[-1], [-18, -24], [-50269, -50536]], 'O': [[-1], [-222, -225], [-50537, -50603]]}<single_stall_count />{'W': [50624, 0, 0], 'I': [50624, 674, 0], 'O': [50625, 225, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [88, 0]}, 1: {'W': [0, 0], 'I': [4718, 0], 'O': [675, 88]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-50625, -50625], [-50537, -50625]], 1: [[-45907, -50625], [-49950, -50537]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>