OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/anbnABn/sim_logic_sum/work/@_opt
