<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../mmips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mMIPS_sim.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mMIPS_sim.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mMIPS_sim.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mMIPS_sim.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mMIPS_sim.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mMIPS_sim.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mMIPS_sim.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mMIPS_sim.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mMIPS_sim.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mMIPS_sim.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mMIPS_sim.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mMIPS_sim.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mMIPS_sim.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mMIPS_sim.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mMIPS_sim.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mMIPS_sim.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mMIPS_sim.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mMIPS_sim.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mMIPS_sim.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mMIPS_sim_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mMIPS_sim_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mMIPS_sim_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mMIPS_sim_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mMIPS_sim_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mMIPS_sim_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mMIPS_sim_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mMIPS_sim_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mMIPS_sim_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mMIPS_sim_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mMIPS_sim_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mMIPS_sim_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mMIPS_sim_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mMIPS_sim_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1456512986" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456512986" xil_pn:in_ck="-4052293083730513203" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../verilog/add.v"/>
      <outfile xil_pn:name="../verilog/alu.v"/>
      <outfile xil_pn:name="../verilog/aluctrl.v"/>
      <outfile xil_pn:name="../verilog/branch_ctrl.v"/>
      <outfile xil_pn:name="../verilog/ctrl.v"/>
      <outfile xil_pn:name="../verilog/decoder.v"/>
      <outfile xil_pn:name="../verilog/hazard.v"/>
      <outfile xil_pn:name="../verilog/hazard_ctrl.v"/>
      <outfile xil_pn:name="../verilog/imm2word.v"/>
      <outfile xil_pn:name="../verilog/mMIPS_sim.v"/>
      <outfile xil_pn:name="../verilog/memdev.v"/>
      <outfile xil_pn:name="../verilog/mmips.v"/>
      <outfile xil_pn:name="../verilog/mmips_defines.v"/>
      <outfile xil_pn:name="../verilog/mux.v"/>
      <outfile xil_pn:name="../verilog/ram.v"/>
      <outfile xil_pn:name="../verilog/regfile16.v"/>
      <outfile xil_pn:name="../verilog/register.v"/>
      <outfile xil_pn:name="../verilog/rom.v"/>
      <outfile xil_pn:name="../verilog/shift.v"/>
      <outfile xil_pn:name="../verilog/signextend.v"/>
      <outfile xil_pn:name="../verilog/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1456512986" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456512986" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4440119131342655243" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456512986" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-516947113580470456" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456512986" xil_pn:in_ck="-4052293083730513203" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../verilog/add.v"/>
      <outfile xil_pn:name="../verilog/alu.v"/>
      <outfile xil_pn:name="../verilog/aluctrl.v"/>
      <outfile xil_pn:name="../verilog/branch_ctrl.v"/>
      <outfile xil_pn:name="../verilog/ctrl.v"/>
      <outfile xil_pn:name="../verilog/decoder.v"/>
      <outfile xil_pn:name="../verilog/hazard.v"/>
      <outfile xil_pn:name="../verilog/hazard_ctrl.v"/>
      <outfile xil_pn:name="../verilog/imm2word.v"/>
      <outfile xil_pn:name="../verilog/mMIPS_sim.v"/>
      <outfile xil_pn:name="../verilog/memdev.v"/>
      <outfile xil_pn:name="../verilog/mmips.v"/>
      <outfile xil_pn:name="../verilog/mmips_defines.v"/>
      <outfile xil_pn:name="../verilog/mux.v"/>
      <outfile xil_pn:name="../verilog/ram.v"/>
      <outfile xil_pn:name="../verilog/regfile16.v"/>
      <outfile xil_pn:name="../verilog/register.v"/>
      <outfile xil_pn:name="../verilog/rom.v"/>
      <outfile xil_pn:name="../verilog/shift.v"/>
      <outfile xil_pn:name="../verilog/signextend.v"/>
      <outfile xil_pn:name="../verilog/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1456513234" xil_pn:in_ck="-4052293083730513203" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4369301261354119187" xil_pn:start_ts="1456512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1456514548" xil_pn:in_ck="6624231805136169645" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3254652840144843728" xil_pn:start_ts="1456514547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2840588869239796797" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-516947113580470456" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8444593227259073019" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311201605974" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479400" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5727988271517210926" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479450" xil_pn:in_ck="-3062540204235501214" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4623991210646050135" xil_pn:start_ts="1456479400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mMIPS_sim.lso"/>
      <outfile xil_pn:name="mMIPS_sim.ngc"/>
      <outfile xil_pn:name="mMIPS_sim.ngr"/>
      <outfile xil_pn:name="mMIPS_sim.prj"/>
      <outfile xil_pn:name="mMIPS_sim.stx"/>
      <outfile xil_pn:name="mMIPS_sim.syr"/>
      <outfile xil_pn:name="mMIPS_sim.xst"/>
      <outfile xil_pn:name="mMIPS_sim_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1456479450" xil_pn:in_ck="1339897712439749306" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119198340296657616" xil_pn:start_ts="1456479450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456479470" xil_pn:in_ck="-7803322301089647060" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5302594170066025289" xil_pn:start_ts="1456479450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mMIPS_sim.bld"/>
      <outfile xil_pn:name="mMIPS_sim.ngd"/>
      <outfile xil_pn:name="mMIPS_sim_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1456479552" xil_pn:in_ck="-7803322301089647059" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6977697378405858827" xil_pn:start_ts="1456479470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mMIPS_sim.pcf"/>
      <outfile xil_pn:name="mMIPS_sim_map.map"/>
      <outfile xil_pn:name="mMIPS_sim_map.mrp"/>
      <outfile xil_pn:name="mMIPS_sim_map.ncd"/>
      <outfile xil_pn:name="mMIPS_sim_map.ngm"/>
      <outfile xil_pn:name="mMIPS_sim_map.xrpt"/>
      <outfile xil_pn:name="mMIPS_sim_summary.xml"/>
      <outfile xil_pn:name="mMIPS_sim_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1456479693" xil_pn:in_ck="-1027402798905879610" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3214117756270688487" xil_pn:start_ts="1456479552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mMIPS_sim.ncd"/>
      <outfile xil_pn:name="mMIPS_sim.pad"/>
      <outfile xil_pn:name="mMIPS_sim.par"/>
      <outfile xil_pn:name="mMIPS_sim.ptwx"/>
      <outfile xil_pn:name="mMIPS_sim.unroutes"/>
      <outfile xil_pn:name="mMIPS_sim.xpi"/>
      <outfile xil_pn:name="mMIPS_sim_pad.csv"/>
      <outfile xil_pn:name="mMIPS_sim_pad.txt"/>
      <outfile xil_pn:name="mMIPS_sim_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1456479693" xil_pn:in_ck="-7803322301089647191" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1456479680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mMIPS_sim.twr"/>
      <outfile xil_pn:name="mMIPS_sim.twx"/>
    </transform>
  </transforms>

</generated_project>
