/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_beb38438a47e41a6871b2d0ec4b43316.v:1.1-7.12" *)
module AND_gate(tetR, lacI, out);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_beb38438a47e41a6871b2d0ec4b43316.v:3.18-3.22" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_beb38438a47e41a6871b2d0ec4b43316.v:4.19-4.22" *)
  output out;
  wire out;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_beb38438a47e41a6871b2d0ec4b43316.v:2.18-2.22" *)
  input tetR;
  wire tetR;
  \$_NOT_  _2_ (
    .A(tetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(lacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(out)
  );
endmodule
