{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702249992386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702249992386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:13:12 2023 " "Processing started: Sun Dec 10 18:13:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702249992386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702249992386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesis -c Synthesis " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesis -c Synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702249992386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702249992794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702249992794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/wallace_tree_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/wallace_tree_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wallace_tree_multiplier-behavior " "Found design unit 1: wallace_tree_multiplier-behavior" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001290 ""} { "Info" "ISGN_ENTITY_NAME" "1 wallace_tree_multiplier " "Found entity 1: wallace_tree_multiplier" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/sync_arithmetic_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/sync_arithmetic_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthesis-Behavioral " "Found design unit 1: synthesis-Behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001292 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthesis " "Found entity 1: synthesis" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/simulation_sync_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/simulation_sync_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simulation_sync_hw-behavior " "Found design unit 1: simulation_sync_hw-behavior" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/simulation_sync_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/simulation_sync_hw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001293 ""} { "Info" "ISGN_ENTITY_NAME" "1 simulation_sync_hw " "Found entity 1: simulation_sync_hw" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/simulation_sync_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/simulation_sync_hw.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/not_gate.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/not_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001295 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/not_gate.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/not_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-behavioral " "Found design unit 1: multiplier-behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/multiplier.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001296 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/multiplier.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavioral " "Found design unit 1: half_adder-behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/half_adder.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/half_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001297 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/half_adder.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/half_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/full_adder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/full_adder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16-behavioral " "Found design unit 1: full_adder_16-behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder_16.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder_16.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001299 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16 " "Found entity 1: full_adder_16" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder_16.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder_16.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001300 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/full_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/divider_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/divider_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_unit-behavioral " "Found design unit 1: divider_unit-behavioral" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/divider_unit.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/divider_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001302 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_unit " "Found entity 1: divider_unit" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/divider_unit.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/divider_unit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/balaj/onedrive/desktop/minimal requirement/array_multiplier_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/balaj/onedrive/desktop/minimal requirement/array_multiplier_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_multiplier-behavior " "Found design unit 1: array_multiplier-behavior" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/array_multiplier_8.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/array_multiplier_8.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001304 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_multiplier " "Found entity 1: array_multiplier" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/array_multiplier_8.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/array_multiplier_8.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702250001304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Synthesis " "Elaborating entity \"Synthesis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702250001343 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[0\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[0\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001355 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[1\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[1\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001355 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[2\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[2\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[3\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[3\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[4\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[4\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[5\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[5\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[6\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[6\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[7\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[7\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[8\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[8\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[9\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[9\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[10\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[10\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[11\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[11\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[12\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[12\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[13\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[13\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001356 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[14\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[14\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001357 "|Synthesis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_end\[15\] sync_arithmetic_hw.vhd(226) " "Inferred latch for \"P_end\[15\]\" at sync_arithmetic_hw.vhd(226)" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250001357 "|Synthesis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wallace_tree_multiplier wallace_tree_multiplier:multiplier " "Elaborating entity \"wallace_tree_multiplier\" for hierarchy \"wallace_tree_multiplier:multiplier\"" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "multiplier" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250001372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier wallace_tree_multiplier:multiplier\|multiplier:M1 " "Elaborating entity \"multiplier\" for hierarchy \"wallace_tree_multiplier:multiplier\|multiplier:M1\"" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "M1" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250001375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder wallace_tree_multiplier:multiplier\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"wallace_tree_multiplier:multiplier\|half_adder:HA1\"" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "HA1" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250001376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder wallace_tree_multiplier:multiplier\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"wallace_tree_multiplier:multiplier\|full_adder:FA1\"" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "FA1" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250001378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_unit divider_unit:divider " "Elaborating entity \"divider_unit\" for hierarchy \"divider_unit:divider\"" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "divider" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250001399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_16 full_adder_16:adder " "Elaborating entity \"full_adder_16\" for hierarchy \"full_adder_16:adder\"" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "adder" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250001400 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[0\] " "Converted tri-state buffer \"B_in\[0\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[1\] " "Converted tri-state buffer \"B_in\[1\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[3\] " "Converted tri-state buffer \"B_in\[3\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[2\] " "Converted tri-state buffer \"B_in\[2\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[4\] " "Converted tri-state buffer \"B_in\[4\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[5\] " "Converted tri-state buffer \"B_in\[5\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[6\] " "Converted tri-state buffer \"B_in\[6\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "B_in\[7\] " "Converted tri-state buffer \"B_in\[7\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[0\] " "Converted tri-state buffer \"A_in\[0\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[1\] " "Converted tri-state buffer \"A_in\[1\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[2\] " "Converted tri-state buffer \"A_in\[2\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[3\] " "Converted tri-state buffer \"A_in\[3\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[4\] " "Converted tri-state buffer \"A_in\[4\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[5\] " "Converted tri-state buffer \"A_in\[5\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[6\] " "Converted tri-state buffer \"A_in\[6\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "A_in\[7\] " "Converted tri-state buffer \"A_in\[7\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[2\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[2\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[3\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[3\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[4\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[4\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[5\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[5\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[6\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[6\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[7\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[7\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[8\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[8\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[9\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[9\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[10\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[10\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[11\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[11\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[12\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[12\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[13\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[13\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[14\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[14\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wallace_tree_multiplier:multiplier\|P\[15\] " "Converted tri-state buffer \"wallace_tree_multiplier:multiplier\|P\[15\]\" feeding internal logic into a wire" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/wallace_tree_multiplier.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702250001632 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702250001632 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1702250001971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[0\] " "Latch P_end\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001973 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[1\] " "Latch P_end\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[2\] " "Latch P_end\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[3\] " "Latch P_end\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[4\] " "Latch P_end\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[5\] " "Latch P_end\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[6\] " "Latch P_end\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[7\] " "Latch P_end\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[8\] " "Latch P_end\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[9\] " "Latch P_end\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[10\] " "Latch P_end\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[11\] " "Latch P_end\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001974 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[12\] " "Latch P_end\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001975 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[13\] " "Latch P_end\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001975 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_end\[14\] " "Latch P_end\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR state_reg.output_state " "Ports ENA and CLR on the latch are fed by the same signal state_reg.output_state" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702250001975 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702250001975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P\[15\] GND " "Pin \"P\[15\]\" is stuck at GND" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702250002043 "|synthesis|P[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702250002043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702250002108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702250002574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702250002574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702250002674 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702250002674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702250002674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702250002674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702250002715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:13:22 2023 " "Processing ended: Sun Dec 10 18:13:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702250002715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702250002715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702250002715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702250002715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702250003918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702250003918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:13:23 2023 " "Processing started: Sun Dec 10 18:13:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702250003918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702250003918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Synthesis -c Synthesis " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Synthesis -c Synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702250003918 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702250004023 ""}
{ "Info" "0" "" "Project  = Synthesis" {  } {  } 0 0 "Project  = Synthesis" 0 0 "Fitter" 0 0 1702250004023 ""}
{ "Info" "0" "" "Revision = Synthesis" {  } {  } 0 0 "Revision = Synthesis" 0 0 "Fitter" 0 0 1702250004023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702250004112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702250004113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Synthesis 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"Synthesis\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702250004122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702250004156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702250004156 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702250004249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702250004256 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702250004390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702250004390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702250004390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702250004390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702250004390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702250004390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702250004390 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702250004392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702250004392 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702250004393 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702250004393 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702250004393 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702250004393 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702250004394 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702250004560 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702250004893 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Synthesis.sdc " "Synopsys Design Constraints File file not found: 'Synthesis.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702250004893 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702250004894 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702250004896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702250004897 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702250004897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702250004925 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702250004925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_reg.output_state  " "Automatically promoted node state_reg.output_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~0 " "Destination node P~0" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~1 " "Destination node P~1" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~2 " "Destination node P~2" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~3 " "Destination node P~3" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~4 " "Destination node P~4" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~5 " "Destination node P~5" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~6 " "Destination node P~6" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~7 " "Destination node P~7" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~8 " "Destination node P~8" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P~9 " "Destination node P~9" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702250004925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702250004925 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702250004925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node reset~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702250004925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_end~0 " "Destination node P_end~0" {  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702250004925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702250004925 ""}  } { { "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" "" { Text "C:/Users/balaj/OneDrive/Desktop/Minimal Requirement/sync_arithmetic_hw.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702250004925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702250007089 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702250007089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702250007089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702250007090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702250007091 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702250007091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702250007091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702250007091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702250007110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702250007110 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702250007110 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1702250007115 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1702250007118 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 17 17 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 17 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702250007120 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702250007120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702250007120 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702250007121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702250007121 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702250007121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702250007169 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702250007878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702250008445 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1702250008450 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1702250008453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702250008509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702250008522 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702250016407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702250016407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702250016856 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1702250017077 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1702250017079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702250017292 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702250017292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1702250017852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702250017855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702250018049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702250018058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702250018340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702250018341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702250018758 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702250019269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/output_files/Synthesis.fit.smsg " "Generated suppressed messages file E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/output_files/Synthesis.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702250019633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5552 " "Peak virtual memory: 5552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702250020259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:13:40 2023 " "Processing ended: Sun Dec 10 18:13:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702250020259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702250020259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702250020259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702250020259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702250021347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702250021347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:13:41 2023 " "Processing started: Sun Dec 10 18:13:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702250021347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702250021347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Synthesis -c Synthesis " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Synthesis -c Synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702250021347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702250021644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Assembler" 0 -1 1702250022147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Synthesis.sdc " "Synopsys Design Constraints File file not found: 'Synthesis.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Assembler" 0 -1 1702250022148 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Assembler" 0 -1 1702250022148 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Assembler" 0 -1 1702250022150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1702250022151 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Assembler" 0 -1 1702250022151 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1702250022155 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1702250022158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702250022256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702250022289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702250022848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:13:42 2023 " "Processing ended: Sun Dec 10 18:13:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702250022848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702250022848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702250022848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702250022848 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702250023505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702250024049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702250024049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:13:43 2023 " "Processing started: Sun Dec 10 18:13:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702250024049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702250024049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Synthesis -c Synthesis " "Command: quartus_sta Synthesis -c Synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702250024050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702250024156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702250024337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702250024337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024368 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702250024466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Synthesis.sdc " "Synopsys Design Constraints File file not found: 'Synthesis.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702250024507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024507 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702250024508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_reg.output_state state_reg.output_state " "create_clock -period 1.000 -name state_reg.output_state state_reg.output_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702250024508 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250024508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702250024510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250024510 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702250024511 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702250024523 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702250024532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702250024534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.520 " "Worst-case setup slack is -11.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.520            -194.693 clk  " "  -11.520            -194.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.751 state_reg.output_state  " "   -0.333              -0.751 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.506 " "Worst-case hold slack is -0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506              -7.284 state_reg.output_state  " "   -0.506              -7.284 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 clk  " "    0.463               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.084 " "Worst-case recovery slack is -3.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084             -40.624 state_reg.output_state  " "   -3.084             -40.624 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.511 " "Worst-case removal slack is 1.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.511               0.000 state_reg.output_state  " "    1.511               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.655 clk  " "   -3.000             -99.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 state_reg.output_state  " "    0.378               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250024577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250024577 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250024584 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250024584 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702250024591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702250024610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702250024989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250025102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702250025114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.036 " "Worst-case setup slack is -11.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.036            -184.564 clk  " "  -11.036            -184.564 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434              -1.346 state_reg.output_state  " "   -0.434              -1.346 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.345 " "Worst-case hold slack is -0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -4.903 state_reg.output_state  " "   -0.345              -4.903 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 clk  " "    0.437               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.065 " "Worst-case recovery slack is -3.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065             -40.064 state_reg.output_state  " "   -3.065             -40.064 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.595 " "Worst-case removal slack is 1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 state_reg.output_state  " "    1.595               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.655 clk  " "   -3.000             -99.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 state_reg.output_state  " "    0.211               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025178 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250025178 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702250025185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250025353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702250025355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.683 " "Worst-case setup slack is -3.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.683             -51.534 clk  " "   -3.683             -51.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 state_reg.output_state  " "    0.371               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.099 " "Worst-case hold slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -1.312 state_reg.output_state  " "   -0.099              -1.312 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.719 " "Worst-case recovery slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -8.527 state_reg.output_state  " "   -0.719              -8.527 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 state_reg.output_state  " "    0.420               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.392 clk  " "   -3.000             -70.392 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 state_reg.output_state  " "    0.329               0.000 state_reg.output_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702250025394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702250025394 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.571 ns " "Worst Case Available Settling Time: 1.571 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702250025401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702250025401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702250026114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702250026114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702250026203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:13:46 2023 " "Processing ended: Sun Dec 10 18:13:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702250026203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702250026203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702250026203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702250026203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702250027284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702250027285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:13:47 2023 " "Processing started: Sun Dec 10 18:13:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702250027285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702250027285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Synthesis -c Synthesis " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Synthesis -c Synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702250027285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702250027693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Synthesis.vho E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/simulation/modelsim/ simulation " "Generated file Synthesis.vho in folder \"E:/Applied Hands-on/COEN 6501 Final Project/Synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702250027762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702250027852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:13:47 2023 " "Processing ended: Sun Dec 10 18:13:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702250027852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702250027852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702250027852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702250027852 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702250028497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702250097796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702250097797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:14:57 2023 " "Processing started: Sun Dec 10 18:14:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702250097797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702250097797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Synthesis -c Synthesis --netlist_type=sgate " "Command: quartus_npp Synthesis -c Synthesis --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702250097797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702250098011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702250098043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:14:58 2023 " "Processing ended: Sun Dec 10 18:14:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702250098043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702250098043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702250098043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702250098043 ""}
