Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  1 09:17:53 2025
| Host         : ha_hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Single_Cyc_SoC_fpga_timing_summary_routed.rpt -pb Single_Cyc_SoC_fpga_timing_summary_routed.pb -rpx Single_Cyc_SoC_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Single_Cyc_SoC_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    244         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1155)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 244 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1155)
---------------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.747        0.000                      0                   33        0.099        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.747        0.000                      0                   33        0.099        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.338ns (44.990%)  route 2.859ns (55.010%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.959 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.959    clk_gen/count20_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.282 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.282    clk_gen/count20_carry__6_n_6
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.254ns (44.086%)  route 2.859ns (55.914%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.959 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.959    clk_gen/count20_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.198    clk_gen/count20_carry__6_n_5
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.234ns (43.866%)  route 2.859ns (56.134%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.959 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.959    clk_gen/count20_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.178 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.178    clk_gen/count20_carry__6_n_7
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 2.221ns (43.723%)  route 2.859ns (56.277%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.165 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.165    clk_gen/count20_carry__5_n_6
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 2.213ns (43.634%)  route 2.859ns (56.366%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.157 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.157    clk_gen/count20_carry__5_n_4
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.137ns (42.776%)  route 2.859ns (57.224%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.081 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.081    clk_gen/count20_carry__5_n_5
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.117ns (42.546%)  route 2.859ns (57.454%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.808     6.412    clk_gen/count2_reg_n_0_[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.536 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.776     7.312    clk_gen/count20_carry_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.409     7.845    clk_gen/count20_carry_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.865     8.833    clk_gen/count20_carry_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.957    clk_gen/count2[10]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.490 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.490    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.607    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.724    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.842    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.061 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.061    clk_gen/count20_carry__5_n_7
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 2.285ns (46.608%)  route 2.618ns (53.392%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.321     6.913    clk_gen/count2[27]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.150     7.063 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     7.218    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.326     7.544 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.142     8.685    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.809    clk_gen/count2[4]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.185 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.185    clk_gen/count20_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.536    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.653 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.976 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.976    clk_gen/count20_carry__4_n_6
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.040    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 2.277ns (46.521%)  route 2.618ns (53.479%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.321     6.913    clk_gen/count2[27]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.150     7.063 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     7.218    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.326     7.544 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.142     8.685    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.809    clk_gen/count2[4]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.185 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.185    clk_gen/count20_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.536    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.653 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.968 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.968    clk_gen/count20_carry__4_n_4
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.040    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.201ns (45.677%)  route 2.618ns (54.323%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.321     6.913    clk_gen/count2[27]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.150     7.063 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     7.218    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.326     7.544 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.142     8.685    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.809    clk_gen/count2[4]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.185 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.185    clk_gen/count20_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.536    clk_gen/count20_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.653 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.892    clk_gen/count20_carry__4_n_5
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.040    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.946    clk_gen/count20_carry__5_n_7
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.959    clk_gen/count20_carry__5_n_5
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.982    clk_gen/count20_carry__5_n_6
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.984    clk_gen/count20_carry__5_n_4
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk_gen/count20_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.986    clk_gen/count20_carry__6_n_7
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk_gen/count20_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.999    clk_gen/count20_carry__6_n_5
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.279ns (49.668%)  route 0.283ns (50.332%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_gen/count2_reg[30]/Q
                         net (fo=7, routed)           0.283     1.891    clk_gen/count2[30]
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.936 r  clk_gen/count20_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.936    clk_gen/count2[13]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.006 r  clk_gen/count20_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.006    clk_gen/count20_carry__2_n_7
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.849    clk_gen/count2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk_gen/count20_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk_gen/count20_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.022    clk_gen/count20_carry__6_n_6
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.314ns (52.620%)  route 0.283ns (47.380%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_gen/count2_reg[30]/Q
                         net (fo=7, routed)           0.283     1.891    clk_gen/count2[30]
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.936 r  clk_gen/count20_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.936    clk_gen/count2[13]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.041 r  clk_gen/count20_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.041    clk_gen/count20_carry__2_n_6
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.849    clk_gen/count2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.342%)  route 0.366ns (63.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_gen/count2_reg[30]/Q
                         net (fo=7, routed)           0.366     1.974    clk_gen/count2[30]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     2.019    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X35Y46         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.805    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1171 Endpoints
Min Delay          1171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/dp/pc_reg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.348ns  (logic 4.502ns (23.269%)  route 14.846ns (76.731%))
  Logic Levels:           18  (CARRY4=8 FDCE=1 LUT2=1 LUT4=1 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.529    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.643    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.865 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           1.112    10.977    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[20]
    SLICE_X36Y61         LUT6 (Prop_lut6_I3_O)        0.299    11.276 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16/O
                         net (fo=2, routed)           0.886    12.162    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.124    12.286 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39/O
                         net (fo=69, routed)          2.657    14.943    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    15.067 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=3, routed)           0.879    15.946    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.153    16.099 r  Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10/O
                         net (fo=6, routed)           0.547    16.646    Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.327    16.973 r  Single_Cyc_SoC/mips/dp/pc_reg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.973    Single_Cyc_SoC/mips/dp/pc_plus_br/S[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.523 r  Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry/CO[3]
                         net (fo=1, routed)           0.000    17.523    Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.857 r  Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry__0/O[1]
                         net (fo=1, routed)           0.582    18.439    Single_Cyc_SoC/mips/dp/pc_reg/y[4]
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.329    18.768 r  Single_Cyc_SoC/mips/dp/pc_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.579    19.348    Single_Cyc_SoC/mips/dp/pc_reg/q[6]_i_1_n_0
    SLICE_X36Y52         FDCE                                         r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/dp/pc_reg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.206ns  (logic 4.360ns (22.701%)  route 14.846ns (77.299%))
  Logic Levels:           18  (CARRY4=8 FDCE=1 LUT2=1 LUT4=1 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.529    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.643    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.865 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           1.112    10.977    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[20]
    SLICE_X36Y61         LUT6 (Prop_lut6_I3_O)        0.299    11.276 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16/O
                         net (fo=2, routed)           0.886    12.162    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.124    12.286 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39/O
                         net (fo=69, routed)          2.657    14.943    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    15.067 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=3, routed)           0.879    15.946    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.153    16.099 r  Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10/O
                         net (fo=6, routed)           0.547    16.646    Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.327    16.973 r  Single_Cyc_SoC/mips/dp/pc_reg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.973    Single_Cyc_SoC/mips/dp/pc_plus_br/S[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.523 r  Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry/CO[3]
                         net (fo=1, routed)           0.000    17.523    Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.745 r  Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry__0/O[0]
                         net (fo=1, routed)           0.642    18.387    Single_Cyc_SoC/mips/dp/pc_reg/y[3]
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.299    18.686 r  Single_Cyc_SoC/mips/dp/pc_reg/q[5]_i_1/O
                         net (fo=1, routed)           0.520    19.206    Single_Cyc_SoC/mips/dp/pc_reg/q[5]_i_1_n_0
    SLICE_X36Y53         FDCE                                         r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/dp/pc_reg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.103ns  (logic 4.235ns (22.170%)  route 14.868ns (77.830%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.529    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.643    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.865 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           1.112    10.977    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[20]
    SLICE_X36Y61         LUT6 (Prop_lut6_I3_O)        0.299    11.276 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16/O
                         net (fo=2, routed)           0.886    12.162    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.124    12.286 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39/O
                         net (fo=69, routed)          2.657    14.943    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    15.067 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=3, routed)           0.879    15.946    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.153    16.099 r  Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10/O
                         net (fo=6, routed)           0.547    16.646    Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.327    16.973 r  Single_Cyc_SoC/mips/dp/pc_reg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.973    Single_Cyc_SoC/mips/dp/pc_plus_br/S[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.613 r  Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry/O[3]
                         net (fo=1, routed)           0.592    18.205    Single_Cyc_SoC/mips/dp/pc_reg/y[2]
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.306    18.511 r  Single_Cyc_SoC/mips/dp/pc_reg/q[4]_i_1/O
                         net (fo=1, routed)           0.591    19.103    Single_Cyc_SoC/mips/dp/pc_reg/q[4]_i_1_n_0
    SLICE_X36Y52         FDCE                                         r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/dp/pc_reg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.004ns  (logic 4.171ns (21.949%)  route 14.833ns (78.051%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.529    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.643    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__3_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.865 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           1.112    10.977    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[20]
    SLICE_X36Y61         LUT6 (Prop_lut6_I3_O)        0.299    11.276 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16/O
                         net (fo=2, routed)           0.886    12.162    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.124    12.286 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39/O
                         net (fo=69, routed)          2.657    14.943    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    15.067 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=3, routed)           0.879    15.946    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.153    16.099 r  Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10/O
                         net (fo=6, routed)           0.547    16.646    Single_Cyc_SoC/mips/dp/pc_reg/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.327    16.973 r  Single_Cyc_SoC/mips/dp/pc_reg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.973    Single_Cyc_SoC/mips/dp/pc_plus_br/S[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.553 r  Single_Cyc_SoC/mips/dp/pc_plus_br/y_carry/O[2]
                         net (fo=1, routed)           0.817    18.370    Single_Cyc_SoC/mips/dp/pc_reg/y[1]
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.302    18.672 r  Single_Cyc_SoC/mips/dp/pc_reg/q[3]_i_1/O
                         net (fo=1, routed)           0.332    19.004    Single_Cyc_SoC/mips/dp/pc_reg/q[3]_i_1_n_0
    SLICE_X36Y52         FDCE                                         r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.968ns  (logic 3.057ns (16.117%)  route 15.911ns (83.883%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.637 f  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.108    10.744    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[12]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.299    11.043 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=2, routed)           0.728    11.771    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.895 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=4, routed)           0.919    12.814    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    12.964 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=66, routed)          1.658    14.622    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.326    14.948 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3/O
                         net (fo=2, routed)           0.701    15.649    Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.773 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_1__0/O
                         net (fo=37, routed)          3.195    18.968    Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[0]_1[0]
    SLICE_X41Y62         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.968ns  (logic 3.057ns (16.117%)  route 15.911ns (83.883%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.637 f  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.108    10.744    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[12]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.299    11.043 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=2, routed)           0.728    11.771    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.895 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=4, routed)           0.919    12.814    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    12.964 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=66, routed)          1.658    14.622    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.326    14.948 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3/O
                         net (fo=2, routed)           0.701    15.649    Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.773 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_1__0/O
                         net (fo=37, routed)          3.195    18.968    Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[0]_1[0]
    SLICE_X41Y62         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.810ns  (logic 3.057ns (16.252%)  route 15.753ns (83.748%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.637 f  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.108    10.744    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[12]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.299    11.043 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=2, routed)           0.728    11.771    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.895 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=4, routed)           0.919    12.814    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    12.964 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=66, routed)          1.658    14.622    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.326    14.948 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3/O
                         net (fo=2, routed)           0.701    15.649    Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.773 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_1__0/O
                         net (fo=37, routed)          3.037    18.810    Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[0]_1[0]
    SLICE_X44Y62         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.810ns  (logic 3.057ns (16.252%)  route 15.753ns (83.748%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.637 f  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.108    10.744    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[12]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.299    11.043 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=2, routed)           0.728    11.771    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.895 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=4, routed)           0.919    12.814    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    12.964 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=66, routed)          1.658    14.622    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.326    14.948 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3/O
                         net (fo=2, routed)           0.701    15.649    Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.773 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_1__0/O
                         net (fo=37, routed)          3.037    18.810    Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[0]_1[0]
    SLICE_X44Y62         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.810ns  (logic 3.057ns (16.252%)  route 15.753ns (83.748%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.637 f  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.108    10.744    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[12]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.299    11.043 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=2, routed)           0.728    11.771    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.895 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=4, routed)           0.919    12.814    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    12.964 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=66, routed)          1.658    14.622    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.326    14.948 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3/O
                         net (fo=2, routed)           0.701    15.649    Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.773 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_1__0/O
                         net (fo=37, routed)          3.037    18.810    Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[0]_1[0]
    SLICE_X44Y62         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.709ns  (logic 3.057ns (16.340%)  route 15.652ns (83.660%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/C
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]/Q
                         net (fo=122, routed)         3.469     3.925    Single_Cyc_SoC/mips/dp/pc_reg/Q[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.049 r  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.937     5.986    Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X34Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.136 r  Single_Cyc_SoC/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           1.183     7.319    Single_Cyc_SoC/mips/dp/pc_reg/rd10[0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.328     7.647 r  Single_Cyc_SoC/mips/dp/pc_reg/i__carry_i_4/O
                         net (fo=2, routed)           1.014     8.661    Single_Cyc_SoC/mips/dp/alu/alu_pa[0]
    SLICE_X33Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.187 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.637 f  Single_Cyc_SoC/mips/dp/alu/y0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.108    10.744    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_57_1[12]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.299    11.043 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=2, routed)           0.728    11.771    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.895 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=4, routed)           0.919    12.814    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    12.964 f  Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=66, routed)          1.658    14.622    Single_Cyc_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.326    14.948 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3/O
                         net (fo=2, routed)           0.701    15.649    Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_3_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.773 r  Single_Cyc_SoC/mips/dp/pc_reg/Q[31]_i_1__0/O
                         net (fo=37, routed)          2.936    18.709    Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[0]_1[0]
    SLICE_X44Y60         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[14]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/go_pulse_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/go_pulse_reg/Q_reg[0]/C
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/factorial_accelerator/go_pulse_reg/Q_reg[0]/Q
                         net (fo=1, routed)           0.062     0.190    Single_Cyc_SoC/factorial_accelerator/fact/control1/GoPulse
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.099     0.289 r  Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Single_Cyc_SoC/factorial_accelerator/fact/control1/next[0]
    SLICE_X32Y47         FDCE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact_done_reg/ResDone_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact_done_reg/ResDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact_done_reg/ResDone_reg/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact_done_reg/ResDone_reg/Q
                         net (fo=2, routed)           0.167     0.308    Single_Cyc_SoC/mips/dp/pc_reg/ResDone
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  Single_Cyc_SoC/mips/dp/pc_reg/ResDone_i_1/O
                         net (fo=1, routed)           0.000     0.353    Single_Cyc_SoC/factorial_accelerator/fact_done_reg/ResDone_reg_0
    SLICE_X29Y53         FDCE                                         r  Single_Cyc_SoC/factorial_accelerator/fact_done_reg/ResDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[0]/C
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[0]/Q
                         net (fo=4, routed)           0.174     0.315    Single_Cyc_SoC/factorial_accelerator/fact/control1/Z__0_1[0]
    SLICE_X28Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.360 r  Single_Cyc_SoC/factorial_accelerator/fact/control1/Z_i_4/O
                         net (fo=3, routed)           0.000     0.360    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]_1[1]
    SLICE_X28Y48         FDRE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact_err_reg/ResErr_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact_err_reg/ResErr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact_err_reg/ResErr_reg/C
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact_err_reg/ResErr_reg/Q
                         net (fo=2, routed)           0.185     0.326    Single_Cyc_SoC/factorial_accelerator/fact/control1/ResErr
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.042     0.368 r  Single_Cyc_SoC/factorial_accelerator/fact/control1/ResErr_i_1/O
                         net (fo=1, routed)           0.000     0.368    Single_Cyc_SoC/factorial_accelerator/fact_err_reg/ResErr_reg_0
    SLICE_X28Y49         FDCE                                         r  Single_Cyc_SoC/factorial_accelerator/fact_err_reg/ResErr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.546%)  route 0.182ns (49.454%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[0]/C
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[0]/Q
                         net (fo=41, routed)          0.182     0.323    Single_Cyc_SoC/factorial_accelerator/n_reg/FSM_sequential_current_reg[1]_0[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  Single_Cyc_SoC/factorial_accelerator/n_reg/FSM_sequential_current[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[1]_1[0]
    SLICE_X32Y49         FDCE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/control1/FSM_sequential_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_mux/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_mux/index_reg[0]/Q
                         net (fo=21, routed)          0.197     0.338    led_mux/index[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  led_mux/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    led_mux/index[0]_i_1_n_0
    SLICE_X44Y55         FDRE                                         r  led_mux/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.044%)  route 0.256ns (57.956%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[3]/C
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[3]/Q
                         net (fo=3, routed)           0.127     0.268    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[3]
    SLICE_X28Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Z_i_2/O
                         net (fo=3, routed)           0.130     0.442    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/D[1]
    SLICE_X28Y48         FDRE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.189ns (42.195%)  route 0.259ns (57.805%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/C
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/Q
                         net (fo=5, routed)           0.182     0.323    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]_0[1]
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.048     0.371 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Z_i_1/O
                         net (fo=8, routed)           0.077     0.448    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/FSM_sequential_current_reg[1][0]
    SLICE_X28Y48         FDRE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.189ns (42.195%)  route 0.259ns (57.805%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/C
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/Q
                         net (fo=5, routed)           0.182     0.323    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]_0[1]
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.048     0.371 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Z_i_1/O
                         net (fo=8, routed)           0.077     0.448    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/FSM_sequential_current_reg[1][0]
    SLICE_X28Y48         FDRE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.189ns (42.195%)  route 0.259ns (57.805%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE                         0.000     0.000 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/C
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]/Q
                         net (fo=5, routed)           0.182     0.323    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[1]_0[1]
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.048     0.371 r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Z_i_1/O
                         net (fo=8, routed)           0.077     0.448    Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/FSM_sequential_current_reg[1][0]
    SLICE_X28Y48         FDRE                                         r  Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.451ns (26.219%)  route 4.084ns (73.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         4.084     5.535    clk_gen/AR[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.451ns (26.219%)  route 4.084ns (73.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         4.084     5.535    clk_gen/AR[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.451ns (26.219%)  route 4.084ns (73.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         4.084     5.535    clk_gen/AR[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.451ns (26.219%)  route 4.084ns (73.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         4.084     5.535    clk_gen/AR[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.377ns  (logic 1.451ns (26.991%)  route 3.925ns (73.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         3.925     5.377    clk_gen/AR[0]
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.377ns  (logic 1.451ns (26.991%)  route 3.925ns (73.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         3.925     5.377    clk_gen/AR[0]
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.377ns  (logic 1.451ns (26.991%)  route 3.925ns (73.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         3.925     5.377    clk_gen/AR[0]
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435     4.776    clk_gen/CLK
    SLICE_X34Y51         FDRE                                         r  clk_gen/count2_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.451ns (27.795%)  route 3.770ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         3.770     5.221    clk_gen/AR[0]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.451ns (27.795%)  route 3.770ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         3.770     5.221    clk_gen/AR[0]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.451ns (27.795%)  route 3.770ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=151, routed)         3.770     5.221    clk_gen/AR[0]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.219ns (12.202%)  route 1.578ns (87.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.578     1.798    clk_gen/AR[0]
    SLICE_X35Y47         FDRE                                         r  clk_gen/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X35Y47         FDRE                                         r  clk_gen/count2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.219ns (12.202%)  route 1.578ns (87.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.578     1.798    clk_gen/AR[0]
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.219ns (12.202%)  route 1.578ns (87.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.578     1.798    clk_gen/AR[0]
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.219ns (12.202%)  route 1.578ns (87.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.578     1.798    clk_gen/AR[0]
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.219ns (12.202%)  route 1.578ns (87.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.578     1.798    clk_gen/AR[0]
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.219ns (11.867%)  route 1.629ns (88.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.629     1.849    clk_gen/AR[0]
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.219ns (11.867%)  route 1.629ns (88.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.629     1.849    clk_gen/AR[0]
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.219ns (11.867%)  route 1.629ns (88.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.629     1.849    clk_gen/AR[0]
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.219ns (11.867%)  route 1.629ns (88.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.629     1.849    clk_gen/AR[0]
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y45         FDRE                                         r  clk_gen/count2_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.219ns (11.835%)  route 1.634ns (88.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=151, routed)         1.634     1.854    clk_gen/AR[0]
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[1]/C





