$comment
	File created using the following command:
		vcd file novopbl.msim.vcd -direction
$end
$date
	Thu Sep 18 22:13:35 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module multiplicadorcompleto_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # S [7] $end
$var wire 1 $ S [6] $end
$var wire 1 % S [5] $end
$var wire 1 & S [4] $end
$var wire 1 ' S [3] $end
$var wire 1 ( S [2] $end
$var wire 1 ) S [1] $end
$var wire 1 * S [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 3 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 4 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 5 S[0]~output_o $end
$var wire 1 6 S[1]~output_o $end
$var wire 1 7 S[2]~output_o $end
$var wire 1 8 S[3]~output_o $end
$var wire 1 9 S[4]~output_o $end
$var wire 1 : S[5]~output_o $end
$var wire 1 ; S[6]~output_o $end
$var wire 1 < S[7]~output_o $end
$var wire 1 = A[0]~input_o $end
$var wire 1 > B[0]~input_o $end
$var wire 1 ? And00~combout $end
$var wire 1 @ A[1]~input_o $end
$var wire 1 A B[1]~input_o $end
$var wire 1 B M11|S~combout $end
$var wire 1 C B[2]~input_o $end
$var wire 1 D M11|Co~combout $end
$var wire 1 E A[2]~input_o $end
$var wire 1 F And02~combout $end
$var wire 1 G M12|Xor1~combout $end
$var wire 1 H M21|S~combout $end
$var wire 1 I B[3]~input_o $end
$var wire 1 J M21|Co~combout $end
$var wire 1 K A[3]~input_o $end
$var wire 1 L M13|Xor0~combout $end
$var wire 1 M M12|Or0~0_combout $end
$var wire 1 N And21~combout $end
$var wire 1 O M22|Xor1~combout $end
$var wire 1 P M31|S~combout $end
$var wire 1 Q And31~combout $end
$var wire 1 R And13~combout $end
$var wire 1 S And03~combout $end
$var wire 1 T M13|Or0~0_combout $end
$var wire 1 U M23|Xor0~combout $end
$var wire 1 V M22|Or0~0_combout $end
$var wire 1 W M31|Co~combout $end
$var wire 1 X M32|Xor1~combout $end
$var wire 1 Y M32|Or0~0_combout $end
$var wire 1 Z And22~combout $end
$var wire 1 [ M23|Or0~0_combout $end
$var wire 1 \ M24|Xor0~combout $end
$var wire 1 ] And32~combout $end
$var wire 1 ^ M33|Xor1~combout $end
$var wire 1 _ M33|Or0~0_combout $end
$var wire 1 ` And23~combout $end
$var wire 1 a M24|Or0~0_combout $end
$var wire 1 b M34|Xor1~0_combout $end
$var wire 1 c M34|Or0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b11 "
0*
1)
1(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
z2
z3
z4
05
16
17
08
09
0:
0;
0<
0=
1>
0?
1@
1A
1B
0C
0D
0E
0F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
$end
#20000
b1010 !
b1 "
1K
0A
1S
1L
0G
1O
0H
07
0(
1P
18
1'
#40000
b1110 !
b1100 !
b101 "
b100 "
b100 !
0K
1E
0@
1C
0>
0S
0L
1Z
1U
0B
06
0O
0)
1X
19
1&
0P
08
0'
#60000
b101 !
b1100 "
b1000 "
b1001 "
1=
1I
0C
1>
1]
0Z
0U
1F
1P
1?
15
18
1G
1'
1*
1^
0X
09
1:
1%
0&
1H
17
1(
#80000
b1011 "
b111 !
b1111 !
b1111 "
b1110 "
1C
1A
0>
1K
1@
1`
1\
1Z
1U
1N
1J
1R
1M
1L
0G
0F
1Q
0H
1B
0?
1b
1;
05
16
07
1_
1[
1Y
1V
0U
1T
0J
0M
1G
0(
1)
0*
1$
0^
1H
17
0:
1a
0\
1U
0T
1J
0%
1(
1c
0b
0H
07
0;
1<
0Y
1\
0U
1O
1#
0$
0(
1b
1^
1X
19
1:
1;
0_
1Y
1W
1$
1%
1&
0X
0P
08
09
1_
0&
0'
0b
0^
1X
19
0:
0;
0$
0%
1&
1b
1;
1$
#100000
b1011 !
b1010 !
b110 "
b1000 !
b10 "
0E
0@
0=
0I
0C
0]
0Z
1U
0L
0Q
0N
0G
0W
0J
0`
0\
0B
1P
1H
0b
0;
17
18
06
0Y
0V
0O
0a
0)
1'
1(
0$
0X
0H
07
09
0_
0[
0&
0(
1^
1X
0P
0c
1b
1;
0<
08
19
1:
1%
1&
0'
0#
1$
0b
0^
0:
0;
0$
0%
#120000
b0 !
b11 "
b100 !
b110 !
b111 "
0K
1E
1@
1C
1>
0R
1L
1Z
0U
1F
1N
1G
1B
16
1U
1V
1M
0G
1)
0X
1H
17
09
1[
0V
1T
1O
0&
1(
0H
07
0U
0(
1^
1X
1P
18
19
1:
1%
1&
1'
0X
09
0&
#140000
b111 !
b1111 "
b1111 !
1K
1=
1I
1`
1S
1R
0L
1W
1D
1]
1Q
1b
0P
1H
0B
1?
15
06
17
08
1;
1a
0[
1U
1V
0O
1Y
1G
1_
1$
0'
1(
0)
1*
0^
0:
1[
0W
1J
0%
1c
1P
0H
07
18
1<
0Y
1O
1#
1'
0(
1^
1X
19
1:
1W
1%
1&
0^
0P
08
0:
1Y
0%
0'
0X
09
0&
1^
1:
1%
#160000
