INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/sync_updown_behavioural/sync_updown_behavioural.srcs/sources_1/new/sync_updown_beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_updown_beh
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'count' is not allowed [C:/FPGA_lab/lab/sync_updown_behavioural/sync_updown_behavioural.srcs/sources_1/new/sync_updown_beh.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/sync_updown_behavioural/sync_updown_behavioural.srcs/sim_1/new/updown_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_sim
