<dec f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='577' type='bool llvm::PPCInstrInfo::expandPostRAPseudo(llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='576'>// Lower pseudo instructions after register allocation.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1038' c='_ZNK4llvm15TargetInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2969' ll='3095' type='bool llvm::PPCInstrInfo::expandPostRAPseudo(llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3044' u='c' c='_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3055' u='c' c='_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
