// Seed: 3517421906
module module_0 ();
  uwire id_1;
  logic [7:0][-1] id_2;
  assign id_1 = 1'b0;
  assign module_1.type_7 = 0;
  tri id_3 = id_1, id_4, id_5;
  id_6 :
  assert property (@(id_3 or posedge -1 or posedge ~id_3 or id_2 or(-1'b0)) id_6) begin : LABEL_0
    id_5 = id_4;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    output tri id_5,
    output wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    output logic id_9,
    input supply0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wire id_13,
    output tri1 id_14,
    output tri0 id_15,
    output wand id_16
);
  always
    if (-1) id_9 <= 1'b0 == id_8;
    else $display;
  module_0 modCall_1 ();
endmodule
