// Seed: 2044049567
module module_0 (
    input wor id_0,
    input wor id_1
);
  initial $display(id_0);
  reg id_3;
  assign id_4 = id_3;
  reg id_5, id_6;
  always
    if (-1) id_3 <= 1;
    else begin : LABEL_0
      if (id_3) @(-1'b0) id_3 = id_4;
      id_5 <= -1;
    end
  parameter id_7 = id_7 == "";
  tri1 id_8 = 1, id_9;
  wire id_10;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    output wand id_2,
    output tri1 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_7;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13;
endmodule
