Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Apr 01 10:09:08 2025
| Host             : LAPTOP-GPGQ1FDU running 64-bit major release  (build 9200)
| Command          : 
| Design           : TopLevel
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 6.089 |
| Dynamic (W)              | 5.992 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 54.6  |
| Junction Temperature (C) | 55.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.304 |     1260 |       --- |             --- |
|   LUT as Logic |     2.044 |      551 |     20800 |            2.65 |
|   CARRY4       |     0.137 |       71 |      8150 |            0.87 |
|   Register     |     0.090 |      490 |     41600 |            1.18 |
|   BUFG         |     0.029 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.003 |        4 |     32600 |            0.01 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |     2.219 |     1035 |       --- |             --- |
| Block RAM      |     0.792 |        2 |        50 |            4.00 |
| I/O            |     0.676 |       43 |       106 |           40.57 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     6.089 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.292 |       5.261 |      0.031 |
| Vccaux    |       1.800 |     0.039 |       0.025 |      0.015 |
| Vcco33    |       3.300 |     0.191 |       0.190 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.060 |       0.060 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| TopLevel              |     5.992 |
|   CPU                 |     1.396 |
|     ALU0              |     0.248 |
|   PS2_CLK_IOBUF_inst  |     0.000 |
|   PS2_DATA_IOBUF_inst |     0.213 |
|   ir                  |     0.366 |
|     ir                |     0.202 |
|     ten_hz            |     0.164 |
|   led                 |    <0.001 |
|   mouse               |     0.715 |
|     Mousetrans        |     0.662 |
|       MSM             |     0.093 |
|       Receiver        |     0.104 |
|       Transmitter     |     0.281 |
|   ram                 |     0.119 |
|   rom                 |     1.169 |
|   seg7                |     0.117 |
|     Inter             |     0.117 |
|       Bit17Counter    |     0.117 |
|       Bit2Counter     |    <0.001 |
|   timer               |     0.399 |
|   vga                 |     0.949 |
|     fb                |     0.675 |
|     sg                |     0.247 |
+-----------------------+-----------+


