Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23c28c9553f94890a6d9c637fdfa08e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_and_gate_4bit_behav xil_defaultlib.tb_and_gate_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourBitAndGate
Compiling module xil_defaultlib.tb_and_gate_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_and_gate_4bit_behav
