{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717292057528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717292057528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 02:34:17 2024 " "Processing started: Sun Jun  2 02:34:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717292057528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292057528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off airfryer -c airfryer " "Command: quartus_map --read_settings_files=on --write_settings_files=off airfryer -c airfryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292057528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717292057869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717292057869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_control-behavioral " "Found design unit 1: temp_control-behavioral" {  } { { "temp_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/temp_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065240 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_control " "Found entity 1: temp_control" {  } { { "temp_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/temp_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_control-behavioral " "Found design unit 1: time_control-behavioral" {  } { { "time_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/time_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065242 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "time_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/time_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-Behavioral " "Found design unit 1: state_machine-Behavioral" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065244 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "airfryer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file airfryer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 airfryer_controller-Behavioral " "Found design unit 1: airfryer_controller-Behavioral" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065245 ""} { "Info" "ISGN_ENTITY_NAME" "1 airfryer_controller " "Found entity 1: airfryer_controller" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "airfryerprograms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file airfryerprograms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AirFryerPrograms-Behavioral " "Found design unit 1: AirFryerPrograms-Behavioral" {  } { { "AirFryerPrograms.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/AirFryerPrograms.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065247 ""} { "Info" "ISGN_ENTITY_NAME" "1 AirFryerPrograms " "Found entity 1: AirFryerPrograms" {  } { { "AirFryerPrograms.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/AirFryerPrograms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/Debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intto7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file intto7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntTo7SegDecoder-Behavioral " "Found design unit 1: IntTo7SegDecoder-Behavioral" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065249 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntTo7SegDecoder " "Found entity 1: IntTo7SegDecoder" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_prog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file user_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 User_prog-behavioral " "Found design unit 1: User_prog-behavioral" {  } { { "User_prog.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/User_prog.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065250 ""} { "Info" "ISGN_ENTITY_NAME" "1 User_prog " "Found entity 1: User_prog" {  } { { "User_prog.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/User_prog.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292065250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "airfryer_controller " "Elaborating entity \"airfryer_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717292065347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Food_in airfryer_controller.vhd(22) " "Verilog HDL or VHDL warning at airfryer_controller.vhd(22): object \"Food_in\" assigned a value but never read" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717292065349 "|airfryer_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..1\] airfryer_controller.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[3..1\]\" at airfryer_controller.vhd(10)" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065349 "|airfryer_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3\] airfryer_controller.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[3\]\" at airfryer_controller.vhd(11)" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065349 "|airfryer_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AirFryerPrograms AirFryerPrograms:AirFryerPrograms A:behavioral " "Elaborating entity \"AirFryerPrograms\" using architecture \"A:behavioral\" for hierarchy \"AirFryerPrograms:AirFryerPrograms\"" {  } { { "airfryer_controller.vhd" "AirFryerPrograms" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "temp_control temp_control:temperature_control A:behavioral " "Elaborating entity \"temp_control\" using architecture \"A:behavioral\" for hierarchy \"temp_control:temperature_control\"" {  } { { "airfryer_controller.vhd" "temperature_control" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "time_control time_control:time_control A:behavioral " "Elaborating entity \"time_control\" using architecture \"A:behavioral\" for hierarchy \"time_control:time_control\"" {  } { { "airfryer_controller.vhd" "time_control" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "User_prog User_prog:USER_Prog A:behavioral " "Elaborating entity \"User_prog\" using architecture \"A:behavioral\" for hierarchy \"User_prog:USER_Prog\"" {  } { { "airfryer_controller.vhd" "USER_Prog" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "state_machine state_machine:state_machine A:behavioral " "Elaborating entity \"state_machine\" using architecture \"A:behavioral\" for hierarchy \"state_machine:state_machine\"" {  } { { "airfryer_controller.vhd" "state_machine" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPEN_OVEN state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"OPEN_OVEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292065359 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPEN_OVEN state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"OPEN_OVEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292065359 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cookFinished state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"cookFinished\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292065360 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preheatFinished state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"preheatFinished\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292065360 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CURRENT_TEMP_COOK state_machine.vhd(76) " "VHDL Process Statement warning at state_machine.vhd(76): signal \"CURRENT_TEMP_COOK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292065360 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cookFinished state_machine.vhd(37) " "VHDL Process Statement warning at state_machine.vhd(37): inferring latch(es) for signal or variable \"cookFinished\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717292065360 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preheatFinished state_machine.vhd(37) " "VHDL Process Statement warning at state_machine.vhd(37): inferring latch(es) for signal or variable \"preheatFinished\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717292065360 "|airfryer_controller|state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preheatFinished state_machine.vhd(37) " "Inferred latch for \"preheatFinished\" at state_machine.vhd(37)" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065361 "|airfryer_controller|state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cookFinished state_machine.vhd(37) " "Inferred latch for \"cookFinished\" at state_machine.vhd(37)" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292065361 "|airfryer_controller|state_machine:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IntTo7SegDecoder IntTo7SegDecoder:IntTo7SegDecoder A:behavioral " "Elaborating entity \"IntTo7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"IntTo7SegDecoder:IntTo7SegDecoder\"" {  } { { "airfryer_controller.vhd" "IntTo7SegDecoder" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:Debouncer0 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:Debouncer0\"" {  } { { "airfryer_controller.vhd" "Debouncer0" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292065373 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IntTo7SegDecoder:IntTo7SegDecoder\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IntTo7SegDecoder:IntTo7SegDecoder\|Mod1\"" {  } { { "IntTo7SegDecoder.vhd" "Mod1" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292065979 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IntTo7SegDecoder:IntTo7SegDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IntTo7SegDecoder:IntTo7SegDecoder\|Div1\"" {  } { { "IntTo7SegDecoder.vhd" "Div1" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292065979 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IntTo7SegDecoder:IntTo7SegDecoder\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IntTo7SegDecoder:IntTo7SegDecoder\|Mod2\"" {  } { { "IntTo7SegDecoder.vhd" "Mod2" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292065979 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IntTo7SegDecoder:IntTo7SegDecoder\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IntTo7SegDecoder:IntTo7SegDecoder\|Div2\"" {  } { { "IntTo7SegDecoder.vhd" "Div2" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292065979 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IntTo7SegDecoder:IntTo7SegDecoder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IntTo7SegDecoder:IntTo7SegDecoder\|Mod0\"" {  } { { "IntTo7SegDecoder.vhd" "Mod0" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292065979 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IntTo7SegDecoder:IntTo7SegDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IntTo7SegDecoder:IntTo7SegDecoder\|Div0\"" {  } { { "IntTo7SegDecoder.vhd" "Div0" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292065979 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717292065979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod1\"" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292066010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod1 " "Instantiated megafunction \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066010 ""}  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717292066010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div1\"" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292066165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div1 " "Instantiated megafunction \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066165 ""}  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717292066165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2\"" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292066233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2 " "Instantiated megafunction \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066233 ""}  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717292066233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div2\"" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292066239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div2 " "Instantiated megafunction \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066239 ""}  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717292066239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod0\"" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292066318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod0 " "Instantiated megafunction \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066318 ""}  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717292066318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b4f " "Found entity 1: alt_u_div_b4f" {  } { { "db/alt_u_div_b4f.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_b4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div0\"" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292066384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div0 " "Instantiated megafunction \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717292066384 ""}  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717292066384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292066449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292066449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:state_machine\|preheatFinished " "Latch state_machine:state_machine\|preheatFinished has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:state_machine\|s_state.PREHEAT " "Ports D and ENA on the latch are fed by the same signal state_machine:state_machine\|s_state.PREHEAT" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717292066718 ""}  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717292066718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:state_machine\|cookFinished " "Latch state_machine:state_machine\|cookFinished has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:state_machine\|s_state.COOK " "Ports D and ENA on the latch are fed by the same signal state_machine:state_machine\|s_state.COOK" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717292066718 ""}  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717292066718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717292066924 "|airfryer_controller|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717292066924 "|airfryer_controller|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717292066924 "|airfryer_controller|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717292066924 "|airfryer_controller|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717292066924 "|airfryer_controller|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717292066924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717292067014 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_m9f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292067665 ""} { "Info" "ISCL_SCL_CELL_NAME" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Mod2\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_m9f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292067665 ""} { "Info" "ISCL_SCL_CELL_NAME" "IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"IntTo7SegDecoder:IntTo7SegDecoder\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/db/alt_u_div_27f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717292067665 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717292067665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717292067888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292067888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1112 " "Implemented 1112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717292067985 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717292067985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1052 " "Implemented 1052 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717292067985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717292067985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717292068004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 02:34:28 2024 " "Processing ended: Sun Jun  2 02:34:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717292068004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717292068004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717292068004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292068004 ""}
