Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 20 18:25:41 2023
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            9 |
| Yes          | No                    | No                     |              68 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|              Clock Signal             |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                        |                                      |                                      |                1 |              1 |
|  out_BUFG                             |                                      | uart_module/rx/spacing               |                1 |              4 |
|  out_BUFG                             | uart_module/rx/state[3]_i_1_n_0      |                                      |                1 |              4 |
|  dst/mt/tsm/next_state_reg[5]_i_2_n_0 |                                      |                                      |                2 |              6 |
|  out_BUFG                             | dst/mt/tsm/available_for_encoder     |                                      |                2 |              6 |
|  out_BUFG                             | dst/mt/new_state_activation          |                                      |                3 |              6 |
|  out_BUFG                             | dst/mt/prev_tx[7]_i_1_n_0            |                                      |                3 |              8 |
|  out_BUFG                             | script_mem_module/E[0]               |                                      |                2 |              8 |
|  out_BUFG                             | uart_module/rx/tick                  |                                      |                1 |              8 |
|  out_BUFG                             | uart_module/script_cnt_reg[7][0]     |                                      |                3 |              8 |
|  out_BUFG                             | uart_module/script_size_reg[0][0]    |                                      |                2 |              8 |
|  out_BUFG                             | dst/mt/prev_op_activated[10]_i_2_n_0 | dst/mt/prev_op_activated[10]_i_1_n_0 |                4 |             11 |
|  out_BUFG                             | uart_module/tx/state[3]_i_1__0_n_0   |                                      |                2 |             12 |
|  clk_IBUF_BUFG                        |                                      | c/clear                              |                8 |             32 |
|  out_BUFG                             |                                      |                                      |               10 |             43 |
+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 6      |                     3 |
| 8      |                     5 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


