/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.6.5. DO NOT MODIFY.
*/
`timescale 100fs/100fs
module main
    ( // Inputs
      input  clock // clock
    , input  reset // reset
    , input  enable // enable
    , input [32:0] data_in

      // Outputs
    , output wire [32:0] data_out
    );
  // Top.hs:(5,1)-(6,72)
  wire [31:0] a1;

  assign a1 = data_in[31:0];

  assign data_out = data_in[32:32] ? {1'b1,a1 + 32'd1} : {1'b0,32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx};


endmodule

