// Seed: 1467262076
module module_0 (
    id_1,
    id_2#(
        .id_3(1'd0),
        .id_4(id_5),
        .id_6(1),
        .id_7(1)
    ),
    id_8,
    id_9,
    id_10
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(*) begin : LABEL_0
    logic id_11;
    #1 id_9 <= id_7 + -1'd0;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input  tri0 _id_0
    , id_3,
    output tri0 id_1
);
  always $signed(2);
  ;
  wor [1  !==  -1 : id_0] id_4;
  logic id_5[1 'b0 : ~  -1];
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign id_5 = id_0;
  assign id_4 = id_4 ? -1 : id_5;
  assign id_3[1'b0] = id_0;
endmodule
