Loading plugins phase: Elapsed time ==> 0s.829ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -d CY8C5868AXI-LP035 -s C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.289ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.067ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  APU2A03.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -dcpsoc3 APU2A03.v -verilog
======================================================================

======================================================================
Compiling:  APU2A03.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -dcpsoc3 APU2A03.v -verilog
======================================================================

======================================================================
Compiling:  APU2A03.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -dcpsoc3 -verilog APU2A03.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 25 10:20:25 2017


======================================================================
Compiling:  APU2A03.v
Program  :   vpp
Options  :    -yv2 -q10 APU2A03.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 25 10:20:25 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Linear_Counter\Linear_Counter.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Sampler\Sampler.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\clock_divider\clock_divider.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\component01\component01.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'APU2A03.ctl'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v (line 41, col 27):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v (line 42, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v (line 46, col 27):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v (line 47, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Linear_Counter\Linear_Counter.v (line 54, col 32):  Note: Substituting module 'cmp_vi_vv' for '>'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Linear_Counter\Linear_Counter.v (line 54, col 56):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Linear_Counter\Linear_Counter.v (line 62, col 31):  Note: Substituting module 'cmp_vi_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\clock_divider\clock_divider.v (line 50, col 30):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\component01\component01.v (line 29, col 45):  Note: Substituting module 'shr_vv_vv' for 'SRL'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  APU2A03.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -dcpsoc3 -verilog APU2A03.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 25 10:20:26 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\codegentemp\APU2A03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\codegentemp\APU2A03.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Linear_Counter\Linear_Counter.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Sampler\Sampler.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\clock_divider\clock_divider.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\component01\component01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Sampler\Sampler.v (line 17, col 15):  Warning: (W460) 'iSignal' unassigned in module 'Sampler'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mclshift.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mgates.vif'.

tovif:  No errors.  1 warning.


======================================================================
Compiling:  APU2A03.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -dcpsoc3 -verilog APU2A03.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 25 10:20:27 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\codegentemp\APU2A03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\codegentemp\APU2A03.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Triangle_Gen\Triangle_Gen.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Linear_Counter\Linear_Counter.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\Sampler\Sampler.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\clock_divider\clock_divider.v'.
Linking 'C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\component01\component01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mclshift.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mgates.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LFSR:ctrl_api_clock\
	\LFSR:ctrl_reset_common\
	\LFSR:ctrl_reset_ci\
	\LFSR:ctrl_reset_si\
	\LFSR:ctrl_reset_so\
	\LFSR:ctrl_reset_state_1\
	\LFSR:ctrl_reset_state_0\
	\LFSR:status_2\
	\LFSR:status_1\
	\LFSR:status_0\
	\LFSR:status_3\
	\LFSR:status_4\
	\LFSR:status_5\
	\LFSR:status_6\
	\LFSR:status_7\
	\LFSR:reset_final\
	Net_14
	\Length_Counter:Net_82\
	\Length_Counter:Net_91\
	\Length_Counter:Net_102\
	\Length_Counter:CounterUDB:ctrl_cmod_2\
	\Length_Counter:CounterUDB:ctrl_cmod_1\
	\Length_Counter:CounterUDB:ctrl_cmod_0\
	Net_202
	Net_279
	Net_304
	\Length_Counter_1:Net_49\
	\Length_Counter_1:Net_82\
	\Length_Counter_1:Net_91\
	\Length_Counter_1:Net_102\
	\Length_Counter_1:CounterUDB:ctrl_cmod_2\
	\Length_Counter_1:CounterUDB:ctrl_cmod_1\
	\Length_Counter_1:CounterUDB:ctrl_cmod_0\
	Net_277
	Net_268
	\Tri_Divider:Net_89\
	\Tri_Divider:Net_95\
	\Tri_Divider:Net_102\
	Net_233
	\Noise_Clk_Div:Net_89\
	\Noise_Clk_Div:Net_95\
	\Noise_Clk_Div:Net_102\
	Tri_aud_7
	Net_301
	Tri_aud_6
	Tri_aud_5
	Tri_aud_4
	Net_303
	Net_439
	\Counter_1:Net_89\
	\Counter_1:Net_95\
	\Counter_1:Net_102\
	\Triangle_Gen_1:MODULE_1:g2:a0:gta_0\
	\Triangle_Gen_1:MODULE_2:b_31\
	\Triangle_Gen_1:MODULE_2:b_30\
	\Triangle_Gen_1:MODULE_2:b_29\
	\Triangle_Gen_1:MODULE_2:b_28\
	\Triangle_Gen_1:MODULE_2:b_27\
	\Triangle_Gen_1:MODULE_2:b_26\
	\Triangle_Gen_1:MODULE_2:b_25\
	\Triangle_Gen_1:MODULE_2:b_24\
	\Triangle_Gen_1:MODULE_2:b_23\
	\Triangle_Gen_1:MODULE_2:b_22\
	\Triangle_Gen_1:MODULE_2:b_21\
	\Triangle_Gen_1:MODULE_2:b_20\
	\Triangle_Gen_1:MODULE_2:b_19\
	\Triangle_Gen_1:MODULE_2:b_18\
	\Triangle_Gen_1:MODULE_2:b_17\
	\Triangle_Gen_1:MODULE_2:b_16\
	\Triangle_Gen_1:MODULE_2:b_15\
	\Triangle_Gen_1:MODULE_2:b_14\
	\Triangle_Gen_1:MODULE_2:b_13\
	\Triangle_Gen_1:MODULE_2:b_12\
	\Triangle_Gen_1:MODULE_2:b_11\
	\Triangle_Gen_1:MODULE_2:b_10\
	\Triangle_Gen_1:MODULE_2:b_9\
	\Triangle_Gen_1:MODULE_2:b_8\
	\Triangle_Gen_1:MODULE_2:b_7\
	\Triangle_Gen_1:MODULE_2:b_6\
	\Triangle_Gen_1:MODULE_2:b_5\
	\Triangle_Gen_1:MODULE_2:b_4\
	\Triangle_Gen_1:MODULE_2:b_3\
	\Triangle_Gen_1:MODULE_2:b_2\
	\Triangle_Gen_1:MODULE_2:b_1\
	\Triangle_Gen_1:MODULE_2:b_0\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_31\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_30\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_29\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_28\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_27\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_26\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_25\
	\Triangle_Gen_1:MODULE_2:g2:a0:a_24\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_31\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_30\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_29\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_28\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_27\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_26\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_25\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_24\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_23\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_22\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_21\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_20\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_19\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_18\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_17\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_16\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_15\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_14\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_13\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_12\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_11\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_10\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_9\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_8\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_7\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_6\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_5\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_4\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_3\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_2\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_1\
	\Triangle_Gen_1:MODULE_2:g2:a0:b_0\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_31\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_30\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_29\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_28\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_27\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_26\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_25\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_24\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_23\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_22\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_21\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_20\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_19\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_18\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_17\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_16\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_15\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_14\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_13\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_12\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_11\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_10\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_9\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_8\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_7\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_6\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_5\
	\Triangle_Gen_1:MODULE_2:g2:a0:s_4\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Triangle_Gen_1:MODULE_3:g2:a0:lta_0\
	\Triangle_Gen_1:MODULE_4:b_31\
	\Triangle_Gen_1:MODULE_4:b_30\
	\Triangle_Gen_1:MODULE_4:b_29\
	\Triangle_Gen_1:MODULE_4:b_28\
	\Triangle_Gen_1:MODULE_4:b_27\
	\Triangle_Gen_1:MODULE_4:b_26\
	\Triangle_Gen_1:MODULE_4:b_25\
	\Triangle_Gen_1:MODULE_4:b_24\
	\Triangle_Gen_1:MODULE_4:b_23\
	\Triangle_Gen_1:MODULE_4:b_22\
	\Triangle_Gen_1:MODULE_4:b_21\
	\Triangle_Gen_1:MODULE_4:b_20\
	\Triangle_Gen_1:MODULE_4:b_19\
	\Triangle_Gen_1:MODULE_4:b_18\
	\Triangle_Gen_1:MODULE_4:b_17\
	\Triangle_Gen_1:MODULE_4:b_16\
	\Triangle_Gen_1:MODULE_4:b_15\
	\Triangle_Gen_1:MODULE_4:b_14\
	\Triangle_Gen_1:MODULE_4:b_13\
	\Triangle_Gen_1:MODULE_4:b_12\
	\Triangle_Gen_1:MODULE_4:b_11\
	\Triangle_Gen_1:MODULE_4:b_10\
	\Triangle_Gen_1:MODULE_4:b_9\
	\Triangle_Gen_1:MODULE_4:b_8\
	\Triangle_Gen_1:MODULE_4:b_7\
	\Triangle_Gen_1:MODULE_4:b_6\
	\Triangle_Gen_1:MODULE_4:b_5\
	\Triangle_Gen_1:MODULE_4:b_4\
	\Triangle_Gen_1:MODULE_4:b_3\
	\Triangle_Gen_1:MODULE_4:b_2\
	\Triangle_Gen_1:MODULE_4:b_1\
	\Triangle_Gen_1:MODULE_4:b_0\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_31\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_30\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_29\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_28\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_27\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_26\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_25\
	\Triangle_Gen_1:MODULE_4:g2:a0:a_24\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_31\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_30\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_29\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_28\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_27\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_26\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_25\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_24\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_23\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_22\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_21\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_20\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_19\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_18\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_17\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_16\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_15\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_14\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_13\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_12\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_11\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_10\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_9\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_8\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_7\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_6\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_5\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_4\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_3\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_2\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_1\
	\Triangle_Gen_1:MODULE_4:g2:a0:b_0\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_31\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_30\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_29\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_28\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_27\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_26\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_25\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_24\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_23\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_22\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_21\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_20\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_19\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_18\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_17\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_16\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_15\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_14\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_13\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_12\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_11\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_10\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_9\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_8\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_7\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_6\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_5\
	\Triangle_Gen_1:MODULE_4:g2:a0:d_4\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Linear_Counter_1:MODULE_5:g2:a0:lta_0\
	\Linear_Counter_1:MODULE_6:b_31\
	\Linear_Counter_1:MODULE_6:b_30\
	\Linear_Counter_1:MODULE_6:b_29\
	\Linear_Counter_1:MODULE_6:b_28\
	\Linear_Counter_1:MODULE_6:b_27\
	\Linear_Counter_1:MODULE_6:b_26\
	\Linear_Counter_1:MODULE_6:b_25\
	\Linear_Counter_1:MODULE_6:b_24\
	\Linear_Counter_1:MODULE_6:b_23\
	\Linear_Counter_1:MODULE_6:b_22\
	\Linear_Counter_1:MODULE_6:b_21\
	\Linear_Counter_1:MODULE_6:b_20\
	\Linear_Counter_1:MODULE_6:b_19\
	\Linear_Counter_1:MODULE_6:b_18\
	\Linear_Counter_1:MODULE_6:b_17\
	\Linear_Counter_1:MODULE_6:b_16\
	\Linear_Counter_1:MODULE_6:b_15\
	\Linear_Counter_1:MODULE_6:b_14\
	\Linear_Counter_1:MODULE_6:b_13\
	\Linear_Counter_1:MODULE_6:b_12\
	\Linear_Counter_1:MODULE_6:b_11\
	\Linear_Counter_1:MODULE_6:b_10\
	\Linear_Counter_1:MODULE_6:b_9\
	\Linear_Counter_1:MODULE_6:b_8\
	\Linear_Counter_1:MODULE_6:b_7\
	\Linear_Counter_1:MODULE_6:b_6\
	\Linear_Counter_1:MODULE_6:b_5\
	\Linear_Counter_1:MODULE_6:b_4\
	\Linear_Counter_1:MODULE_6:b_3\
	\Linear_Counter_1:MODULE_6:b_2\
	\Linear_Counter_1:MODULE_6:b_1\
	\Linear_Counter_1:MODULE_6:b_0\
	\Linear_Counter_1:MODULE_6:g2:a0:a_31\
	\Linear_Counter_1:MODULE_6:g2:a0:a_30\
	\Linear_Counter_1:MODULE_6:g2:a0:a_29\
	\Linear_Counter_1:MODULE_6:g2:a0:a_28\
	\Linear_Counter_1:MODULE_6:g2:a0:a_27\
	\Linear_Counter_1:MODULE_6:g2:a0:a_26\
	\Linear_Counter_1:MODULE_6:g2:a0:a_25\
	\Linear_Counter_1:MODULE_6:g2:a0:a_24\
	\Linear_Counter_1:MODULE_6:g2:a0:b_31\
	\Linear_Counter_1:MODULE_6:g2:a0:b_30\
	\Linear_Counter_1:MODULE_6:g2:a0:b_29\
	\Linear_Counter_1:MODULE_6:g2:a0:b_28\
	\Linear_Counter_1:MODULE_6:g2:a0:b_27\
	\Linear_Counter_1:MODULE_6:g2:a0:b_26\
	\Linear_Counter_1:MODULE_6:g2:a0:b_25\
	\Linear_Counter_1:MODULE_6:g2:a0:b_24\
	\Linear_Counter_1:MODULE_6:g2:a0:b_23\
	\Linear_Counter_1:MODULE_6:g2:a0:b_22\
	\Linear_Counter_1:MODULE_6:g2:a0:b_21\
	\Linear_Counter_1:MODULE_6:g2:a0:b_20\
	\Linear_Counter_1:MODULE_6:g2:a0:b_19\
	\Linear_Counter_1:MODULE_6:g2:a0:b_18\
	\Linear_Counter_1:MODULE_6:g2:a0:b_17\
	\Linear_Counter_1:MODULE_6:g2:a0:b_16\
	\Linear_Counter_1:MODULE_6:g2:a0:b_15\
	\Linear_Counter_1:MODULE_6:g2:a0:b_14\
	\Linear_Counter_1:MODULE_6:g2:a0:b_13\
	\Linear_Counter_1:MODULE_6:g2:a0:b_12\
	\Linear_Counter_1:MODULE_6:g2:a0:b_11\
	\Linear_Counter_1:MODULE_6:g2:a0:b_10\
	\Linear_Counter_1:MODULE_6:g2:a0:b_9\
	\Linear_Counter_1:MODULE_6:g2:a0:b_8\
	\Linear_Counter_1:MODULE_6:g2:a0:b_7\
	\Linear_Counter_1:MODULE_6:g2:a0:b_6\
	\Linear_Counter_1:MODULE_6:g2:a0:b_5\
	\Linear_Counter_1:MODULE_6:g2:a0:b_4\
	\Linear_Counter_1:MODULE_6:g2:a0:b_3\
	\Linear_Counter_1:MODULE_6:g2:a0:b_2\
	\Linear_Counter_1:MODULE_6:g2:a0:b_1\
	\Linear_Counter_1:MODULE_6:g2:a0:b_0\
	\Linear_Counter_1:MODULE_6:g2:a0:d_31\
	\Linear_Counter_1:MODULE_6:g2:a0:d_30\
	\Linear_Counter_1:MODULE_6:g2:a0:d_29\
	\Linear_Counter_1:MODULE_6:g2:a0:d_28\
	\Linear_Counter_1:MODULE_6:g2:a0:d_27\
	\Linear_Counter_1:MODULE_6:g2:a0:d_26\
	\Linear_Counter_1:MODULE_6:g2:a0:d_25\
	\Linear_Counter_1:MODULE_6:g2:a0:d_24\
	\Linear_Counter_1:MODULE_6:g2:a0:d_23\
	\Linear_Counter_1:MODULE_6:g2:a0:d_22\
	\Linear_Counter_1:MODULE_6:g2:a0:d_21\
	\Linear_Counter_1:MODULE_6:g2:a0:d_20\
	\Linear_Counter_1:MODULE_6:g2:a0:d_19\
	\Linear_Counter_1:MODULE_6:g2:a0:d_18\
	\Linear_Counter_1:MODULE_6:g2:a0:d_17\
	\Linear_Counter_1:MODULE_6:g2:a0:d_16\
	\Linear_Counter_1:MODULE_6:g2:a0:d_15\
	\Linear_Counter_1:MODULE_6:g2:a0:d_14\
	\Linear_Counter_1:MODULE_6:g2:a0:d_13\
	\Linear_Counter_1:MODULE_6:g2:a0:d_12\
	\Linear_Counter_1:MODULE_6:g2:a0:d_11\
	\Linear_Counter_1:MODULE_6:g2:a0:d_10\
	\Linear_Counter_1:MODULE_6:g2:a0:d_9\
	\Linear_Counter_1:MODULE_6:g2:a0:d_8\
	\Linear_Counter_1:MODULE_6:g2:a0:d_7\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Tri_aud_3
	Tri_aud_2
	Tri_aud_1
	Tri_aud_0
	\MIDI1_UART:BUART:reset_sr\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_356
	\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xeq\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xlt\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xlte\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xgt\
	\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xgte\
	\MIDI1_UART:BUART:sRX:MODULE_12:lt\
	\MIDI1_UART:BUART:sRX:MODULE_12:eq\
	\MIDI1_UART:BUART:sRX:MODULE_12:gt\
	\MIDI1_UART:BUART:sRX:MODULE_12:gte\
	\MIDI1_UART:BUART:sRX:MODULE_12:lte\
	\USBMIDI_1:dma_complete_0\
	\USBMIDI_1:Net_1922\
	\USBMIDI_1:dma_complete_1\
	\USBMIDI_1:Net_1921\
	\USBMIDI_1:dma_complete_2\
	\USBMIDI_1:Net_1920\
	\USBMIDI_1:dma_complete_3\
	\USBMIDI_1:Net_1919\
	\USBMIDI_1:dma_complete_4\
	\USBMIDI_1:Net_1918\
	\USBMIDI_1:dma_complete_5\
	\USBMIDI_1:Net_1917\
	\USBMIDI_1:dma_complete_6\
	\USBMIDI_1:Net_1916\
	\USBMIDI_1:dma_complete_7\
	\USBMIDI_1:Net_1915\
	Net_612
	Length_sweep_clk
	\clock_divider_2:MODULE_13:b_31\
	\clock_divider_2:MODULE_13:b_30\
	\clock_divider_2:MODULE_13:b_29\
	\clock_divider_2:MODULE_13:b_28\
	\clock_divider_2:MODULE_13:b_27\
	\clock_divider_2:MODULE_13:b_26\
	\clock_divider_2:MODULE_13:b_25\
	\clock_divider_2:MODULE_13:b_24\
	\clock_divider_2:MODULE_13:b_23\
	\clock_divider_2:MODULE_13:b_22\
	\clock_divider_2:MODULE_13:b_21\
	\clock_divider_2:MODULE_13:b_20\
	\clock_divider_2:MODULE_13:b_19\
	\clock_divider_2:MODULE_13:b_18\
	\clock_divider_2:MODULE_13:b_17\
	\clock_divider_2:MODULE_13:b_16\
	\clock_divider_2:MODULE_13:b_15\
	\clock_divider_2:MODULE_13:b_14\
	\clock_divider_2:MODULE_13:b_13\
	\clock_divider_2:MODULE_13:b_12\
	\clock_divider_2:MODULE_13:b_11\
	\clock_divider_2:MODULE_13:b_10\
	\clock_divider_2:MODULE_13:b_9\
	\clock_divider_2:MODULE_13:b_8\
	\clock_divider_2:MODULE_13:b_7\
	\clock_divider_2:MODULE_13:b_6\
	\clock_divider_2:MODULE_13:b_5\
	\clock_divider_2:MODULE_13:b_4\
	\clock_divider_2:MODULE_13:b_3\
	\clock_divider_2:MODULE_13:b_2\
	\clock_divider_2:MODULE_13:b_1\
	\clock_divider_2:MODULE_13:b_0\
	\clock_divider_2:MODULE_13:g2:a0:a_31\
	\clock_divider_2:MODULE_13:g2:a0:a_30\
	\clock_divider_2:MODULE_13:g2:a0:a_29\
	\clock_divider_2:MODULE_13:g2:a0:a_28\
	\clock_divider_2:MODULE_13:g2:a0:a_27\
	\clock_divider_2:MODULE_13:g2:a0:a_26\
	\clock_divider_2:MODULE_13:g2:a0:a_25\
	\clock_divider_2:MODULE_13:g2:a0:a_24\
	\clock_divider_2:MODULE_13:g2:a0:b_31\
	\clock_divider_2:MODULE_13:g2:a0:b_30\
	\clock_divider_2:MODULE_13:g2:a0:b_29\
	\clock_divider_2:MODULE_13:g2:a0:b_28\
	\clock_divider_2:MODULE_13:g2:a0:b_27\
	\clock_divider_2:MODULE_13:g2:a0:b_26\
	\clock_divider_2:MODULE_13:g2:a0:b_25\
	\clock_divider_2:MODULE_13:g2:a0:b_24\
	\clock_divider_2:MODULE_13:g2:a0:b_23\
	\clock_divider_2:MODULE_13:g2:a0:b_22\
	\clock_divider_2:MODULE_13:g2:a0:b_21\
	\clock_divider_2:MODULE_13:g2:a0:b_20\
	\clock_divider_2:MODULE_13:g2:a0:b_19\
	\clock_divider_2:MODULE_13:g2:a0:b_18\
	\clock_divider_2:MODULE_13:g2:a0:b_17\
	\clock_divider_2:MODULE_13:g2:a0:b_16\
	\clock_divider_2:MODULE_13:g2:a0:b_15\
	\clock_divider_2:MODULE_13:g2:a0:b_14\
	\clock_divider_2:MODULE_13:g2:a0:b_13\
	\clock_divider_2:MODULE_13:g2:a0:b_12\
	\clock_divider_2:MODULE_13:g2:a0:b_11\
	\clock_divider_2:MODULE_13:g2:a0:b_10\
	\clock_divider_2:MODULE_13:g2:a0:b_9\
	\clock_divider_2:MODULE_13:g2:a0:b_8\
	\clock_divider_2:MODULE_13:g2:a0:b_7\
	\clock_divider_2:MODULE_13:g2:a0:b_6\
	\clock_divider_2:MODULE_13:g2:a0:b_5\
	\clock_divider_2:MODULE_13:g2:a0:b_4\
	\clock_divider_2:MODULE_13:g2:a0:b_3\
	\clock_divider_2:MODULE_13:g2:a0:b_2\
	\clock_divider_2:MODULE_13:g2:a0:b_1\
	\clock_divider_2:MODULE_13:g2:a0:b_0\
	\clock_divider_2:MODULE_13:g2:a0:d_31\
	\clock_divider_2:MODULE_13:g2:a0:d_30\
	\clock_divider_2:MODULE_13:g2:a0:d_29\
	\clock_divider_2:MODULE_13:g2:a0:d_28\
	\clock_divider_2:MODULE_13:g2:a0:d_27\
	\clock_divider_2:MODULE_13:g2:a0:d_26\
	\clock_divider_2:MODULE_13:g2:a0:d_25\
	\clock_divider_2:MODULE_13:g2:a0:d_24\
	\clock_divider_2:MODULE_13:g2:a0:d_23\
	\clock_divider_2:MODULE_13:g2:a0:d_22\
	\clock_divider_2:MODULE_13:g2:a0:d_21\
	\clock_divider_2:MODULE_13:g2:a0:d_20\
	\clock_divider_2:MODULE_13:g2:a0:d_19\
	\clock_divider_2:MODULE_13:g2:a0:d_18\
	\clock_divider_2:MODULE_13:g2:a0:d_17\
	\clock_divider_2:MODULE_13:g2:a0:d_16\
	\clock_divider_2:MODULE_13:g2:a0:d_15\
	\clock_divider_2:MODULE_13:g2:a0:d_14\
	\clock_divider_2:MODULE_13:g2:a0:d_13\
	\clock_divider_2:MODULE_13:g2:a0:d_12\
	\clock_divider_2:MODULE_13:g2:a0:d_11\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Control_Reg_3:control_bus_7\
	\Control_Reg_3:control_bus_6\
	\Control_Reg_3:control_bus_5\
	\Control_Reg_3:control_bus_4\
	\Control_Reg_3:control_bus_3\
	\Control_Reg_4:control_bus_7\
	\Control_Reg_4:control_bus_6\
	\Control_Reg_4:control_bus_5\
	\Control_Reg_4:control_bus_4\
	\Control_Reg_4:control_bus_3\
	\component01_1:period_shift_11\
	\component01_1:period_shift_10\
	\component01_1:period_shift_9\
	\component01_1:period_shift_8\
	period_shift_11
	period_shift_10
	period_shift_9
	period_shift_8
	\component01_1:MODULE_7:g3:u0:g0:u0:xnor_array_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:aeqb_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:eq_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:eq_1\
	\component01_1:MODULE_7:g3:u0:g0:u0:eq_2\
	\component01_1:MODULE_7:g3:u0:g0:u0:eqi_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:aeqb_1\
	\component01_1:MODULE_7:g3:u0:g0:u0:lt_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:lt_1\
	\component01_1:MODULE_7:g3:u0:g0:u0:lt_2\
	\component01_1:MODULE_7:g3:u0:g0:u0:lti_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:albi_0\
	\component01_1:MODULE_7:g3:u0:g0:u0:aeb\
	\component01_1:MODULE_7:g3:u0:g0:u0:aneb\
	\component01_1:MODULE_7:g3:u0:g0:u0:alb\
	\component01_1:MODULE_7:g3:u0:g0:u0:agb\
	\component01_1:MODULE_7:g3:u0:g0:u0:ageb\
	\component01_1:MODULE_7:g3:u0:barrel_8\
	\component01_1:MODULE_7:g3:u0:barrel_9\
	\component01_1:MODULE_7:g3:u0:barrel_10\
	\component01_1:MODULE_7:g3:u0:barrel_11\
	\component01_1:MODULE_7:g3:u0:barrel_20\
	\component01_1:MODULE_7:g3:u0:barrel_21\
	\component01_1:MODULE_7:g3:u0:barrel_22\
	\component01_1:MODULE_7:g3:u0:barrel_23\
	\component01_1:MODULE_7:g3:u0:barrel_32\
	\component01_1:MODULE_7:g3:u0:barrel_33\
	\component01_1:MODULE_7:g3:u0:barrel_34\
	\component01_1:MODULE_7:g3:u0:barrel_35\
	\component01_1:MODULE_7:g3:u0:barrel_44\
	\component01_1:MODULE_7:g3:u0:barrel_45\
	\component01_1:MODULE_7:g3:u0:barrel_46\
	\component01_1:MODULE_7:g3:u0:barrel_47\
	\component01_1:MODULE_7:g3:u0:barrel_56\
	\component01_1:MODULE_7:g3:u0:barrel_57\
	\component01_1:MODULE_7:g3:u0:barrel_58\
	\component01_1:MODULE_7:g3:u0:barrel_59\
	\component01_1:MODULE_7:g3:u0:barrel_68\
	\component01_1:MODULE_7:g3:u0:barrel_69\
	\component01_1:MODULE_7:g3:u0:barrel_70\
	\component01_1:MODULE_7:g3:u0:barrel_71\
	\component01_1:MODULE_7:g3:u0:barrel_80\
	\component01_1:MODULE_7:g3:u0:barrel_81\
	\component01_1:MODULE_7:g3:u0:barrel_82\
	\component01_1:MODULE_7:g3:u0:barrel_83\
	\component01_1:MODULE_7:g3:u0:barrel_92\
	\component01_1:MODULE_7:g3:u0:barrel_93\
	\component01_1:MODULE_7:g3:u0:barrel_94\
	\component01_1:MODULE_7:g3:u0:barrel_95\
	\component01_1:MODULE_7:g3:u0:barrel_96\
	\component01_1:MODULE_7:g3:u0:barrel_97\
	\component01_1:MODULE_7:g3:u0:barrel_98\
	\component01_1:MODULE_7:g3:u0:barrel_99\
	\component01_1:MODULE_7:g3:u0:barrel_100\
	\component01_1:MODULE_7:g3:u0:barrel_101\
	\component01_1:MODULE_7:g3:u0:barrel_102\
	\component01_1:MODULE_7:g3:u0:barrel_103\
	\component01_1:MODULE_7:g3:u0:barrel_104\
	\component01_1:MODULE_7:g3:u0:barrel_105\
	\component01_1:MODULE_7:g3:u0:barrel_106\
	\component01_1:MODULE_7:g3:u0:barrel_107\
	\component01_1:MODULE_7:g3:u0:barrel_108\
	\component01_1:MODULE_7:g3:u0:barrel_109\
	\component01_1:MODULE_7:g3:u0:barrel_110\
	\component01_1:MODULE_7:g3:u0:barrel_111\
	\component01_1:MODULE_7:g3:u0:barrel_112\
	\component01_1:MODULE_7:g3:u0:barrel_113\
	\component01_1:MODULE_7:g3:u0:barrel_114\
	\component01_1:MODULE_7:g3:u0:barrel_115\
	\component01_1:MODULE_7:g3:u0:barrel_116\
	\component01_1:MODULE_7:g3:u0:barrel_117\
	\component01_1:MODULE_7:g3:u0:barrel_118\
	\component01_1:MODULE_7:g3:u0:barrel_119\
	\component01_1:MODULE_7:g3:u0:barrel_120\
	\component01_1:MODULE_7:g3:u0:barrel_121\
	\component01_1:MODULE_7:g3:u0:barrel_122\
	\component01_1:MODULE_7:g3:u0:barrel_123\
	\component01_1:MODULE_7:g3:u0:barrel_124\
	\component01_1:MODULE_7:g3:u0:barrel_125\
	\component01_1:MODULE_7:g3:u0:barrel_126\
	\component01_1:MODULE_7:g3:u0:barrel_127\
	\component01_1:MODULE_7:g3:u0:barrel_128\
	\component01_1:MODULE_7:g3:u0:barrel_129\
	\component01_1:MODULE_7:g3:u0:barrel_130\
	\component01_1:MODULE_7:g3:u0:barrel_131\
	\component01_1:MODULE_7:g3:u0:barrel_132\
	\component01_1:MODULE_7:g3:u0:barrel_133\
	\component01_1:MODULE_7:g3:u0:barrel_134\
	\component01_1:MODULE_7:g3:u0:barrel_135\
	\component01_1:MODULE_7:g3:u0:barrel_136\
	\component01_1:MODULE_7:g3:u0:barrel_137\
	\component01_1:MODULE_7:g3:u0:barrel_138\
	\component01_1:MODULE_7:g3:u0:barrel_139\
	\component01_1:MODULE_7:g3:u0:barrel_140\
	\component01_1:MODULE_7:g3:u0:barrel_141\
	\component01_1:MODULE_7:g3:u0:barrel_142\
	\component01_1:MODULE_7:g3:u0:barrel_143\
	\component01_1:MODULE_7:g3:u0:u0:tmp_11\
	\component01_1:MODULE_7:g3:u0:u0:tmp_10\
	\component01_1:MODULE_7:g3:u0:u0:tmp_9\
	\component01_1:MODULE_7:g3:u0:u0:tmp_8\
	\component01_1:MODULE_7:g3:u0:u0:tmp_7\
	\component01_1:MODULE_7:g3:u0:u0:tmp_6\
	\component01_1:MODULE_7:g3:u0:u0:tmp_5\
	\component01_1:MODULE_7:g3:u0:u0:tmp_4\
	\component01_1:MODULE_7:g3:u0:u0:tmp_3\
	\component01_1:MODULE_7:g3:u0:u0:tmp_2\
	\component01_1:MODULE_7:g3:u0:u0:tmp_1\
	\component01_1:MODULE_7:g3:u0:u0:tmp_0\
	\component01_1:MODULE_7:g3:u0:output_11\
	\component01_1:MODULE_7:g3:u0:output_10\
	\component01_1:MODULE_7:g3:u0:output_9\
	\component01_1:MODULE_7:g3:u0:output_8\
	\component01_1:MODULE_7:g3:u0:left_0\
	\component01_1:MODULE_7:g3:u0:right_11\
	\component01_1:MODULE_7:g3:u0:left_1\
	\component01_1:MODULE_7:g3:u0:right_10\
	\component01_1:MODULE_7:g3:u0:left_2\
	\component01_1:MODULE_7:g3:u0:right_9\
	\component01_1:MODULE_7:g3:u0:left_3\
	\component01_1:MODULE_7:g3:u0:right_8\
	\component01_1:MODULE_7:g3:u0:left_4\
	\component01_1:MODULE_7:g3:u0:left_5\
	\component01_1:MODULE_7:g3:u0:left_6\
	\component01_1:MODULE_7:g3:u0:left_7\
	\component01_1:MODULE_7:g3:u0:left_8\
	\component01_1:MODULE_7:g3:u0:left_9\
	\component01_1:MODULE_7:g3:u0:left_10\
	\component01_1:MODULE_7:g3:u0:left_11\
	\component01_1:MODULE_7:g3:u0:mask_11\
	\component01_1:MODULE_7:g3:u0:mask_10\
	\component01_1:MODULE_7:g3:u0:mask_9\
	\component01_1:MODULE_7:g3:u0:mask_8\
	\component01_1:MODULE_7:g3:u0:loutput_11\
	\component01_1:MODULE_7:g3:u0:loutput_10\
	\component01_1:MODULE_7:g3:u0:loutput_9\
	\component01_1:MODULE_7:g3:u0:loutput_8\
	\component01_1:MODULE_7:g3:u0:ov_0\
	\component01_1:MODULE_7:g3:u0:ov_1\
	\component01_1:MODULE_7:g3:u0:ov_2\
	\component01_1:MODULE_7:g3:u0:ov_3\
	\component01_1:MODULE_7:g3:u0:ov_4\
	\component01_1:MODULE_7:g3:u0:ov_5\
	\component01_1:MODULE_7:g3:u0:ov_6\
	\component01_1:MODULE_7:g3:u0:ov_7\
	\component01_1:MODULE_7:g3:u0:ov_8\
	\component01_1:MODULE_7:g3:u0:ov_9\
	\component01_1:MODULE_7:g3:u0:ov_10\
	\component01_1:MODULE_7:g3:u0:ov_11\
	\component01_1:MODULE_7:g3:u0:loverflow\
	\component01_1:MODULE_7:g3:u0:un_0\
	\component01_1:MODULE_7:g3:u0:un_1\
	\component01_1:MODULE_7:g3:u0:un_2\
	\component01_1:MODULE_7:g3:u0:un_3\
	\component01_1:MODULE_7:g3:u0:un_4\
	\component01_1:MODULE_7:g3:u0:un_5\
	\component01_1:MODULE_7:g3:u0:un_6\
	\component01_1:MODULE_7:g3:u0:un_7\
	\component01_1:MODULE_7:g3:u0:un_8\
	\component01_1:MODULE_7:g3:u0:un_9\
	\component01_1:MODULE_7:g3:u0:un_10\
	\component01_1:MODULE_7:g3:u0:un_11\
	\component01_1:MODULE_7:g3:u0:lunderflow\
	\component01_1:MODULE_7:g3:u0:overflow\
	\component01_1:MODULE_7:g3:u0:underflow\
	\rectangle_generator:Net_2\
	\rectangle_generator:bSR:ctrl_f0_full\

    Synthesized names
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_31\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_30\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_29\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_28\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_27\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_26\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_25\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_24\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_23\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_22\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_21\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_20\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_19\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_18\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_17\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_16\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_15\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_14\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_13\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_12\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_11\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_10\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_9\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_8\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_7\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_6\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_5\
	\Triangle_Gen_1:add_vi_vv_MODGEN_2_4\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_31\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_30\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_29\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_28\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_27\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_26\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_25\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_24\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_23\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_22\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_21\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_20\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_19\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_18\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_17\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_16\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_15\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_14\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_13\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_12\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_11\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_10\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_9\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_8\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_7\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_6\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_5\
	\Triangle_Gen_1:sub_vi_vv_MODGEN_4_4\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_31\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_30\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_29\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_28\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_27\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_26\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_25\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_24\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_23\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_22\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_21\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_20\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_19\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_18\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_17\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_16\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_15\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_14\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_13\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_12\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_11\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_10\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_9\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_8\
	\Linear_Counter_1:sub_vi_vv_MODGEN_6_7\
	\clock_divider_2:sub_vi_vv_MODGEN_13_31\
	\clock_divider_2:sub_vi_vv_MODGEN_13_30\
	\clock_divider_2:sub_vi_vv_MODGEN_13_29\
	\clock_divider_2:sub_vi_vv_MODGEN_13_28\
	\clock_divider_2:sub_vi_vv_MODGEN_13_27\
	\clock_divider_2:sub_vi_vv_MODGEN_13_26\
	\clock_divider_2:sub_vi_vv_MODGEN_13_25\
	\clock_divider_2:sub_vi_vv_MODGEN_13_24\
	\clock_divider_2:sub_vi_vv_MODGEN_13_23\
	\clock_divider_2:sub_vi_vv_MODGEN_13_22\
	\clock_divider_2:sub_vi_vv_MODGEN_13_21\
	\clock_divider_2:sub_vi_vv_MODGEN_13_20\
	\clock_divider_2:sub_vi_vv_MODGEN_13_19\
	\clock_divider_2:sub_vi_vv_MODGEN_13_18\
	\clock_divider_2:sub_vi_vv_MODGEN_13_17\
	\clock_divider_2:sub_vi_vv_MODGEN_13_16\
	\clock_divider_2:sub_vi_vv_MODGEN_13_15\
	\clock_divider_2:sub_vi_vv_MODGEN_13_14\
	\clock_divider_2:sub_vi_vv_MODGEN_13_13\
	\clock_divider_2:sub_vi_vv_MODGEN_13_12\
	\clock_divider_2:sub_vi_vv_MODGEN_13_11\
	\component01_1:shr_vv_vv_MODGEN_7_11\
	\component01_1:shr_vv_vv_MODGEN_7_10\
	\component01_1:shr_vv_vv_MODGEN_7_9\
	\component01_1:shr_vv_vv_MODGEN_7_8\

Deleted 705 User equations/components.
Deleted 106 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LFSR:cs_addr_1\ to zero
Aliasing Net_4 to zero
Aliasing \Length_Counter:Net_95\ to zero
Aliasing \Length_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Length_Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Length_Counter:CounterUDB:capt_rising\ to zero
Aliasing Net_10 to zero
Aliasing \Length_Counter:CounterUDB:tc_i\ to \Length_Counter:CounterUDB:reload_tc\
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \Length_Counter_1:Net_95\ to zero
Aliasing \Length_Counter_1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Length_Counter_1:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Length_Counter_1:CounterUDB:capt_rising\ to zero
Aliasing Net_275 to zero
Aliasing \Length_Counter_1:CounterUDB:tc_i\ to \Length_Counter_1:CounterUDB:reload_tc\
Aliasing Net_230 to zero
Aliasing \Tri_Divider:Net_82\ to zero
Aliasing \Tri_Divider:Net_91\ to zero
Aliasing Net_264 to zero
Aliasing \Noise_Clk_Div:Net_82\ to zero
Aliasing \Noise_Clk_Div:Net_91\ to zero
Aliasing audio_out_3 to zero
Aliasing audio_out_2 to zero
Aliasing audio_out_1 to zero
Aliasing audio_out_0 to zero
Aliasing tmpOE__Noise_Out_net_0 to one
Aliasing \Counter_1:Net_82\ to zero
Aliasing \Counter_1:Net_91\ to zero
Aliasing Net_436 to zero
Aliasing tmpOE__Pin_6_net_0 to one
Aliasing Net_261 to zero
Aliasing Tri_Data_3S to zero
Aliasing Tri_Data_2R to Tri_Data_3R
Aliasing Tri_Data_2S to zero
Aliasing Tri_Data_1R to Tri_Data_3R
Aliasing Tri_Data_1S to zero
Aliasing Tri_Data_0R to Tri_Data_3R
Aliasing Tri_Data_0S to zero
Aliasing \Triangle_Gen_1:mode\\R\ to Tri_Data_3R
Aliasing \Triangle_Gen_1:mode\\S\ to zero
Aliasing \Triangle_Gen_1:MODULE_1:g2:a0:newb_3\ to one
Aliasing \Triangle_Gen_1:MODULE_1:g2:a0:newb_2\ to one
Aliasing \Triangle_Gen_1:MODULE_1:g2:a0:newb_1\ to one
Aliasing \Triangle_Gen_1:MODULE_1:g2:a0:newb_0\ to one
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Triangle_Gen_1:MODIN2_3\ to \Triangle_Gen_1:MODIN1_3\
Aliasing \Triangle_Gen_1:MODIN2_2\ to \Triangle_Gen_1:MODIN1_2\
Aliasing \Triangle_Gen_1:MODIN2_1\ to \Triangle_Gen_1:MODIN1_1\
Aliasing \Triangle_Gen_1:MODIN2_0\ to \Triangle_Gen_1:MODIN1_0\
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Triangle_Gen_1:MODIN3_3\ to \Triangle_Gen_1:MODIN1_3\
Aliasing \Triangle_Gen_1:MODIN3_2\ to \Triangle_Gen_1:MODIN1_2\
Aliasing \Triangle_Gen_1:MODIN3_1\ to \Triangle_Gen_1:MODIN1_1\
Aliasing \Triangle_Gen_1:MODIN3_0\ to \Triangle_Gen_1:MODIN1_0\
Aliasing \Triangle_Gen_1:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \Triangle_Gen_1:MODULE_3:g2:a0:newb_2\ to zero
Aliasing \Triangle_Gen_1:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \Triangle_Gen_1:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Triangle_Gen_1:MODIN4_3\ to \Triangle_Gen_1:MODIN1_3\
Aliasing \Triangle_Gen_1:MODIN4_2\ to \Triangle_Gen_1:MODIN1_2\
Aliasing \Triangle_Gen_1:MODIN4_1\ to \Triangle_Gen_1:MODIN1_1\
Aliasing \Triangle_Gen_1:MODIN4_0\ to \Triangle_Gen_1:MODIN1_0\
Aliasing \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_342 to one
Aliasing \Linear_Counter_1:halt_flag\\R\ to zero
Aliasing Net_287 to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_6\ to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_5\ to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_4\ to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_3\ to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_2\ to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_1\ to zero
Aliasing \Linear_Counter_1:MODULE_5:bb_0\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:a_7\ to zero
Aliasing \Linear_Counter_1:MODIN6_6\ to \Linear_Counter_1:MODIN5_6\
Aliasing \Linear_Counter_1:MODIN6_5\ to \Linear_Counter_1:MODIN5_5\
Aliasing \Linear_Counter_1:MODIN6_4\ to \Linear_Counter_1:MODIN5_4\
Aliasing \Linear_Counter_1:MODIN6_3\ to \Linear_Counter_1:MODIN5_3\
Aliasing \Linear_Counter_1:MODIN6_2\ to \Linear_Counter_1:MODIN5_2\
Aliasing \Linear_Counter_1:MODIN6_1\ to \Linear_Counter_1:MODIN5_1\
Aliasing \Linear_Counter_1:MODIN6_0\ to \Linear_Counter_1:MODIN5_0\
Aliasing \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \VDAC8_Noise:Net_83\ to zero
Aliasing \VDAC8_Noise:Net_81\ to zero
Aliasing \VDAC8_Noise:Net_82\ to zero
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \MIDI1_UART:BUART:tx_hd_send_break\ to zero
Aliasing \MIDI1_UART:BUART:HalfDuplexSend\ to zero
Aliasing \MIDI1_UART:BUART:FinalParityType_1\ to zero
Aliasing \MIDI1_UART:BUART:FinalParityType_0\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \MIDI1_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_6\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_5\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_4\ to zero
Aliasing \MIDI1_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN10_1\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN10_0\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN11_1\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN11_0\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_1\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__MIDI_IN1_net_0 to one
Aliasing tmpOE__MIDI_OUT1_net_0 to one
Aliasing \USBMIDI_1:tmpOE__Dm_net_0\ to one
Aliasing \USBMIDI_1:tmpOE__Dp_net_0\ to one
Aliasing Net_393 to zero
Aliasing Net_431 to one
Aliasing Net_430 to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_23\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_22\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_21\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_20\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_19\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_18\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_17\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_16\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_15\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_14\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_13\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_12\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:a_11\ to zero
Aliasing \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing \Control_Reg_3:clk\ to zero
Aliasing \Control_Reg_3:rst\ to zero
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing \Control_Reg_4:clk\ to zero
Aliasing \Control_Reg_4:rst\ to zero
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing period_11 to zero
Aliasing \component01_1:MODULE_7:g3:u0:widthv_2\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:widthv_1\ to one
Aliasing \component01_1:MODULE_7:g3:u0:widthv_0\ to one
Aliasing \component01_1:MODULE_7:g3:u0:g0:u0:albi_1\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:g0:u0:agbi_1\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:barrel_12\ to \component01_1:MODULE_7:g3:u0:barrel_1\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_13\ to \component01_1:MODULE_7:g3:u0:barrel_2\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_14\ to \component01_1:MODULE_7:g3:u0:barrel_3\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_15\ to \component01_1:MODULE_7:g3:u0:barrel_4\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_16\ to \component01_1:MODULE_7:g3:u0:barrel_5\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_17\ to \component01_1:MODULE_7:g3:u0:barrel_6\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_18\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_24\ to \component01_1:MODULE_7:g3:u0:barrel_2\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_25\ to \component01_1:MODULE_7:g3:u0:barrel_3\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_26\ to \component01_1:MODULE_7:g3:u0:barrel_4\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_27\ to \component01_1:MODULE_7:g3:u0:barrel_5\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_28\ to \component01_1:MODULE_7:g3:u0:barrel_6\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_29\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_30\ to \component01_1:MODULE_7:g3:u0:barrel_19\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_36\ to \component01_1:MODULE_7:g3:u0:barrel_3\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_37\ to \component01_1:MODULE_7:g3:u0:barrel_4\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_38\ to \component01_1:MODULE_7:g3:u0:barrel_5\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_39\ to \component01_1:MODULE_7:g3:u0:barrel_6\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_40\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_41\ to \component01_1:MODULE_7:g3:u0:barrel_19\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_42\ to \component01_1:MODULE_7:g3:u0:barrel_31\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_48\ to \component01_1:MODULE_7:g3:u0:barrel_4\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_49\ to \component01_1:MODULE_7:g3:u0:barrel_5\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_50\ to \component01_1:MODULE_7:g3:u0:barrel_6\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_51\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_52\ to \component01_1:MODULE_7:g3:u0:barrel_19\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_53\ to \component01_1:MODULE_7:g3:u0:barrel_31\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_54\ to \component01_1:MODULE_7:g3:u0:barrel_43\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_60\ to \component01_1:MODULE_7:g3:u0:barrel_5\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_61\ to \component01_1:MODULE_7:g3:u0:barrel_6\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_62\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_63\ to \component01_1:MODULE_7:g3:u0:barrel_19\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_64\ to \component01_1:MODULE_7:g3:u0:barrel_31\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_65\ to \component01_1:MODULE_7:g3:u0:barrel_43\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_66\ to \component01_1:MODULE_7:g3:u0:barrel_55\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_67\ to \component01_1:MODULE_7:g3:u0:barrel_0\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_72\ to \component01_1:MODULE_7:g3:u0:barrel_6\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_73\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_74\ to \component01_1:MODULE_7:g3:u0:barrel_19\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_75\ to \component01_1:MODULE_7:g3:u0:barrel_31\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_76\ to \component01_1:MODULE_7:g3:u0:barrel_43\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_77\ to \component01_1:MODULE_7:g3:u0:barrel_55\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_78\ to \component01_1:MODULE_7:g3:u0:barrel_0\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_79\ to \component01_1:MODULE_7:g3:u0:barrel_1\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_84\ to \component01_1:MODULE_7:g3:u0:barrel_7\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_85\ to \component01_1:MODULE_7:g3:u0:barrel_19\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_86\ to \component01_1:MODULE_7:g3:u0:barrel_31\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_87\ to \component01_1:MODULE_7:g3:u0:barrel_43\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_88\ to \component01_1:MODULE_7:g3:u0:barrel_55\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_89\ to \component01_1:MODULE_7:g3:u0:barrel_0\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_90\ to \component01_1:MODULE_7:g3:u0:barrel_1\
Aliasing \component01_1:MODULE_7:g3:u0:barrel_91\ to \component01_1:MODULE_7:g3:u0:barrel_2\
Aliasing \component01_1:MODULE_7:g3:u0:distexp_11\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_10\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_9\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_8\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_7\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_6\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_5\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_4\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_3\ to zero
Aliasing \component01_1:MODULE_7:g3:u0:distexp_2\ to \component01_1:MODULE_7:g3:u0:g0:u0:a_2\
Aliasing \component01_1:MODULE_7:g3:u0:distexp_1\ to \component01_1:MODULE_7:g3:u0:g0:u0:a_1\
Aliasing \component01_1:MODULE_7:g3:u0:distexp_0\ to \component01_1:MODULE_7:g3:u0:g0:u0:a_0\
Aliasing \rectangle_generator:Net_1\ to zero
Aliasing Net_526 to zero
Aliasing \rectangle_generator:bSR:final_load\ to zero
Aliasing \rectangle_generator:bSR:status_1\ to zero
Aliasing \rectangle_generator:bSR:store\ to zero
Aliasing \Length_Counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \Length_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Length_Counter:CounterUDB:prevCompare\\D\
Aliasing \Length_Counter_1:CounterUDB:prevCapture\\D\ to zero
Aliasing \Length_Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Length_Counter_1:CounterUDB:prevCompare\\D\
Aliasing \Length_Counter_1:CounterUDB:count_stored_i\\D\ to \Length_Counter:CounterUDB:count_stored_i\\D\
Aliasing \MIDI1_UART:BUART:reset_reg\\D\ to zero
Aliasing Net_357D to zero
Aliasing \MIDI1_UART:BUART:rx_break_status\\D\ to zero
Aliasing \rectangle_generator:bSR:load_reg\\D\ to zero
Removing Lhs of wire \LFSR:cs_addr_2\[18] = zero[8]
Removing Lhs of wire \LFSR:cs_addr_1\[19] = zero[8]
Removing Lhs of wire \LFSR:cs_addr_0\[20] = \LFSR:enable_final\[2]
Removing Lhs of wire Net_4[101] = zero[8]
Removing Rhs of wire Net_62[102] = \LFSR:cmsb\[79]
Removing Lhs of wire \LFSR:ctrl_enable\[103] = \LFSR:control_0\[16]
Removing Rhs of wire Net_1[124] = \Noise_Clk_Div:Net_48\[357]
Removing Rhs of wire Net_11[128] = \Length_Counter:Net_49\[129]
Removing Rhs of wire Net_11[128] = \Length_Counter:CounterUDB:tc_reg_i\[186]
Removing Lhs of wire \Length_Counter:Net_89\[131] = zero[8]
Removing Lhs of wire \Length_Counter:Net_95\[132] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:ctrl_capmode_1\[140] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:ctrl_capmode_0\[141] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:ctrl_enable\[153] = \Length_Counter:CounterUDB:control_7\[145]
Removing Lhs of wire \Length_Counter:CounterUDB:capt_rising\[155] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:capt_falling\[156] = \Length_Counter:CounterUDB:prevCapture\[154]
Removing Lhs of wire Net_10[160] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:final_enable\[162] = \Length_Counter:CounterUDB:control_7\[145]
Removing Rhs of wire \Length_Counter:CounterUDB:status_0\[167] = \Length_Counter:CounterUDB:cmp_out_status\[168]
Removing Rhs of wire \Length_Counter:CounterUDB:status_1\[169] = \Length_Counter:CounterUDB:per_zero\[170]
Removing Lhs of wire \Length_Counter:CounterUDB:status_2\[171] = \Length_Counter:CounterUDB:overflow_status\[164]
Removing Lhs of wire \Length_Counter:CounterUDB:status_3\[172] = \Length_Counter:CounterUDB:underflow_status\[165]
Removing Lhs of wire \Length_Counter:CounterUDB:status_4\[173] = \Length_Counter:CounterUDB:hwCapture\[158]
Removing Rhs of wire \Length_Counter:CounterUDB:status_5\[174] = \Length_Counter:CounterUDB:fifo_full\[175]
Removing Rhs of wire \Length_Counter:CounterUDB:status_6\[176] = \Length_Counter:CounterUDB:fifo_nempty\[177]
Removing Lhs of wire \Length_Counter:CounterUDB:dp_dir\[180] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:tc_i\[185] = \Length_Counter:CounterUDB:reload_tc\[161]
Removing Lhs of wire \Length_Counter:CounterUDB:cs_addr_2\[196] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:cs_addr_1\[197] = \Length_Counter:CounterUDB:count_enable\[195]
Removing Lhs of wire \Length_Counter:CounterUDB:cs_addr_0\[198] = \Length_Counter:CounterUDB:reload\[159]
Removing Lhs of wire tmpOE__Pin_1_net_0[228] = one[5]
Removing Lhs of wire \Length_Counter_1:Net_89\[237] = zero[8]
Removing Lhs of wire \Length_Counter_1:Net_95\[238] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:ctrl_capmode_1\[246] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:ctrl_capmode_0\[247] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:ctrl_enable\[259] = \Length_Counter_1:CounterUDB:control_7\[251]
Removing Lhs of wire \Length_Counter_1:CounterUDB:capt_rising\[261] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:capt_falling\[262] = \Length_Counter_1:CounterUDB:prevCapture\[260]
Removing Lhs of wire Net_275[266] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:final_enable\[268] = \Length_Counter_1:CounterUDB:control_7\[251]
Removing Rhs of wire \Length_Counter_1:CounterUDB:status_0\[273] = \Length_Counter_1:CounterUDB:cmp_out_status\[274]
Removing Rhs of wire \Length_Counter_1:CounterUDB:status_1\[275] = \Length_Counter_1:CounterUDB:per_zero\[276]
Removing Lhs of wire \Length_Counter_1:CounterUDB:status_2\[277] = \Length_Counter_1:CounterUDB:overflow_status\[270]
Removing Lhs of wire \Length_Counter_1:CounterUDB:status_3\[278] = \Length_Counter_1:CounterUDB:underflow_status\[271]
Removing Lhs of wire \Length_Counter_1:CounterUDB:status_4\[279] = \Length_Counter_1:CounterUDB:hwCapture\[264]
Removing Rhs of wire \Length_Counter_1:CounterUDB:status_5\[280] = \Length_Counter_1:CounterUDB:fifo_full\[281]
Removing Rhs of wire \Length_Counter_1:CounterUDB:status_6\[282] = \Length_Counter_1:CounterUDB:fifo_nempty\[283]
Removing Lhs of wire \Length_Counter_1:CounterUDB:dp_dir\[286] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:tc_i\[291] = \Length_Counter_1:CounterUDB:reload_tc\[267]
Removing Lhs of wire \Length_Counter_1:CounterUDB:cs_addr_2\[301] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:cs_addr_1\[302] = \Length_Counter_1:CounterUDB:count_enable\[300]
Removing Lhs of wire \Length_Counter_1:CounterUDB:cs_addr_0\[303] = \Length_Counter_1:CounterUDB:reload\[265]
Removing Lhs of wire Net_230[341] = zero[8]
Removing Lhs of wire \Tri_Divider:Net_82\[343] = zero[8]
Removing Lhs of wire \Tri_Divider:Net_91\[344] = zero[8]
Removing Lhs of wire Net_264[345] = zero[8]
Removing Rhs of wire Net_262[350] = \Tri_Divider:Net_48\[346]
Removing Lhs of wire \Noise_Clk_Div:Net_82\[355] = zero[8]
Removing Lhs of wire \Noise_Clk_Div:Net_91\[356] = zero[8]
Removing Lhs of wire audio_out_3[379] = zero[8]
Removing Lhs of wire audio_out_2[380] = zero[8]
Removing Lhs of wire audio_out_1[381] = zero[8]
Removing Lhs of wire audio_out_0[382] = zero[8]
Removing Lhs of wire tmpOE__Noise_Out_net_0[386] = one[5]
Removing Lhs of wire \Counter_1:Net_82\[393] = zero[8]
Removing Lhs of wire \Counter_1:Net_91\[394] = zero[8]
Removing Lhs of wire Net_436[395] = zero[8]
Removing Rhs of wire Net_386[400] = \Counter_1:Net_48\[396]
Removing Lhs of wire tmpOE__Pin_6_net_0[405] = one[5]
Removing Lhs of wire \Triangle_Gen_1:cmp_vv_vv_MODGEN_1\[419] = \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\[466]
Removing Lhs of wire \Triangle_Gen_1:add_vi_vv_MODGEN_2_3\[420] = \Triangle_Gen_1:MODULE_2:g2:a0:s_3\[624]
Removing Lhs of wire \Triangle_Gen_1:cmp_vv_vv_MODGEN_3\[421] = \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\[694]
Removing Lhs of wire \Triangle_Gen_1:sub_vi_vv_MODGEN_4_3\[422] = \Triangle_Gen_1:MODULE_4:g2:a0:d_3\[851]
Removing Lhs of wire \Triangle_Gen_1:add_vi_vv_MODGEN_2_2\[423] = \Triangle_Gen_1:MODULE_2:g2:a0:s_2\[625]
Removing Lhs of wire \Triangle_Gen_1:sub_vi_vv_MODGEN_4_2\[424] = \Triangle_Gen_1:MODULE_4:g2:a0:d_2\[852]
Removing Lhs of wire \Triangle_Gen_1:add_vi_vv_MODGEN_2_1\[425] = \Triangle_Gen_1:MODULE_2:g2:a0:s_1\[626]
Removing Lhs of wire \Triangle_Gen_1:sub_vi_vv_MODGEN_4_1\[426] = \Triangle_Gen_1:MODULE_4:g2:a0:d_1\[853]
Removing Lhs of wire \Triangle_Gen_1:add_vi_vv_MODGEN_2_0\[427] = \Triangle_Gen_1:MODULE_2:g2:a0:s_0\[627]
Removing Lhs of wire \Triangle_Gen_1:sub_vi_vv_MODGEN_4_0\[428] = \Triangle_Gen_1:MODULE_4:g2:a0:d_0\[854]
Removing Lhs of wire Tri_Data_3R[429] = zero[8]
Removing Lhs of wire Net_261[430] = zero[8]
Removing Lhs of wire Tri_Data_3S[431] = zero[8]
Removing Lhs of wire Tri_Data_2R[432] = zero[8]
Removing Lhs of wire Tri_Data_2S[433] = zero[8]
Removing Lhs of wire Tri_Data_1R[434] = zero[8]
Removing Lhs of wire Tri_Data_1S[435] = zero[8]
Removing Lhs of wire Tri_Data_0R[436] = zero[8]
Removing Lhs of wire Tri_Data_0S[437] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:mode\\R\[438] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:mode\\S\[439] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newa_3\[440] = \Triangle_Gen_1:MODIN1_3\[441]
Removing Lhs of wire \Triangle_Gen_1:MODIN1_3\[441] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newa_2\[442] = \Triangle_Gen_1:MODIN1_2\[443]
Removing Lhs of wire \Triangle_Gen_1:MODIN1_2\[443] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newa_1\[444] = \Triangle_Gen_1:MODIN1_1\[445]
Removing Lhs of wire \Triangle_Gen_1:MODIN1_1\[445] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newa_0\[446] = \Triangle_Gen_1:MODIN1_0\[447]
Removing Lhs of wire \Triangle_Gen_1:MODIN1_0\[447] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newb_3\[448] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newb_2\[449] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newb_1\[450] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:newb_0\[451] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:dataa_3\[452] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:dataa_2\[453] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:dataa_1\[454] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:dataa_0\[455] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:datab_3\[456] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:datab_2\[457] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:datab_1\[458] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_1:g2:a0:datab_0\[459] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_23\[508] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_22\[509] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_21\[510] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_20\[511] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_19\[512] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_18\[513] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_17\[514] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_16\[515] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_15\[516] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_14\[517] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_13\[518] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_12\[519] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_11\[520] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_10\[521] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_9\[522] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_8\[523] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_7\[524] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_6\[525] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_5\[526] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_4\[527] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_3\[528] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODIN2_3\[529] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_2\[530] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODIN2_2\[531] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_1\[532] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODIN2_1\[533] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:a_0\[534] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODIN2_0\[535] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[665] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[666] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newa_3\[667] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODIN3_3\[668] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newa_2\[669] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODIN3_2\[670] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newa_1\[671] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODIN3_1\[672] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newa_0\[673] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODIN3_0\[674] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newb_3\[675] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newb_2\[676] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newb_1\[677] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:newb_0\[678] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:dataa_3\[679] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:dataa_2\[680] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:dataa_1\[681] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:dataa_0\[682] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:datab_3\[683] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:datab_2\[684] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:datab_1\[685] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_3:g2:a0:datab_0\[686] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_23\[735] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_22\[736] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_21\[737] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_20\[738] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_19\[739] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_18\[740] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_17\[741] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_16\[742] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_15\[743] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_14\[744] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_13\[745] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_12\[746] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_11\[747] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_10\[748] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_9\[749] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_8\[750] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_7\[751] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_6\[752] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_5\[753] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_4\[754] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_3\[755] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODIN4_3\[756] = Tri_Data_3[366]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_2\[757] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODIN4_2\[758] = Tri_Data_2[373]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_1\[759] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODIN4_1\[760] = Tri_Data_1[375]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:a_0\[761] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODIN4_0\[762] = Tri_Data_0[377]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[892] = one[5]
Removing Lhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[893] = one[5]
Removing Lhs of wire Net_342[895] = one[5]
Removing Rhs of wire duration_6[897] = \Control_Reg_1:control_out_6\[1207]
Removing Rhs of wire duration_6[897] = \Control_Reg_1:control_6\[1211]
Removing Lhs of wire \Linear_Counter_1:cmp_vi_vv_MODGEN_5\[898] = \Linear_Counter_1:MODULE_5:g2:a0:gta_0\[984]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_6\[899] = \Linear_Counter_1:MODULE_6:g2:a0:d_6\[1138]
Removing Rhs of wire duration_5[901] = \Control_Reg_1:control_out_5\[1206]
Removing Rhs of wire duration_5[901] = \Control_Reg_1:control_5\[1212]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_5\[902] = \Linear_Counter_1:MODULE_6:g2:a0:d_5\[1139]
Removing Rhs of wire duration_4[904] = \Control_Reg_1:control_out_4\[1205]
Removing Rhs of wire duration_4[904] = \Control_Reg_1:control_4\[1213]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_4\[905] = \Linear_Counter_1:MODULE_6:g2:a0:d_4\[1140]
Removing Rhs of wire duration_3[907] = \Control_Reg_1:control_out_3\[1204]
Removing Rhs of wire duration_3[907] = \Control_Reg_1:control_3\[1214]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_3\[908] = \Linear_Counter_1:MODULE_6:g2:a0:d_3\[1141]
Removing Rhs of wire duration_2[910] = \Control_Reg_1:control_out_2\[1203]
Removing Rhs of wire duration_2[910] = \Control_Reg_1:control_2\[1215]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_2\[911] = \Linear_Counter_1:MODULE_6:g2:a0:d_2\[1142]
Removing Rhs of wire duration_1[913] = \Control_Reg_1:control_out_1\[1202]
Removing Rhs of wire duration_1[913] = \Control_Reg_1:control_1\[1216]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_1\[914] = \Linear_Counter_1:MODULE_6:g2:a0:d_1\[1143]
Removing Rhs of wire duration_0[916] = \Control_Reg_1:control_out_0\[1201]
Removing Rhs of wire duration_0[916] = \Control_Reg_1:control_0\[1217]
Removing Lhs of wire \Linear_Counter_1:sub_vi_vv_MODGEN_6_0\[917] = \Linear_Counter_1:MODULE_6:g2:a0:d_0\[1144]
Removing Rhs of wire Net_329[918] = \Control_Reg_1:control_out_7\[1208]
Removing Rhs of wire Net_329[918] = \Control_Reg_1:control_7\[1210]
Removing Lhs of wire \Linear_Counter_1:halt_flag\\R\[919] = zero[8]
Removing Lhs of wire Net_287[920] = zero[8]
Removing Lhs of wire \Linear_Counter_1:halt_flag\\S\[921] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_6\[922] = \Linear_Counter_1:MODIN5_6\[923]
Removing Lhs of wire \Linear_Counter_1:MODIN5_6\[923] = \Linear_Counter_1:counter_6\[894]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_5\[924] = \Linear_Counter_1:MODIN5_5\[925]
Removing Lhs of wire \Linear_Counter_1:MODIN5_5\[925] = \Linear_Counter_1:counter_5\[900]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_4\[926] = \Linear_Counter_1:MODIN5_4\[927]
Removing Lhs of wire \Linear_Counter_1:MODIN5_4\[927] = \Linear_Counter_1:counter_4\[903]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_3\[928] = \Linear_Counter_1:MODIN5_3\[929]
Removing Lhs of wire \Linear_Counter_1:MODIN5_3\[929] = \Linear_Counter_1:counter_3\[906]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_2\[930] = \Linear_Counter_1:MODIN5_2\[931]
Removing Lhs of wire \Linear_Counter_1:MODIN5_2\[931] = \Linear_Counter_1:counter_2\[909]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_1\[932] = \Linear_Counter_1:MODIN5_1\[933]
Removing Lhs of wire \Linear_Counter_1:MODIN5_1\[933] = \Linear_Counter_1:counter_1\[912]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:aa_0\[934] = \Linear_Counter_1:MODIN5_0\[935]
Removing Lhs of wire \Linear_Counter_1:MODIN5_0\[935] = \Linear_Counter_1:counter_0\[915]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_6\[936] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_5\[937] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_4\[938] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_3\[939] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_2\[940] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_1\[941] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:bb_0\[942] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_6\[943] = \Linear_Counter_1:counter_6\[894]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_5\[944] = \Linear_Counter_1:counter_5\[900]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_4\[945] = \Linear_Counter_1:counter_4\[903]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_3\[946] = \Linear_Counter_1:counter_3\[906]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_2\[947] = \Linear_Counter_1:counter_2\[909]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_1\[948] = \Linear_Counter_1:counter_1\[912]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newa_0\[949] = \Linear_Counter_1:counter_0\[915]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_6\[950] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_5\[951] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_4\[952] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_3\[953] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_2\[954] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_1\[955] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:newb_0\[956] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_6\[957] = \Linear_Counter_1:counter_6\[894]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_5\[958] = \Linear_Counter_1:counter_5\[900]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_4\[959] = \Linear_Counter_1:counter_4\[903]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_3\[960] = \Linear_Counter_1:counter_3\[906]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_2\[961] = \Linear_Counter_1:counter_2\[909]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_1\[962] = \Linear_Counter_1:counter_1\[912]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:dataa_0\[963] = \Linear_Counter_1:counter_0\[915]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_6\[964] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_5\[965] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_4\[966] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_3\[967] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_2\[968] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_1\[969] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_5:g2:a0:datab_0\[970] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_23\[1025] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_22\[1026] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_21\[1027] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_20\[1028] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_19\[1029] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_18\[1030] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_17\[1031] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_16\[1032] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_15\[1033] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_14\[1034] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_13\[1035] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_12\[1036] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_11\[1037] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_10\[1038] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_9\[1039] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_8\[1040] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_7\[1041] = zero[8]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_6\[1042] = \Linear_Counter_1:counter_6\[894]
Removing Lhs of wire \Linear_Counter_1:MODIN6_6\[1043] = \Linear_Counter_1:counter_6\[894]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_5\[1044] = \Linear_Counter_1:counter_5\[900]
Removing Lhs of wire \Linear_Counter_1:MODIN6_5\[1045] = \Linear_Counter_1:counter_5\[900]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_4\[1046] = \Linear_Counter_1:counter_4\[903]
Removing Lhs of wire \Linear_Counter_1:MODIN6_4\[1047] = \Linear_Counter_1:counter_4\[903]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_3\[1048] = \Linear_Counter_1:counter_3\[906]
Removing Lhs of wire \Linear_Counter_1:MODIN6_3\[1049] = \Linear_Counter_1:counter_3\[906]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_2\[1050] = \Linear_Counter_1:counter_2\[909]
Removing Lhs of wire \Linear_Counter_1:MODIN6_2\[1051] = \Linear_Counter_1:counter_2\[909]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_1\[1052] = \Linear_Counter_1:counter_1\[912]
Removing Lhs of wire \Linear_Counter_1:MODIN6_1\[1053] = \Linear_Counter_1:counter_1\[912]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:a_0\[1054] = \Linear_Counter_1:counter_0\[915]
Removing Lhs of wire \Linear_Counter_1:MODIN6_0\[1055] = \Linear_Counter_1:counter_0\[915]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1182] = one[5]
Removing Lhs of wire \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1183] = one[5]
Removing Lhs of wire \VDAC8_Noise:Net_83\[1185] = zero[8]
Removing Lhs of wire \VDAC8_Noise:Net_81\[1186] = zero[8]
Removing Lhs of wire \VDAC8_Noise:Net_82\[1187] = zero[8]
Removing Lhs of wire \Control_Reg_1:clk\[1199] = zero[8]
Removing Lhs of wire \Control_Reg_1:rst\[1200] = zero[8]
Removing Rhs of wire Net_361[1223] = \MIDI1_UART:BUART:tx_interrupt_out\[1244]
Removing Rhs of wire Net_362[1227] = \MIDI1_UART:BUART:rx_interrupt_out\[1245]
Removing Lhs of wire \MIDI1_UART:Net_61\[1228] = \MIDI1_UART:Net_9\[1225]
Removing Lhs of wire \MIDI1_UART:BUART:tx_hd_send_break\[1232] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:HalfDuplexSend\[1233] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_1\[1234] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_0\[1235] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_2\[1236] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_1\[1237] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_0\[1238] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark\[1239] = zero[8]
Removing Rhs of wire \MIDI1_UART:BUART:tx_bitclk_enable_pre\[1249] = \MIDI1_UART:BUART:tx_bitclk_dp\[1285]
Removing Lhs of wire \MIDI1_UART:BUART:tx_counter_tc\[1295] = \MIDI1_UART:BUART:tx_counter_dp\[1286]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_6\[1296] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_5\[1297] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_4\[1298] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_1\[1300] = \MIDI1_UART:BUART:tx_fifo_empty\[1263]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_3\[1302] = \MIDI1_UART:BUART:tx_fifo_notfull\[1262]
Removing Lhs of wire \MIDI1_UART:BUART:rx_count7_bit8_wire\[1362] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[1370] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[1381]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[1372] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1382]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[1373] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1398]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1374] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1412]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[1375] = \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_1\[1376]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_1\[1376] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[1377] = \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_0\[1378]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN9_0\[1378] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1384] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1385] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1386] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN10_1\[1387] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1388] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN10_0\[1389] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1390] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1391] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1392] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1393] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1394] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1395] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1400] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN11_1\[1401] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1402] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN11_0\[1403] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1404] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1405] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1406] = \MIDI1_UART:BUART:pollcount_1\[1368]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1407] = \MIDI1_UART:BUART:pollcount_0\[1371]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1408] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1409] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_1\[1416] = zero[8]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_2\[1417] = \MIDI1_UART:BUART:rx_parity_error_status\[1418]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_3\[1419] = \MIDI1_UART:BUART:rx_stop_bit_error\[1420]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:cmp_vv_vv_MODGEN_11\[1430] = \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_0\[1479]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:cmp_vv_vv_MODGEN_12\[1434] = \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xneq\[1501]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_6\[1435] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_5\[1436] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_4\[1437] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_3\[1438] = \MIDI1_UART:BUART:sRX:MODIN12_6\[1439]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN12_6\[1439] = \MIDI1_UART:BUART:rx_count_6\[1357]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_2\[1440] = \MIDI1_UART:BUART:sRX:MODIN12_5\[1441]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN12_5\[1441] = \MIDI1_UART:BUART:rx_count_5\[1358]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_1\[1442] = \MIDI1_UART:BUART:sRX:MODIN12_4\[1443]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN12_4\[1443] = \MIDI1_UART:BUART:rx_count_4\[1359]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newa_0\[1444] = \MIDI1_UART:BUART:sRX:MODIN12_3\[1445]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN12_3\[1445] = \MIDI1_UART:BUART:rx_count_3\[1360]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_6\[1446] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_5\[1447] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_4\[1448] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_3\[1449] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_2\[1450] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_1\[1451] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:newb_0\[1452] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1453] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1454] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1455] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1456] = \MIDI1_UART:BUART:rx_count_6\[1357]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1457] = \MIDI1_UART:BUART:rx_count_5\[1358]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1458] = \MIDI1_UART:BUART:rx_count_4\[1359]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1459] = \MIDI1_UART:BUART:rx_count_3\[1360]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_6\[1460] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_5\[1461] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_4\[1462] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_3\[1463] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_2\[1464] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_1\[1465] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:datab_0\[1466] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:newa_0\[1481] = \MIDI1_UART:BUART:rx_postpoll\[1316]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:newb_0\[1482] = \MIDI1_UART:BUART:rx_parity_bit\[1433]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1483] = \MIDI1_UART:BUART:rx_postpoll\[1316]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:datab_0\[1484] = \MIDI1_UART:BUART:rx_parity_bit\[1433]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1485] = \MIDI1_UART:BUART:rx_postpoll\[1316]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1486] = \MIDI1_UART:BUART:rx_parity_bit\[1433]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1488] = one[5]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1489] = \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1487]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1490] = \MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1487]
Removing Lhs of wire tmpOE__MIDI_IN1_net_0[1512] = one[5]
Removing Lhs of wire tmpOE__MIDI_OUT1_net_0[1517] = one[5]
Removing Lhs of wire \USBMIDI_1:tmpOE__Dm_net_0\[1526] = one[5]
Removing Lhs of wire \USBMIDI_1:tmpOE__Dp_net_0\[1533] = one[5]
Removing Lhs of wire Net_393[1585] = zero[8]
Removing Lhs of wire Net_431[1591] = one[5]
Removing Rhs of wire period_10[1602] = \Control_Reg_3:control_out_2\[1888]
Removing Rhs of wire period_10[1602] = \Control_Reg_3:control_2\[1897]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_10\[1603] = \clock_divider_2:MODULE_13:g2:a0:d_10\[1798]
Removing Rhs of wire period_9[1604] = \Control_Reg_3:control_out_1\[1889]
Removing Rhs of wire period_9[1604] = \Control_Reg_3:control_1\[1898]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_9\[1605] = \clock_divider_2:MODULE_13:g2:a0:d_9\[1799]
Removing Rhs of wire period_8[1606] = \Control_Reg_3:control_out_0\[1890]
Removing Rhs of wire period_8[1606] = \Control_Reg_3:control_0\[1899]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_8\[1607] = \clock_divider_2:MODULE_13:g2:a0:d_8\[1800]
Removing Rhs of wire period_7[1608] = \Control_Reg_2:control_out_7\[1859]
Removing Rhs of wire period_7[1608] = \Control_Reg_2:control_7\[1868]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_7\[1609] = \clock_divider_2:MODULE_13:g2:a0:d_7\[1801]
Removing Rhs of wire period_6[1610] = \Control_Reg_2:control_out_6\[1860]
Removing Rhs of wire period_6[1610] = \Control_Reg_2:control_6\[1869]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_6\[1611] = \clock_divider_2:MODULE_13:g2:a0:d_6\[1802]
Removing Rhs of wire period_5[1612] = \Control_Reg_2:control_out_5\[1861]
Removing Rhs of wire period_5[1612] = \Control_Reg_2:control_5\[1870]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_5\[1613] = \clock_divider_2:MODULE_13:g2:a0:d_5\[1803]
Removing Rhs of wire period_4[1614] = \Control_Reg_2:control_out_4\[1862]
Removing Rhs of wire period_4[1614] = \Control_Reg_2:control_4\[1871]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_4\[1615] = \clock_divider_2:MODULE_13:g2:a0:d_4\[1804]
Removing Rhs of wire period_3[1616] = \Control_Reg_2:control_out_3\[1863]
Removing Rhs of wire period_3[1616] = \Control_Reg_2:control_3\[1872]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_3\[1617] = \clock_divider_2:MODULE_13:g2:a0:d_3\[1805]
Removing Rhs of wire period_2[1618] = \Control_Reg_2:control_out_2\[1864]
Removing Rhs of wire period_2[1618] = \Control_Reg_2:control_2\[1873]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_2\[1619] = \clock_divider_2:MODULE_13:g2:a0:d_2\[1806]
Removing Rhs of wire period_1[1620] = \Control_Reg_2:control_out_1\[1865]
Removing Rhs of wire period_1[1620] = \Control_Reg_2:control_1\[1874]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_1\[1621] = \clock_divider_2:MODULE_13:g2:a0:d_1\[1807]
Removing Rhs of wire period_0[1622] = \Control_Reg_2:control_out_0\[1866]
Removing Rhs of wire period_0[1622] = \Control_Reg_2:control_0\[1875]
Removing Lhs of wire \clock_divider_2:sub_vi_vv_MODGEN_13_0\[1623] = \clock_divider_2:MODULE_13:g2:a0:d_0\[1808]
Removing Lhs of wire Net_430[1625] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_23\[1689] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_22\[1690] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_21\[1691] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_20\[1692] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_19\[1693] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_18\[1694] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_17\[1695] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_16\[1696] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_15\[1697] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_14\[1698] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_13\[1699] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_12\[1700] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_11\[1701] = zero[8]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_10\[1702] = \clock_divider_2:MODIN13_10\[1703]
Removing Lhs of wire \clock_divider_2:MODIN13_10\[1703] = \clock_divider_2:counter_10\[1590]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_9\[1704] = \clock_divider_2:MODIN13_9\[1705]
Removing Lhs of wire \clock_divider_2:MODIN13_9\[1705] = \clock_divider_2:counter_9\[1592]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_8\[1706] = \clock_divider_2:MODIN13_8\[1707]
Removing Lhs of wire \clock_divider_2:MODIN13_8\[1707] = \clock_divider_2:counter_8\[1593]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_7\[1708] = \clock_divider_2:MODIN13_7\[1709]
Removing Lhs of wire \clock_divider_2:MODIN13_7\[1709] = \clock_divider_2:counter_7\[1594]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_6\[1710] = \clock_divider_2:MODIN13_6\[1711]
Removing Lhs of wire \clock_divider_2:MODIN13_6\[1711] = \clock_divider_2:counter_6\[1595]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_5\[1712] = \clock_divider_2:MODIN13_5\[1713]
Removing Lhs of wire \clock_divider_2:MODIN13_5\[1713] = \clock_divider_2:counter_5\[1596]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_4\[1714] = \clock_divider_2:MODIN13_4\[1715]
Removing Lhs of wire \clock_divider_2:MODIN13_4\[1715] = \clock_divider_2:counter_4\[1597]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_3\[1716] = \clock_divider_2:MODIN13_3\[1717]
Removing Lhs of wire \clock_divider_2:MODIN13_3\[1717] = \clock_divider_2:counter_3\[1598]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_2\[1718] = \clock_divider_2:MODIN13_2\[1719]
Removing Lhs of wire \clock_divider_2:MODIN13_2\[1719] = \clock_divider_2:counter_2\[1599]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_1\[1720] = \clock_divider_2:MODIN13_1\[1721]
Removing Lhs of wire \clock_divider_2:MODIN13_1\[1721] = \clock_divider_2:counter_1\[1600]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:a_0\[1722] = \clock_divider_2:MODIN13_0\[1723]
Removing Lhs of wire \clock_divider_2:MODIN13_0\[1723] = \clock_divider_2:counter_0\[1601]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[1846] = one[5]
Removing Lhs of wire \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[1847] = one[5]
Removing Lhs of wire \Control_Reg_2:clk\[1857] = zero[8]
Removing Lhs of wire \Control_Reg_2:rst\[1858] = zero[8]
Removing Lhs of wire \Control_Reg_3:clk\[1876] = zero[8]
Removing Lhs of wire \Control_Reg_3:rst\[1877] = zero[8]
Removing Lhs of wire tmpOE__Pin_3_net_0[1901] = one[5]
Removing Lhs of wire \Control_Reg_4:clk\[1906] = zero[8]
Removing Lhs of wire \Control_Reg_4:rst\[1907] = zero[8]
Removing Rhs of wire Net_571_2[1918] = \Control_Reg_4:control_out_2\[1919]
Removing Rhs of wire Net_571_2[1918] = \Control_Reg_4:control_2\[1930]
Removing Rhs of wire Net_571_1[1920] = \Control_Reg_4:control_out_1\[1921]
Removing Rhs of wire Net_571_1[1920] = \Control_Reg_4:control_1\[1931]
Removing Rhs of wire Net_571_0[1922] = \Control_Reg_4:control_out_0\[1923]
Removing Rhs of wire Net_571_0[1922] = \Control_Reg_4:control_0\[1932]
Removing Lhs of wire tmpOE__Pin_2_net_0[1934] = one[5]
Removing Rhs of wire Net_529[1935] = \rectangle_generator:bSR:so_16_0\[2367]
Removing Lhs of wire period_11[1940] = zero[8]
Removing Rhs of wire \component01_1:period_shift_7\[1949] = \component01_1:shr_vv_vv_MODGEN_7_7\[1950]
Removing Rhs of wire \component01_1:period_shift_6\[1951] = \component01_1:shr_vv_vv_MODGEN_7_6\[1952]
Removing Rhs of wire \component01_1:period_shift_5\[1953] = \component01_1:shr_vv_vv_MODGEN_7_5\[1954]
Removing Rhs of wire \component01_1:period_shift_4\[1955] = \component01_1:shr_vv_vv_MODGEN_7_4\[1956]
Removing Rhs of wire \component01_1:period_shift_3\[1957] = \component01_1:shr_vv_vv_MODGEN_7_3\[1958]
Removing Rhs of wire \component01_1:period_shift_2\[1959] = \component01_1:shr_vv_vv_MODGEN_7_2\[1960]
Removing Rhs of wire \component01_1:period_shift_1\[1961] = \component01_1:shr_vv_vv_MODGEN_7_1\[1962]
Removing Rhs of wire \component01_1:period_shift_0\[1963] = \component01_1:shr_vv_vv_MODGEN_7_0\[1964]
Removing Rhs of wire period_shift_7[1969] = \component01_1:period_shift_7\[1949]
Removing Rhs of wire period_shift_6[1970] = \component01_1:period_shift_6\[1951]
Removing Rhs of wire period_shift_5[1971] = \component01_1:period_shift_5\[1953]
Removing Rhs of wire period_shift_4[1972] = \component01_1:period_shift_4\[1955]
Removing Rhs of wire period_shift_3[1973] = \component01_1:period_shift_3\[1957]
Removing Rhs of wire period_shift_2[1974] = \component01_1:period_shift_2\[1959]
Removing Rhs of wire period_shift_1[1975] = \component01_1:period_shift_1\[1961]
Removing Rhs of wire period_shift_0[1976] = \component01_1:period_shift_0\[1963]
Removing Lhs of wire \component01_1:MODULE_7:ax_11\[1977] = \component01_1:MODIN7_11\[1978]
Removing Lhs of wire \component01_1:MODIN7_11\[1978] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:ax_10\[1979] = \component01_1:MODIN7_10\[1980]
Removing Lhs of wire \component01_1:MODIN7_10\[1980] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:ax_9\[1981] = \component01_1:MODIN7_9\[1982]
Removing Lhs of wire \component01_1:MODIN7_9\[1982] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:ax_8\[1983] = \component01_1:MODIN7_8\[1984]
Removing Lhs of wire \component01_1:MODIN7_8\[1984] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:ax_7\[1985] = \component01_1:MODIN7_7\[1986]
Removing Lhs of wire \component01_1:MODIN7_7\[1986] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:ax_6\[1987] = \component01_1:MODIN7_6\[1988]
Removing Lhs of wire \component01_1:MODIN7_6\[1988] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:ax_5\[1989] = \component01_1:MODIN7_5\[1990]
Removing Lhs of wire \component01_1:MODIN7_5\[1990] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:ax_4\[1991] = \component01_1:MODIN7_4\[1992]
Removing Lhs of wire \component01_1:MODIN7_4\[1992] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:ax_3\[1993] = \component01_1:MODIN7_3\[1994]
Removing Lhs of wire \component01_1:MODIN7_3\[1994] = period_3[1616]
Removing Lhs of wire \component01_1:MODULE_7:ax_2\[1995] = \component01_1:MODIN7_2\[1996]
Removing Lhs of wire \component01_1:MODIN7_2\[1996] = period_2[1618]
Removing Lhs of wire \component01_1:MODULE_7:ax_1\[1997] = \component01_1:MODIN7_1\[1998]
Removing Lhs of wire \component01_1:MODIN7_1\[1998] = period_1[1620]
Removing Lhs of wire \component01_1:MODULE_7:ax_0\[1999] = \component01_1:MODIN7_0\[2000]
Removing Lhs of wire \component01_1:MODIN7_0\[2000] = period_0[1622]
Removing Lhs of wire \component01_1:MODULE_7:aa_11\[2001] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:aa_10\[2002] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:aa_9\[2003] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:aa_8\[2004] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:aa_7\[2005] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:aa_6\[2006] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:aa_5\[2007] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:aa_4\[2008] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:aa_3\[2009] = period_3[1616]
Removing Lhs of wire \component01_1:MODULE_7:aa_2\[2010] = period_2[1618]
Removing Lhs of wire \component01_1:MODULE_7:aa_1\[2011] = period_1[1620]
Removing Lhs of wire \component01_1:MODULE_7:aa_0\[2012] = period_0[1622]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:widthv_2\[2013] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:widthv_1\[2014] = one[5]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:widthv_0\[2015] = one[5]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:a_2\[2016] = \component01_1:MODIN8_2\[2017]
Removing Lhs of wire \component01_1:MODIN8_2\[2017] = Net_571_2[1918]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:a_1\[2018] = \component01_1:MODIN8_1\[2019]
Removing Lhs of wire \component01_1:MODIN8_1\[2019] = Net_571_1[1920]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:a_0\[2020] = \component01_1:MODIN8_0\[2021]
Removing Lhs of wire \component01_1:MODIN8_0\[2021] = Net_571_0[1922]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:b_2\[2022] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:b_1\[2023] = one[5]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:b_0\[2024] = one[5]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:albi_1\[2034] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:agbi_1\[2035] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:g0:u0:gti_0\[2043] = \component01_1:MODULE_7:g3:u0:g0:u0:gt_2\[2041]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:ok\[2052] = \component01_1:MODULE_7:g3:u0:def\[2049]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_0\[2053] = period_0[1622]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_1\[2054] = period_1[1620]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_2\[2055] = period_2[1618]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_3\[2056] = period_3[1616]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_4\[2057] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_5\[2058] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_6\[2059] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_7\[2060] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_12\[2065] = period_1[1620]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_13\[2066] = period_2[1618]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_14\[2067] = period_3[1616]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_15\[2068] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_16\[2069] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_17\[2070] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_18\[2071] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_19\[2072] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_24\[2077] = period_2[1618]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_25\[2078] = period_3[1616]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_26\[2079] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_27\[2080] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_28\[2081] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_29\[2082] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_30\[2083] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_31\[2084] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_36\[2089] = period_3[1616]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_37\[2090] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_38\[2091] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_39\[2092] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_40\[2093] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_41\[2094] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_42\[2095] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_43\[2096] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_48\[2101] = period_4[1614]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_49\[2102] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_50\[2103] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_51\[2104] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_52\[2105] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_53\[2106] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_54\[2107] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_55\[2108] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_60\[2113] = period_5[1612]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_61\[2114] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_62\[2115] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_63\[2116] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_64\[2117] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_65\[2118] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_66\[2119] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_67\[2120] = period_0[1622]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_72\[2125] = period_6[1610]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_73\[2126] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_74\[2127] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_75\[2128] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_76\[2129] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_77\[2130] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_78\[2131] = period_0[1622]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_79\[2132] = period_1[1620]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_84\[2137] = period_7[1608]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_85\[2138] = period_8[1606]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_86\[2139] = period_9[1604]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_87\[2140] = period_10[1602]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_88\[2141] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_89\[2142] = period_0[1622]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_90\[2143] = period_1[1620]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:barrel_91\[2144] = period_2[1618]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_11\[2221] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_10\[2222] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_9\[2223] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_8\[2224] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_7\[2225] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_6\[2226] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_5\[2227] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_4\[2228] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_3\[2229] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_2\[2230] = Net_571_2[1918]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_1\[2231] = Net_571_1[1920]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:distexp_0\[2232] = Net_571_0[1922]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:right_4\[2248] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:right_0\[2256] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_7\[2261] = \component01_1:MODULE_7:g3:u0:right_7\[2242]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_6\[2262] = \component01_1:MODULE_7:g3:u0:right_6\[2244]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_5\[2263] = \component01_1:MODULE_7:g3:u0:right_5\[2246]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_4\[2264] = zero[8]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_3\[2265] = \component01_1:MODULE_7:g3:u0:right_3\[2250]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_2\[2266] = \component01_1:MODULE_7:g3:u0:right_2\[2252]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_1\[2267] = \component01_1:MODULE_7:g3:u0:right_1\[2254]
Removing Lhs of wire \component01_1:MODULE_7:g3:u0:mask_0\[2268] = zero[8]
Removing Lhs of wire \Status_Reg_1:status_7\[2309] = period_shift_7[1969]
Removing Lhs of wire \Status_Reg_1:status_6\[2310] = period_shift_6[1970]
Removing Lhs of wire \Status_Reg_1:status_5\[2311] = period_shift_5[1971]
Removing Lhs of wire \Status_Reg_1:status_4\[2312] = period_shift_4[1972]
Removing Lhs of wire \Status_Reg_1:status_3\[2313] = period_shift_3[1973]
Removing Lhs of wire \Status_Reg_1:status_2\[2314] = period_shift_2[1974]
Removing Lhs of wire \Status_Reg_1:status_1\[2315] = period_shift_1[1975]
Removing Lhs of wire \Status_Reg_1:status_0\[2316] = period_shift_0[1976]
Removing Lhs of wire \rectangle_generator:Net_350\[2318] = zero[8]
Removing Lhs of wire \rectangle_generator:Net_1\[2319] = zero[8]
Removing Rhs of wire \rectangle_generator:bSR:ctrl_clk_enable\[2321] = \rectangle_generator:bSR:control_0\[2322]
Removing Lhs of wire \rectangle_generator:bSR:status_2\[2334] = zero[8]
Removing Lhs of wire Net_526[2335] = zero[8]
Removing Lhs of wire \rectangle_generator:bSR:status_0\[2336] = zero[8]
Removing Lhs of wire \rectangle_generator:bSR:final_load\[2337] = zero[8]
Removing Lhs of wire \rectangle_generator:bSR:status_1\[2338] = zero[8]
Removing Rhs of wire \rectangle_generator:bSR:status_3\[2339] = \rectangle_generator:bSR:f0_blk_stat_final\[2340]
Removing Rhs of wire \rectangle_generator:bSR:status_3\[2339] = \rectangle_generator:bSR:f0_blk_stat_16_1\[2350]
Removing Rhs of wire \rectangle_generator:bSR:status_4\[2341] = \rectangle_generator:bSR:f0_bus_stat_final\[2342]
Removing Rhs of wire \rectangle_generator:bSR:status_4\[2341] = \rectangle_generator:bSR:f0_bus_stat_16_1\[2351]
Removing Rhs of wire \rectangle_generator:bSR:status_5\[2343] = \rectangle_generator:bSR:f1_blk_stat_final\[2344]
Removing Rhs of wire \rectangle_generator:bSR:status_5\[2343] = \rectangle_generator:bSR:f1_blk_stat_16_1\[2352]
Removing Rhs of wire \rectangle_generator:bSR:status_6\[2345] = \rectangle_generator:bSR:f1_bus_stat_final\[2346]
Removing Rhs of wire \rectangle_generator:bSR:status_6\[2345] = \rectangle_generator:bSR:f1_bus_stat_16_1\[2353]
Removing Lhs of wire \rectangle_generator:bSR:store\[2355] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:prevCapture\\D\[2432] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:overflow_reg_i\\D\[2434] = \Length_Counter:CounterUDB:overflow\[179]
Removing Lhs of wire \Length_Counter:CounterUDB:underflow_reg_i\\D\[2435] = \Length_Counter:CounterUDB:underflow\[182]
Removing Lhs of wire \Length_Counter:CounterUDB:tc_reg_i\\D\[2436] = \Length_Counter:CounterUDB:reload_tc\[161]
Removing Lhs of wire \Length_Counter:CounterUDB:prevCompare\\D\[2437] = \Length_Counter:CounterUDB:cmp_out_i\[187]
Removing Lhs of wire \Length_Counter:CounterUDB:cmp_out_reg_i\\D\[2438] = \Length_Counter:CounterUDB:cmp_out_i\[187]
Removing Lhs of wire \Length_Counter:CounterUDB:count_stored_i\\D\[2439] = Length_Clk[194]
Removing Lhs of wire \Length_Counter_1:CounterUDB:prevCapture\\D\[2440] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:overflow_reg_i\\D\[2442] = \Length_Counter_1:CounterUDB:overflow\[285]
Removing Lhs of wire \Length_Counter_1:CounterUDB:underflow_reg_i\\D\[2443] = \Length_Counter_1:CounterUDB:underflow\[288]
Removing Lhs of wire \Length_Counter_1:CounterUDB:tc_reg_i\\D\[2444] = \Length_Counter_1:CounterUDB:reload_tc\[267]
Removing Lhs of wire \Length_Counter_1:CounterUDB:prevCompare\\D\[2445] = \Length_Counter_1:CounterUDB:cmp_out_i\[293]
Removing Lhs of wire \Length_Counter_1:CounterUDB:cmp_out_reg_i\\D\[2446] = \Length_Counter_1:CounterUDB:cmp_out_i\[293]
Removing Lhs of wire \Length_Counter_1:CounterUDB:count_stored_i\\D\[2447] = Length_Clk[194]
Removing Lhs of wire \MIDI1_UART:BUART:reset_reg\\D\[2461] = zero[8]
Removing Lhs of wire Net_357D[2466] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:rx_bitclk\\D\[2476] = \MIDI1_UART:BUART:rx_bitclk_pre\[1351]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_pre\\D\[2485] = \MIDI1_UART:BUART:rx_parity_error_pre\[1428]
Removing Lhs of wire \MIDI1_UART:BUART:rx_break_status\\D\[2486] = zero[8]
Removing Lhs of wire \Sampler_length_sweep:buffer_before\\D\[2490] = zero[8]
Removing Lhs of wire \Sampler_length_sweep:buffer_after\\D\[2491] = \Sampler_length_sweep:buffer_before\[1584]
Removing Lhs of wire \clock_divider_2:buffer_after\\D\[2504] = \clock_divider_2:buffer_before\[1647]
Removing Lhs of wire \rectangle_generator:bSR:load_reg\\D\[2505] = zero[8]

------------------------------------------------------
Aliased 0 equations, 695 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Length_Counter:CounterUDB:capt_either_edge\ <= (\Length_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:overflow\' (cost = 0):
\Length_Counter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:underflow\' (cost = 0):
\Length_Counter:CounterUDB:underflow\ <= (\Length_Counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:overflow_status\' (cost = 0):
\Length_Counter:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:underflow_status\' (cost = 1):
\Length_Counter:CounterUDB:underflow_status\ <= ((not \Length_Counter:CounterUDB:underflow_reg_i\ and \Length_Counter:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:counter_enable\' (cost = 1):
\Length_Counter:CounterUDB:counter_enable\ <= ((not \Length_Counter:CounterUDB:disable_run_i\ and \Length_Counter:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:cmp_out_i\' (cost = 1):
\Length_Counter:CounterUDB:cmp_out_i\ <= ((not \Length_Counter:CounterUDB:cmp_less\ and not \Length_Counter:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Length_Counter_1:CounterUDB:capt_either_edge\ <= (\Length_Counter_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:overflow\' (cost = 0):
\Length_Counter_1:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:underflow\' (cost = 0):
\Length_Counter_1:CounterUDB:underflow\ <= (\Length_Counter_1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:overflow_status\' (cost = 0):
\Length_Counter_1:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:underflow_status\' (cost = 1):
\Length_Counter_1:CounterUDB:underflow_status\ <= ((not \Length_Counter_1:CounterUDB:underflow_reg_i\ and \Length_Counter_1:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:counter_enable\' (cost = 1):
\Length_Counter_1:CounterUDB:counter_enable\ <= ((not \Length_Counter_1:CounterUDB:disable_run_i\ and \Length_Counter_1:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:cmp_out_i\' (cost = 1):
\Length_Counter_1:CounterUDB:cmp_out_i\ <= ((not \Length_Counter_1:CounterUDB:cmp_less\ and not \Length_Counter_1:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for 'Net_107' (cost = 4):
Net_107 <= ((Net_62 and Net_11));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_1:g2:a0:lta_3\' (cost = 0):
\Triangle_Gen_1:MODULE_1:g2:a0:lta_3\ <= (not Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_1:g2:a0:gta_3\' (cost = 0):
\Triangle_Gen_1:MODULE_1:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_1:g2:a0:lta_2\' (cost = 2):
\Triangle_Gen_1:MODULE_1:g2:a0:lta_2\ <= (not Tri_Data_2
	OR not Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_1:g2:a0:gta_2\' (cost = 0):
\Triangle_Gen_1:MODULE_1:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_1:g2:a0:lta_1\' (cost = 3):
\Triangle_Gen_1:MODULE_1:g2:a0:lta_1\ <= (not Tri_Data_1
	OR not Tri_Data_2
	OR not Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_1:g2:a0:gta_1\' (cost = 0):
\Triangle_Gen_1:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Virtual signal \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ with ( cost: 105 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ <= (not Tri_Data_0
	OR not Tri_Data_1
	OR not Tri_Data_2
	OR not Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Tri_Data_0);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:s_0\ <= (not Tri_Data_0);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_3:g2:a0:lta_3\' (cost = 0):
\Triangle_Gen_1:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_3:g2:a0:gta_3\' (cost = 0):
\Triangle_Gen_1:MODULE_3:g2:a0:gta_3\ <= (Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_3:g2:a0:lta_2\' (cost = 0):
\Triangle_Gen_1:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_3:g2:a0:gta_2\' (cost = 2):
\Triangle_Gen_1:MODULE_3:g2:a0:gta_2\ <= (Tri_Data_2
	OR Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Triangle_Gen_1:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_3:g2:a0:gta_1\' (cost = 3):
\Triangle_Gen_1:MODULE_3:g2:a0:gta_1\ <= (Tri_Data_1
	OR Tri_Data_2
	OR Tri_Data_3);

Note:  Virtual signal \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ with ( cost: 120 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ <= (Tri_Data_0
	OR Tri_Data_1
	OR Tri_Data_2
	OR Tri_Data_3);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not Tri_Data_0);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:d_0\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:d_0\ <= (not Tri_Data_0);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:lta_6\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:gta_6\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:gta_6\ <= (\Linear_Counter_1:counter_6\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:lta_5\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:gta_5\' (cost = 2):
\Linear_Counter_1:MODULE_5:g2:a0:gta_5\ <= (\Linear_Counter_1:counter_5\
	OR \Linear_Counter_1:counter_6\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:lta_4\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:gta_4\' (cost = 3):
\Linear_Counter_1:MODULE_5:g2:a0:gta_4\ <= (\Linear_Counter_1:counter_4\
	OR \Linear_Counter_1:counter_5\
	OR \Linear_Counter_1:counter_6\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:lta_3\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:gta_3\' (cost = 4):
\Linear_Counter_1:MODULE_5:g2:a0:gta_3\ <= (\Linear_Counter_1:counter_3\
	OR \Linear_Counter_1:counter_4\
	OR \Linear_Counter_1:counter_5\
	OR \Linear_Counter_1:counter_6\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:lta_2\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:gta_2\' (cost = 5):
\Linear_Counter_1:MODULE_5:g2:a0:gta_2\ <= (\Linear_Counter_1:counter_2\
	OR \Linear_Counter_1:counter_3\
	OR \Linear_Counter_1:counter_4\
	OR \Linear_Counter_1:counter_5\
	OR \Linear_Counter_1:counter_6\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:lta_1\' (cost = 0):
\Linear_Counter_1:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_5:g2:a0:gta_1\' (cost = 6):
\Linear_Counter_1:MODULE_5:g2:a0:gta_1\ <= (\Linear_Counter_1:counter_1\
	OR \Linear_Counter_1:counter_2\
	OR \Linear_Counter_1:counter_3\
	OR \Linear_Counter_1:counter_4\
	OR \Linear_Counter_1:counter_5\
	OR \Linear_Counter_1:counter_6\);

Note:  Virtual signal \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ with ( cost: 392 or cost_inv: 1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\ <= (\Linear_Counter_1:counter_0\
	OR \Linear_Counter_1:counter_1\
	OR \Linear_Counter_1:counter_2\
	OR \Linear_Counter_1:counter_3\
	OR \Linear_Counter_1:counter_4\
	OR \Linear_Counter_1:counter_5\
	OR \Linear_Counter_1:counter_6\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \Linear_Counter_1:counter_0\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_0\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:d_0\ <= (not \Linear_Counter_1:counter_0\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for 'Net_355' (cost = 0):
Net_355 <= (not \MIDI1_UART:BUART:txn\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI1_UART:BUART:rx_addressmatch\ <= (\MIDI1_UART:BUART:rx_addressmatch2\
	OR \MIDI1_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre\' (cost = 1):
\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\MIDI1_UART:BUART:rx_bitclk_pre16x\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and \MIDI1_UART:BUART:rx_count_1\ and \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_poll_bit1\' (cost = 1):
\MIDI1_UART:BUART:rx_poll_bit1\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_poll_bit2\' (cost = 1):
\MIDI1_UART:BUART:rx_poll_bit2\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:pollingrange\' (cost = 4):
\MIDI1_UART:BUART:pollingrange\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MIDI1_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \MIDI1_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\MIDI1_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \MIDI1_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\MIDI1_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\MIDI1_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\)
	OR (not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\MIDI1_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\MIDI1_UART:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\)
	OR (not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_433' (cost = 12):
Net_433 <= ((not period_10 and not period_9 and not period_8 and not period_7 and not period_6 and not period_5 and not period_4 and not period_3 and not period_2 and not period_1 and not period_0)
	OR (not \clock_divider_2:buffer_after\ and period_0 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_1 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_2 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_3 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_4 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_5 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_6 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_7 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_8 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_9 and \clock_divider_2:buffer_before\)
	OR (not \clock_divider_2:buffer_after\ and period_10 and \clock_divider_2:buffer_before\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_8\' (cost = 22):
\clock_divider_2:MODULE_13:g2:a0:d_8\ <= ((not \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ and \clock_divider_2:counter_8\)
	OR (not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \clock_divider_2:counter_0\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_0\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:d_0\ <= (not \clock_divider_2:counter_0\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:g0:u0:xnor_array_2\' (cost = 0):
\component01_1:MODULE_7:g3:u0:g0:u0:xnor_array_2\ <= (not Net_571_2);

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:g0:u0:xnor_array_1\' (cost = 0):
\component01_1:MODULE_7:g3:u0:g0:u0:xnor_array_1\ <= (Net_571_1);

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:g0:u0:gt_0\' (cost = 0):
\component01_1:MODULE_7:g3:u0:g0:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:g0:u0:gt_1\' (cost = 0):
\component01_1:MODULE_7:g3:u0:g0:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:g0:u0:gt_2\' (cost = 0):
\component01_1:MODULE_7:g3:u0:g0:u0:gt_2\ <= (Net_571_2);

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:g0:u0:agbi_0\' (cost = 0):
\component01_1:MODULE_7:g3:u0:g0:u0:agbi_0\ <= (Net_571_2);

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_7\' (cost = 7):
\component01_1:MODULE_7:g3:u0:output_7\ <= ((period_2 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_1 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_0 and Net_571_2 and Net_571_0)
	OR (not Net_571_2 and period_10 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_9 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_8 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_7));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_6\' (cost = 7):
\component01_1:MODULE_7:g3:u0:output_6\ <= ((period_1 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_0 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and not Net_571_0 and period_10 and Net_571_2)
	OR (not Net_571_2 and period_9 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_8 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_7 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_6));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_5\' (cost = 7):
\component01_1:MODULE_7:g3:u0:output_5\ <= ((period_0 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_1 and period_10 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_9 and Net_571_2)
	OR (not Net_571_2 and period_8 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_7 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_6 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_5));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_4\' (cost = 7):
\component01_1:MODULE_7:g3:u0:output_4\ <= ((not Net_571_0 and period_10 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_9 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_8 and Net_571_2)
	OR (not Net_571_2 and period_7 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_6 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_5 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_4));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_3\' (cost = 8):
\component01_1:MODULE_7:g3:u0:output_3\ <= ((period_10 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_9 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_8 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_7 and Net_571_2)
	OR (not Net_571_2 and period_6 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_5 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_4 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_3));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_2\' (cost = 8):
\component01_1:MODULE_7:g3:u0:output_2\ <= ((period_9 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_8 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_7 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_6 and Net_571_2)
	OR (not Net_571_2 and period_5 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_4 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_3 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_2));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_1\' (cost = 8):
\component01_1:MODULE_7:g3:u0:output_1\ <= ((period_8 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_7 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_6 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_5 and Net_571_2)
	OR (not Net_571_2 and period_4 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_3 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_2 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_1));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:output_0\' (cost = 8):
\component01_1:MODULE_7:g3:u0:output_0\ <= ((period_7 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_6 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_5 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_4 and Net_571_2)
	OR (not Net_571_2 and period_3 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_2 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_0));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:right_7\' (cost = 14):
\component01_1:MODULE_7:g3:u0:right_7\ <= ((Net_571_2 and Net_571_0)
	OR (Net_571_2 and Net_571_1));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:right_6\' (cost = 14):
\component01_1:MODULE_7:g3:u0:right_6\ <= ((Net_571_2 and Net_571_1));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:right_5\' (cost = 21):
\component01_1:MODULE_7:g3:u0:right_5\ <= ((Net_571_2 and Net_571_1 and Net_571_0));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:right_3\' (cost = 0):
\component01_1:MODULE_7:g3:u0:right_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:right_2\' (cost = 0):
\component01_1:MODULE_7:g3:u0:right_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:right_1\' (cost = 0):
\component01_1:MODULE_7:g3:u0:right_1\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Length_Counter:CounterUDB:reload_tc\' (cost = 0):
\Length_Counter:CounterUDB:reload_tc\ <= (\Length_Counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Length_Counter_1:CounterUDB:reload_tc\' (cost = 0):
\Length_Counter_1:CounterUDB:reload_tc\ <= (\Length_Counter_1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Tri_Data_1 and Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:s_1\' (cost = 2):
\Triangle_Gen_1:MODULE_2:g2:a0:s_1\ <= ((not Tri_Data_0 and Tri_Data_1)
	OR (not Tri_Data_1 and Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:d_1\' (cost = 2):
\Triangle_Gen_1:MODULE_4:g2:a0:d_1\ <= ((Tri_Data_1 and Tri_Data_0)
	OR (not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_1\' (cost = 2):
\Linear_Counter_1:MODULE_6:g2:a0:d_1\ <= ((\Linear_Counter_1:counter_1\ and \Linear_Counter_1:counter_0\)
	OR (not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \MIDI1_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:pollcount_1\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_9\' (cost = 33):
\clock_divider_2:MODULE_13:g2:a0:d_9\ <= ((not \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ and \clock_divider_2:counter_9\)
	OR (\clock_divider_2:counter_9\ and \clock_divider_2:counter_8\)
	OR (not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_1\' (cost = 22):
\clock_divider_2:MODULE_13:g2:a0:d_1\ <= ((\clock_divider_2:counter_1\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 1):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((not \clock_divider_2:counter_10\ and not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:def\' (cost = 0):
\component01_1:MODULE_7:g3:u0:def\ <= (not Net_571_2);

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_7\' (cost = 4):
\component01_1:MODULE_7:g3:u0:loutput_7\ <= ((not Net_571_2 and period_10 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_9 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_8 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_7));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_6\' (cost = 5):
\component01_1:MODULE_7:g3:u0:loutput_6\ <= ((not Net_571_1 and not Net_571_0 and period_10 and Net_571_2)
	OR (not Net_571_2 and period_9 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_8 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_7 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_6));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_5\' (cost = 6):
\component01_1:MODULE_7:g3:u0:loutput_5\ <= ((not Net_571_1 and period_10 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_9 and Net_571_2)
	OR (not Net_571_2 and period_8 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_7 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_6 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_5));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_4\' (cost = 7):
\component01_1:MODULE_7:g3:u0:loutput_4\ <= ((not Net_571_0 and period_10 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_9 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_8 and Net_571_2)
	OR (not Net_571_2 and period_7 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_6 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_5 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_4));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_3\' (cost = 8):
\component01_1:MODULE_7:g3:u0:loutput_3\ <= ((period_10 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_9 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_8 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_7 and Net_571_2)
	OR (not Net_571_2 and period_6 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_5 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_4 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_3));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_2\' (cost = 8):
\component01_1:MODULE_7:g3:u0:loutput_2\ <= ((period_9 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_8 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_7 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_6 and Net_571_2)
	OR (not Net_571_2 and period_5 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_4 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_3 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_2));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_1\' (cost = 8):
\component01_1:MODULE_7:g3:u0:loutput_1\ <= ((period_8 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_7 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_6 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_5 and Net_571_2)
	OR (not Net_571_2 and period_4 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_3 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_2 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_1));

Note:  Expanding virtual equation for '\component01_1:MODULE_7:g3:u0:loutput_0\' (cost = 8):
\component01_1:MODULE_7:g3:u0:loutput_0\ <= ((period_7 and Net_571_2 and Net_571_1 and Net_571_0)
	OR (not Net_571_0 and period_6 and Net_571_2 and Net_571_1)
	OR (not Net_571_1 and period_5 and Net_571_2 and Net_571_0)
	OR (not Net_571_1 and not Net_571_0 and period_4 and Net_571_2)
	OR (not Net_571_2 and period_3 and Net_571_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_0 and period_2 and Net_571_1)
	OR (not Net_571_2 and not Net_571_1 and period_1 and Net_571_0)
	OR (not Net_571_2 and not Net_571_1 and not Net_571_0 and period_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Tri_Data_2 and Tri_Data_1 and Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:s_2\' (cost = 3):
\Triangle_Gen_1:MODULE_2:g2:a0:s_2\ <= ((not Tri_Data_1 and Tri_Data_2)
	OR (not Tri_Data_0 and Tri_Data_2)
	OR (not Tri_Data_2 and Tri_Data_1 and Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Tri_Data_3 and Tri_Data_2 and Tri_Data_1 and Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:d_2\' (cost = 3):
\Triangle_Gen_1:MODULE_4:g2:a0:d_2\ <= ((Tri_Data_2 and Tri_Data_1)
	OR (Tri_Data_2 and Tri_Data_0)
	OR (not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not Tri_Data_3 and not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_2\' (cost = 3):
\Linear_Counter_1:MODULE_6:g2:a0:d_2\ <= ((\Linear_Counter_1:counter_2\ and \Linear_Counter_1:counter_1\)
	OR (\Linear_Counter_1:counter_2\ and \Linear_Counter_1:counter_0\)
	OR (not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_postpoll\' (cost = 72):
\MIDI1_UART:BUART:rx_postpoll\ <= (\MIDI1_UART:BUART:pollcount_1\
	OR (Net_360 and \MIDI1_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \MIDI1_UART:BUART:pollcount_1\ and not Net_360 and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (\MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_360 and \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \MIDI1_UART:BUART:pollcount_1\ and not Net_360 and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (\MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_360 and \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_10\' (cost = 44):
\clock_divider_2:MODULE_13:g2:a0:d_10\ <= ((not \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ and \clock_divider_2:counter_10\)
	OR (\clock_divider_2:counter_10\ and \clock_divider_2:counter_9\)
	OR (\clock_divider_2:counter_10\ and \clock_divider_2:counter_8\)
	OR (not \clock_divider_2:counter_10\ and not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_2\' (cost = 33):
\clock_divider_2:MODULE_13:g2:a0:d_2\ <= ((\clock_divider_2:counter_2\ and \clock_divider_2:counter_1\)
	OR (\clock_divider_2:counter_2\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 1):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <= ((not \clock_divider_2:counter_10\ and not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:s_3\' (cost = 4):
\Triangle_Gen_1:MODULE_2:g2:a0:s_3\ <= ((not Tri_Data_2 and Tri_Data_3)
	OR (not Tri_Data_1 and Tri_Data_3)
	OR (not Tri_Data_0 and Tri_Data_3)
	OR (not Tri_Data_3 and Tri_Data_2 and Tri_Data_1 and Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:d_3\' (cost = 4):
\Triangle_Gen_1:MODULE_4:g2:a0:d_3\ <= ((Tri_Data_3 and Tri_Data_2)
	OR (Tri_Data_3 and Tri_Data_1)
	OR (Tri_Data_3 and Tri_Data_0)
	OR (not Tri_Data_3 and not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not Tri_Data_3 and not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_3\' (cost = 4):
\Linear_Counter_1:MODULE_6:g2:a0:d_3\ <= ((\Linear_Counter_1:counter_3\ and \Linear_Counter_1:counter_2\)
	OR (\Linear_Counter_1:counter_3\ and \Linear_Counter_1:counter_1\)
	OR (\Linear_Counter_1:counter_3\ and \Linear_Counter_1:counter_0\)
	OR (not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_3\' (cost = 44):
\clock_divider_2:MODULE_13:g2:a0:d_3\ <= ((\clock_divider_2:counter_3\ and \clock_divider_2:counter_2\)
	OR (\clock_divider_2:counter_3\ and \clock_divider_2:counter_1\)
	OR (\clock_divider_2:counter_3\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 1):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <= ((not \clock_divider_2:counter_10\ and not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not Tri_Data_3 and not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \Linear_Counter_1:counter_4\ and not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_4\' (cost = 5):
\Linear_Counter_1:MODULE_6:g2:a0:d_4\ <= ((\Linear_Counter_1:counter_4\ and \Linear_Counter_1:counter_3\)
	OR (\Linear_Counter_1:counter_4\ and \Linear_Counter_1:counter_2\)
	OR (\Linear_Counter_1:counter_4\ and \Linear_Counter_1:counter_1\)
	OR (\Linear_Counter_1:counter_4\ and \Linear_Counter_1:counter_0\)
	OR (not \Linear_Counter_1:counter_4\ and not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_4\' (cost = 55):
\clock_divider_2:MODULE_13:g2:a0:d_4\ <= ((\clock_divider_2:counter_4\ and \clock_divider_2:counter_3\)
	OR (\clock_divider_2:counter_4\ and \clock_divider_2:counter_2\)
	OR (\clock_divider_2:counter_4\ and \clock_divider_2:counter_1\)
	OR (\clock_divider_2:counter_4\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 1):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <= ((not \clock_divider_2:counter_10\ and not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not Tri_Data_3 and not Tri_Data_2 and not Tri_Data_1 and not Tri_Data_0));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \Linear_Counter_1:counter_5\ and not \Linear_Counter_1:counter_4\ and not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_5\' (cost = 6):
\Linear_Counter_1:MODULE_6:g2:a0:d_5\ <= ((\Linear_Counter_1:counter_5\ and \Linear_Counter_1:counter_4\)
	OR (\Linear_Counter_1:counter_5\ and \Linear_Counter_1:counter_3\)
	OR (\Linear_Counter_1:counter_5\ and \Linear_Counter_1:counter_2\)
	OR (\Linear_Counter_1:counter_5\ and \Linear_Counter_1:counter_1\)
	OR (\Linear_Counter_1:counter_5\ and \Linear_Counter_1:counter_0\)
	OR (not \Linear_Counter_1:counter_5\ and not \Linear_Counter_1:counter_4\ and not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \Linear_Counter_1:counter_6\ and not \Linear_Counter_1:counter_5\ and not \Linear_Counter_1:counter_4\ and not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \clock_divider_2:counter_5\ and not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_5\' (cost = 66):
\clock_divider_2:MODULE_13:g2:a0:d_5\ <= ((\clock_divider_2:counter_5\ and \clock_divider_2:counter_4\)
	OR (\clock_divider_2:counter_5\ and \clock_divider_2:counter_3\)
	OR (\clock_divider_2:counter_5\ and \clock_divider_2:counter_2\)
	OR (\clock_divider_2:counter_5\ and \clock_divider_2:counter_1\)
	OR (\clock_divider_2:counter_5\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_5\ and not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 1):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <= ((not \clock_divider_2:counter_10\ and not \clock_divider_2:counter_9\ and not \clock_divider_2:counter_8\ and \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:d_6\' (cost = 7):
\Linear_Counter_1:MODULE_6:g2:a0:d_6\ <= ((\Linear_Counter_1:counter_6\ and \Linear_Counter_1:counter_5\)
	OR (\Linear_Counter_1:counter_6\ and \Linear_Counter_1:counter_4\)
	OR (\Linear_Counter_1:counter_6\ and \Linear_Counter_1:counter_3\)
	OR (\Linear_Counter_1:counter_6\ and \Linear_Counter_1:counter_2\)
	OR (\Linear_Counter_1:counter_6\ and \Linear_Counter_1:counter_1\)
	OR (\Linear_Counter_1:counter_6\ and \Linear_Counter_1:counter_0\)
	OR (not \Linear_Counter_1:counter_6\ and not \Linear_Counter_1:counter_5\ and not \Linear_Counter_1:counter_4\ and not \Linear_Counter_1:counter_3\ and not \Linear_Counter_1:counter_2\ and not \Linear_Counter_1:counter_1\ and not \Linear_Counter_1:counter_0\));

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \clock_divider_2:counter_6\ and not \clock_divider_2:counter_5\ and not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_6\' (cost = 77):
\clock_divider_2:MODULE_13:g2:a0:d_6\ <= ((\clock_divider_2:counter_6\ and \clock_divider_2:counter_5\)
	OR (\clock_divider_2:counter_6\ and \clock_divider_2:counter_4\)
	OR (\clock_divider_2:counter_6\ and \clock_divider_2:counter_3\)
	OR (\clock_divider_2:counter_6\ and \clock_divider_2:counter_2\)
	OR (\clock_divider_2:counter_6\ and \clock_divider_2:counter_1\)
	OR (\clock_divider_2:counter_6\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_6\ and not \clock_divider_2:counter_5\ and not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\clock_divider_2:MODULE_13:g2:a0:d_7\' (cost = 88):
\clock_divider_2:MODULE_13:g2:a0:d_7\ <= ((\clock_divider_2:counter_7\ and \clock_divider_2:counter_6\)
	OR (\clock_divider_2:counter_7\ and \clock_divider_2:counter_5\)
	OR (\clock_divider_2:counter_7\ and \clock_divider_2:counter_4\)
	OR (\clock_divider_2:counter_7\ and \clock_divider_2:counter_3\)
	OR (\clock_divider_2:counter_7\ and \clock_divider_2:counter_2\)
	OR (\clock_divider_2:counter_7\ and \clock_divider_2:counter_1\)
	OR (\clock_divider_2:counter_7\ and \clock_divider_2:counter_0\)
	OR (not \clock_divider_2:counter_7\ and not \clock_divider_2:counter_6\ and not \clock_divider_2:counter_5\ and not \clock_divider_2:counter_4\ and not \clock_divider_2:counter_3\ and not \clock_divider_2:counter_2\ and not \clock_divider_2:counter_1\ and not \clock_divider_2:counter_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 215 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Length_Counter:CounterUDB:hwCapture\ to zero
Aliasing \Length_Counter:CounterUDB:overflow_status\ to zero
Aliasing \Length_Counter:CounterUDB:overflow\ to zero
Aliasing \Length_Counter_1:CounterUDB:hwCapture\ to zero
Aliasing \Length_Counter_1:CounterUDB:overflow_status\ to zero
Aliasing \Length_Counter_1:CounterUDB:overflow\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_6\ to zero
Aliasing \clock_divider_2:counter_10\\R\ to zero
Aliasing \clock_divider_2:counter_10\\S\ to zero
Aliasing \clock_divider_2:counter_9\\R\ to zero
Aliasing \clock_divider_2:counter_9\\S\ to zero
Aliasing \clock_divider_2:counter_8\\R\ to zero
Aliasing \clock_divider_2:counter_8\\S\ to zero
Aliasing \clock_divider_2:counter_7\\R\ to zero
Aliasing \clock_divider_2:counter_7\\S\ to zero
Aliasing \clock_divider_2:counter_6\\R\ to zero
Aliasing \clock_divider_2:counter_6\\S\ to zero
Aliasing \clock_divider_2:counter_5\\R\ to zero
Aliasing \clock_divider_2:counter_5\\S\ to zero
Aliasing \clock_divider_2:counter_4\\R\ to zero
Aliasing \clock_divider_2:counter_4\\S\ to zero
Aliasing \clock_divider_2:counter_3\\R\ to zero
Aliasing \clock_divider_2:counter_3\\S\ to zero
Aliasing \clock_divider_2:counter_2\\R\ to zero
Aliasing \clock_divider_2:counter_2\\S\ to zero
Aliasing \clock_divider_2:counter_1\\R\ to zero
Aliasing \clock_divider_2:counter_1\\S\ to zero
Aliasing \clock_divider_2:counter_0\\R\ to zero
Aliasing \clock_divider_2:counter_0\\S\ to zero
Aliasing \MIDI1_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Length_Counter:CounterUDB:hwCapture\[158] = zero[8]
Removing Rhs of wire \Length_Counter:CounterUDB:reload\[159] = \Length_Counter:CounterUDB:status_1\[169]
Removing Lhs of wire \Length_Counter:CounterUDB:overflow_status\[164] = zero[8]
Removing Lhs of wire \Length_Counter:CounterUDB:overflow\[179] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:hwCapture\[264] = zero[8]
Removing Rhs of wire \Length_Counter_1:CounterUDB:reload\[265] = \Length_Counter_1:CounterUDB:status_1\[275]
Removing Lhs of wire \Length_Counter_1:CounterUDB:overflow_status\[270] = zero[8]
Removing Lhs of wire \Length_Counter_1:CounterUDB:overflow\[285] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[636] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[646] = zero[8]
Removing Lhs of wire \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[656] = zero[8]
Removing Rhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[863] = \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\[872]
Removing Rhs of wire \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[873] = \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\[882]
Removing Rhs of wire \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1153] = \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\[1162]
Removing Rhs of wire \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1163] = \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\[1172]
Removing Rhs of wire \MIDI1_UART:BUART:rx_bitclk_enable\[1315] = \MIDI1_UART:BUART:rx_bitclk\[1363]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_0\[1414] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_6\[1423] = zero[8]
Removing Rhs of wire Net_367[1518] = \MIDI1_UART:BUART:txn\[1243]
Removing Lhs of wire \clock_divider_2:counter_10\\R\[1624] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_10\\S\[1626] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_9\\R\[1627] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_9\\S\[1628] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_8\\R\[1629] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_8\\S\[1630] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_7\\R\[1631] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_7\\S\[1632] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_6\\R\[1633] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_6\\S\[1634] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_5\\R\[1635] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_5\\S\[1636] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_4\\R\[1637] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_4\\S\[1638] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_3\\R\[1639] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_3\\S\[1640] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_2\\R\[1641] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_2\\S\[1642] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_1\\R\[1643] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_1\\S\[1644] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_0\\R\[1645] = zero[8]
Removing Lhs of wire \clock_divider_2:counter_0\\S\[1646] = zero[8]
Removing Rhs of wire \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[1817] = \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\[1826]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\[2468] = \MIDI1_UART:BUART:tx_ctrl_mark_last\[1306]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_status\\D\[2480] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_status\\D\[2481] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:rx_addr_match_status\\D\[2483] = zero[8]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_pre\\D\[2484] = \MIDI1_UART:BUART:rx_markspace_pre\[1427]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_bit\\D\[2489] = \MIDI1_UART:BUART:rx_parity_bit\[1433]

------------------------------------------------------
Aliased 0 equations, 48 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\MIDI1_UART:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \MIDI1_UART:BUART:rx_parity_bit\ and Net_360 and \MIDI1_UART:BUART:pollcount_0\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not Net_360 and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:rx_parity_bit\ and \MIDI1_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -dcpsoc3 APU2A03.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.678ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 25 July 2017 10:20:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj -d CY8C5868AXI-LP035 APU2A03.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Triangle_Gen_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \Triangle_Gen_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \Linear_Counter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \Length_Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Length_Counter:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Length_Counter_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Length_Counter_1:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_357 from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Sampler_length_sweep:buffer_before\ from registered to combinatorial
    Converted constant MacroCell: \rectangle_generator:bSR:load_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_179'. Fanout=41, Signal=Clock179
    Digital Clock 1: Automatic-assigning  clock 'DAC_Clk'. Fanout=1, Signal=DAC_Clock
    Digital Clock 2: Automatic-assigning  clock 'MIDI1_UART_IntClock'. Fanout=1, Signal=\MIDI1_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LFSR:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: Clock_179 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \LFSR:enable_final\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_179, EnableOut: \LFSR:enable_final\:macrocell.q
    UDB Clk/Enable \LFSR:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: Clock_179 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_179, EnableOut: Constant 1
    UDB Clk/Enable \Length_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_179 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_179, EnableOut: Constant 1
    UDB Clk/Enable \Length_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_179 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_179, EnableOut: Constant 1
    UDB Clk/Enable \Length_Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_179 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_179, EnableOut: Constant 1
    UDB Clk/Enable \Length_Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_179 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_179, EnableOut: Constant 1
    UDB Clk/Enable \MIDI1_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: MIDI1_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MIDI1_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \rectangle_generator:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_525:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_525__SYNC:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 9 pin(s) will be assigned a location by the fitter: \USBMIDI_1:Dm(0)\, \USBMIDI_1:Dp(0)\, MIDI_IN1(0), MIDI_OUT1(0), Noise_Out(0), Pin_1(0), Pin_2(0), Pin_3(0), Pin_6(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Length_Counter_1:CounterUDB:count_stored_i\, Duplicate of \Length_Counter:CounterUDB:count_stored_i\ 
    MacroCell: Name=\Length_Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Length_Clk
        );
        Output = \Length_Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    Removing Net_11, Duplicate of \Length_Counter:CounterUDB:underflow_reg_i\ 
    MacroCell: Name=Net_11, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\
        );
        Output = Net_11 (fanout=4)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \MIDI1_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI1_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_mark\ (fanout=0)

    Removing \clock_divider_2:counter_9_split_1\, Duplicate of \clock_divider_2:counter_8_split_1\ 
    MacroCell: Name=\clock_divider_2:counter_9_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \clock_divider_2:counter_8\
            + !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \clock_divider_2:counter_9_split_1\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Length_Clk ,
            pad => Pin_1(0)_PAD );

    Pin : Name = Noise_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Noise_Out(0)__PA ,
            analog_term => Net_315 ,
            pad => Noise_Out(0)_PAD );

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            fb => Net_205 ,
            pad => Pin_6(0)_PAD );

    Pin : Name = MIDI_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_IN1(0)__PA ,
            fb => Net_360 ,
            pad => MIDI_IN1(0)_PAD );

    Pin : Name = MIDI_OUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT1(0)__PA ,
            input => Net_367 ,
            pad => MIDI_OUT1(0)_PAD );

    Pin : Name = \USBMIDI_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBMIDI_1:Dm(0)\__PA ,
            analog_term => \USBMIDI_1:Net_597\ ,
            pad => \USBMIDI_1:Dm(0)_PAD\ );

    Pin : Name = \USBMIDI_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBMIDI_1:Dp(0)\__PA ,
            analog_term => \USBMIDI_1:Net_1000\ ,
            pad => \USBMIDI_1:Dp(0)_PAD\ );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_449 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_529 ,
            pad => Pin_2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\clock_divider_2:counter_10_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              \clock_divider_2:counter_9\
            + \clock_divider_2:counter_8\
            + !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \clock_divider_2:counter_10_split_1\ (fanout=1)

    MacroCell: Name=\LFSR:enable_final\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LFSR:control_0\ * Net_1
        );
        Output = \LFSR:enable_final\ (fanout=4)

    MacroCell: Name=\Length_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter:CounterUDB:cmp_less\ * 
              !\Length_Counter:CounterUDB:cmp_equal\ * 
              !\Length_Counter:CounterUDB:prevCompare\
        );
        Output = \Length_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Length_Counter:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\ * 
              !\Length_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\Length_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:control_7\ * 
              !\Length_Counter:CounterUDB:disable_run_i\ * 
              !\Length_Counter:CounterUDB:count_stored_i\ * Length_Clk
        );
        Output = \Length_Counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Length_Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter_1:CounterUDB:cmp_less\ * 
              !\Length_Counter_1:CounterUDB:cmp_equal\ * 
              !\Length_Counter_1:CounterUDB:prevCompare\
        );
        Output = \Length_Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Length_Counter_1:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter_1:CounterUDB:reload\ * 
              !\Length_Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter_1:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\Length_Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter:CounterUDB:count_stored_i\ * Length_Clk * 
              \Length_Counter_1:CounterUDB:control_7\ * 
              !\Length_Counter_1:CounterUDB:disable_run_i\
        );
        Output = \Length_Counter_1:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=audio_out_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_3
        );
        Output = audio_out_7 (fanout=1)

    MacroCell: Name=audio_out_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_2
        );
        Output = audio_out_6 (fanout=1)

    MacroCell: Name=audio_out_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_1
        );
        Output = audio_out_5 (fanout=1)

    MacroCell: Name=audio_out_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_0
        );
        Output = audio_out_4 (fanout=1)

    MacroCell: Name=\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Tri_Data_3 * Tri_Data_2 * Tri_Data_1 * Tri_Data_0
        );
        Output = \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Tri_Data_3 * !Tri_Data_2 * !Tri_Data_1 * !Tri_Data_0
        );
        Output = \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Linear_Counter_1:MODULE_5:g2:a0:gta_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Linear_Counter_1:counter_6\ * !\Linear_Counter_1:counter_5\ * 
              !\Linear_Counter_1:counter_4\ * !\Linear_Counter_1:counter_3\ * 
              !\Linear_Counter_1:counter_2\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\
        );
        Output = \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MIDI1_UART:BUART:pollcount_1\
            + \MIDI1_UART:BUART:pollcount_0\ * Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_525, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clock_divider_2:buffer_before\ * 
              !\clock_divider_2:buffer_after\ * Clock179_local
            + Net_525_split
        );
        Output = Net_525 (fanout=1)

    MacroCell: Name=\clock_divider_2:counter_8_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \clock_divider_2:counter_8\
            + !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \clock_divider_2:counter_8_split_1\ (fanout=2)

    MacroCell: Name=\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=5)

    MacroCell: Name=period_shift_7, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_10 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_9 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_8 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_7 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_7 (fanout=1)

    MacroCell: Name=period_shift_6, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_9 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_8 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_7 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_6 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_6 (fanout=1)

    MacroCell: Name=period_shift_5, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_8 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_7 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_6 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_5 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_5 (fanout=1)

    MacroCell: Name=period_shift_4, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_7 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_6 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_5 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_4 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_4 (fanout=1)

    MacroCell: Name=period_shift_3, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_6 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_5 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_4 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_3 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_3 (fanout=1)

    MacroCell: Name=period_shift_2, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_5 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_4 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_3 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_2 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_2 (fanout=1)

    MacroCell: Name=period_shift_1, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_4 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_3 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_2 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_1 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_1 (fanout=1)

    MacroCell: Name=period_shift_0, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_3 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_2 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_1 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_0 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_0 (fanout=1)

    MacroCell: Name=\clock_divider_2:counter_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_8
        );
        Output = \clock_divider_2:counter_8_split\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=3)

    MacroCell: Name=\Length_Counter:CounterUDB:disable_run_i\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\ * 
              !\Length_Counter:CounterUDB:disable_run_i\ * 
              !\Length_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Length_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\
        );
        Output = \Length_Counter:CounterUDB:underflow_reg_i\ (fanout=6)

    MacroCell: Name=Net_525_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !period_10 * !period_9 * !period_8 * !period_7 * !period_6 * 
              !period_5 * !period_4 * !period_3 * !period_2 * !period_1 * 
              !period_0 * Clock179_local
        );
        Output = Net_525_split (fanout=1)

    MacroCell: Name=\Length_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter:CounterUDB:cmp_less\ * 
              !\Length_Counter:CounterUDB:cmp_equal\
        );
        Output = \Length_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Length_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Length_Clk
        );
        Output = \Length_Counter:CounterUDB:count_stored_i\ (fanout=2)

    MacroCell: Name=\Length_Counter_1:CounterUDB:disable_run_i\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter_1:CounterUDB:reload\ * 
              !\Length_Counter_1:CounterUDB:disable_run_i\ * 
              !\Length_Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter_1:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Length_Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter_1:CounterUDB:reload\
        );
        Output = \Length_Counter_1:CounterUDB:underflow_reg_i\ (fanout=2)

    MacroCell: Name=\Length_Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter_1:CounterUDB:cmp_less\ * 
              !\Length_Counter_1:CounterUDB:cmp_equal\
        );
        Output = \Length_Counter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\clock_divider_2:counter_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_10
        );
        Output = \clock_divider_2:counter_10_split\ (fanout=1)

    MacroCell: Name=Tri_Data_3, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !Tri_Data_2 * !Tri_Data_1 * !Tri_Data_0 * 
              \Triangle_Gen_1:mode\ * \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
            + Net_262 * Tri_Data_2 * Tri_Data_1 * Tri_Data_0 * 
              !\Triangle_Gen_1:mode\ * \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
        );
        Output = Tri_Data_3 (fanout=2)

    MacroCell: Name=Tri_Data_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !Tri_Data_1 * !Tri_Data_0 * \Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
            + Net_262 * Tri_Data_1 * Tri_Data_0 * !\Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
        );
        Output = Tri_Data_2 (fanout=3)

    MacroCell: Name=Tri_Data_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !Tri_Data_0 * \Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
            + Net_262 * Tri_Data_0 * !\Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
        );
        Output = Tri_Data_1 (fanout=4)

    MacroCell: Name=Tri_Data_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !\Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
            + Net_262 * \Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
        );
        Output = Tri_Data_0 (fanout=5)

    MacroCell: Name=\Triangle_Gen_1:mode\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !\Triangle_Gen_1:mode\ * 
              !\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
            + Net_262 * \Triangle_Gen_1:mode\ * 
              !\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
        );
        Output = \Triangle_Gen_1:mode\ (fanout=5)

    MacroCell: Name=\Linear_Counter_1:counter_6\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:counter_6\ * \Linear_Counter_1:halt_flag\ * 
              duration_6
            + \Linear_Counter_1:counter_6\ * \Linear_Counter_1:halt_flag\ * 
              !duration_6
            + !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_5\ * 
              !\Linear_Counter_1:counter_4\ * !\Linear_Counter_1:counter_3\ * 
              !\Linear_Counter_1:counter_2\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
        );
        Output = \Linear_Counter_1:counter_6\ (fanout=2)

    MacroCell: Name=\Linear_Counter_1:halt_flag\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Linear_Counter_1:halt_flag\ * Net_329
        );
        Output = \Linear_Counter_1:halt_flag\ (fanout=8)

    MacroCell: Name=\Linear_Counter_1:counter_5\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_4\ * 
              !\Linear_Counter_1:counter_3\ * !\Linear_Counter_1:counter_2\ * 
              !\Linear_Counter_1:counter_1\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_5\ * 
              duration_5
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_5\ * 
              !duration_5
        );
        Output = \Linear_Counter_1:counter_5\ (fanout=3)

    MacroCell: Name=\Linear_Counter_1:counter_4\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_3\ * 
              !\Linear_Counter_1:counter_2\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_4\ * 
              duration_4
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_4\ * 
              !duration_4
        );
        Output = \Linear_Counter_1:counter_4\ (fanout=4)

    MacroCell: Name=\Linear_Counter_1:counter_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_2\ * 
              !\Linear_Counter_1:counter_1\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_3\ * 
              duration_3
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_3\ * 
              !duration_3
        );
        Output = \Linear_Counter_1:counter_3\ (fanout=5)

    MacroCell: Name=\Linear_Counter_1:counter_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_2\ * 
              duration_2
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_2\ * 
              !duration_2
        );
        Output = \Linear_Counter_1:counter_2\ (fanout=6)

    MacroCell: Name=\Linear_Counter_1:counter_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_1\ * 
              duration_1
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_1\ * 
              !duration_1
        );
        Output = \Linear_Counter_1:counter_1\ (fanout=7)

    MacroCell: Name=\Linear_Counter_1:counter_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + !\Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_0\ * 
              !\Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * duration_0
        );
        Output = \Linear_Counter_1:counter_0\ (fanout=8)

    MacroCell: Name=Net_367, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_bitclk\ * 
              Net_367
            + \MIDI1_UART:BUART:tx_state_2\ * Net_367
        );
        Output = Net_367 (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * !Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\ * 
              !Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              \MIDI1_UART:BUART:pollcount_0\ * Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_1\ * !Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\MIDI1_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\ * Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_0\ * !Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\clock_divider_2:counter_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_9
        );
        Output = \clock_divider_2:counter_9_split\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * !Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\clock_divider_2:counter_10\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * 
              \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \clock_divider_2:counter_10_split\
            + \clock_divider_2:counter_10_split_1\
        );
        Output = \clock_divider_2:counter_10\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_9\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_9_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + \clock_divider_2:counter_8\ * 
              !\clock_divider_2:counter_9_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\clock_divider_2:counter_9_split\ * 
              !\clock_divider_2:counter_8_split_1\
        );
        Output = \clock_divider_2:counter_9\ (fanout=16)

    MacroCell: Name=\clock_divider_2:counter_8\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * 
              !\clock_divider_2:counter_8_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + !\clock_divider_2:counter_8\ * 
              !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\clock_divider_2:counter_8_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + \clock_divider_2:counter_8\ * 
              \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\clock_divider_2:counter_8_split\ * 
              !\clock_divider_2:counter_8_split_1\
        );
        Output = \clock_divider_2:counter_8\ (fanout=17)

    MacroCell: Name=\clock_divider_2:counter_7\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \clock_divider_2:counter_10\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_9\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_8\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_7
        );
        Output = \clock_divider_2:counter_7\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_6\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \clock_divider_2:counter_10\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_9\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_8\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_7\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\ * 
              period_6
        );
        Output = \clock_divider_2:counter_6\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_5\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !period_5
            + \clock_divider_2:counter_4\
            + \clock_divider_2:counter_3\
            + \clock_divider_2:counter_2\
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_5\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !period_4
            + \clock_divider_2:counter_3\
            + \clock_divider_2:counter_2\
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_4\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_3\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !period_3
            + \clock_divider_2:counter_2\
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_3\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !period_2
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_2\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_1\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !period_1
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_1\ (fanout=15)

    MacroCell: Name=\clock_divider_2:counter_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * !period_0
        );
        Output = \clock_divider_2:counter_0\ (fanout=15)

    MacroCell: Name=\clock_divider_2:buffer_before\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:buffer_before\ (fanout=2)

    MacroCell: Name=\clock_divider_2:buffer_after\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock_divider_2:buffer_before\
        );
        Output = \clock_divider_2:buffer_after\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LFSR:sC16:PRSdp:u0\
        PORT MAP (
            clock => Clock179 ,
            cs_addr_0 => \LFSR:enable_final\ ,
            chain_out => \LFSR:sC16:PRSdp:carry\ ,
            clk_en => \LFSR:enable_final\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LFSR:enable_final\)
        Next in chain : \LFSR:sC16:PRSdp:u1\

    datapathcell: Name =\LFSR:sC16:PRSdp:u1\
        PORT MAP (
            clock => Clock179 ,
            cs_addr_0 => \LFSR:enable_final\ ,
            cmsb_comb => Net_62 ,
            chain_in => \LFSR:sC16:PRSdp:carry\ ,
            clk_en => \LFSR:enable_final\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000110101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LFSR:enable_final\)
        Previous in chain : \LFSR:sC16:PRSdp:u0\

    datapathcell: Name =\Length_Counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Clock179 ,
            cs_addr_1 => \Length_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Length_Counter:CounterUDB:reload\ ,
            z0_comb => \Length_Counter:CounterUDB:reload\ ,
            ce1_comb => \Length_Counter:CounterUDB:cmp_equal\ ,
            cl1_comb => \Length_Counter:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Length_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Length_Counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Length_Counter_1:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Clock179 ,
            cs_addr_1 => \Length_Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Length_Counter_1:CounterUDB:reload\ ,
            z0_comb => \Length_Counter_1:CounterUDB:reload\ ,
            ce1_comb => \Length_Counter_1:CounterUDB:cmp_equal\ ,
            cl1_comb => \Length_Counter_1:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Length_Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Length_Counter_1:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
            route_si => \MIDI1_UART:BUART:rx_postpoll\ ,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\rectangle_generator:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \rectangle_generator:bSR:ctrl_clk_enable\ ,
            so_comb => Net_529 ,
            chain_out => \rectangle_generator:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_525__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_525__SYNC_OUT)
        Next in chain : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\rectangle_generator:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \rectangle_generator:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \rectangle_generator:bSR:status_4\ ,
            f0_blk_stat_comb => \rectangle_generator:bSR:status_3\ ,
            f1_bus_stat_comb => \rectangle_generator:bSR:status_6\ ,
            f1_blk_stat_comb => \rectangle_generator:bSR:status_5\ ,
            chain_in => \rectangle_generator:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_525__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_525__SYNC_OUT)
        Previous in chain : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_7 => period_shift_7 ,
            status_6 => period_shift_6 ,
            status_5 => period_shift_5 ,
            status_4 => period_shift_4 ,
            status_3 => period_shift_3 ,
            status_2 => period_shift_2 ,
            status_1 => period_shift_1 ,
            status_0 => period_shift_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Length_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Clock179 ,
            status_6 => \Length_Counter:CounterUDB:status_6\ ,
            status_5 => \Length_Counter:CounterUDB:status_5\ ,
            status_3 => \Length_Counter:CounterUDB:underflow_status\ ,
            status_1 => \Length_Counter:CounterUDB:reload\ ,
            status_0 => \Length_Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Length_Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Clock179 ,
            status_6 => \Length_Counter_1:CounterUDB:status_6\ ,
            status_5 => \Length_Counter_1:CounterUDB:status_5\ ,
            status_3 => \Length_Counter_1:CounterUDB:underflow_status\ ,
            status_1 => \Length_Counter_1:CounterUDB:reload\ ,
            status_0 => \Length_Counter_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
            interrupt => Net_361 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
            interrupt => Net_362 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\rectangle_generator:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \rectangle_generator:bSR:status_6\ ,
            status_5 => \rectangle_generator:bSR:status_5\ ,
            status_4 => \rectangle_generator:bSR:status_4\ ,
            status_3 => \rectangle_generator:bSR:status_3\ ,
            clk_en => Net_525__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_525__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =MIDI_IN1(0)_SYNC
        PORT MAP (
            in => Net_360 ,
            out => Net_360_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_525__SYNC
        PORT MAP (
            in => Net_525 ,
            out => Net_525__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LFSR:ClkSp:CtrlReg\
        PORT MAP (
            clock => Clock179 ,
            control_7 => \LFSR:control_7\ ,
            control_6 => \LFSR:control_6\ ,
            control_5 => \LFSR:control_5\ ,
            control_4 => \LFSR:control_4\ ,
            control_3 => \LFSR:control_3\ ,
            control_2 => \LFSR:control_2\ ,
            control_1 => \LFSR:control_1\ ,
            control_0 => \LFSR:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Length_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Clock179 ,
            control_7 => \Length_Counter:CounterUDB:control_7\ ,
            control_6 => \Length_Counter:CounterUDB:control_6\ ,
            control_5 => \Length_Counter:CounterUDB:control_5\ ,
            control_4 => \Length_Counter:CounterUDB:control_4\ ,
            control_3 => \Length_Counter:CounterUDB:control_3\ ,
            control_2 => \Length_Counter:CounterUDB:control_2\ ,
            control_1 => \Length_Counter:CounterUDB:control_1\ ,
            control_0 => \Length_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Length_Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Clock179 ,
            control_7 => \Length_Counter_1:CounterUDB:control_7\ ,
            control_6 => \Length_Counter_1:CounterUDB:control_6\ ,
            control_5 => \Length_Counter_1:CounterUDB:control_5\ ,
            control_4 => \Length_Counter_1:CounterUDB:control_4\ ,
            control_3 => \Length_Counter_1:CounterUDB:control_3\ ,
            control_2 => \Length_Counter_1:CounterUDB:control_2\ ,
            control_1 => \Length_Counter_1:CounterUDB:control_1\ ,
            control_0 => \Length_Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_329 ,
            control_6 => duration_6 ,
            control_5 => duration_5 ,
            control_4 => duration_4 ,
            control_3 => duration_3 ,
            control_2 => duration_2 ,
            control_1 => duration_1 ,
            control_0 => duration_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => period_7 ,
            control_6 => period_6 ,
            control_5 => period_5 ,
            control_4 => period_4 ,
            control_3 => period_3 ,
            control_2 => period_2 ,
            control_1 => period_1 ,
            control_0 => period_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_3:control_7\ ,
            control_6 => \Control_Reg_3:control_6\ ,
            control_5 => \Control_Reg_3:control_5\ ,
            control_4 => \Control_Reg_3:control_4\ ,
            control_3 => \Control_Reg_3:control_3\ ,
            control_2 => period_10 ,
            control_1 => period_9 ,
            control_0 => period_8 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_4:control_7\ ,
            control_6 => \Control_Reg_4:control_6\ ,
            control_5 => \Control_Reg_4:control_5\ ,
            control_4 => \Control_Reg_4:control_4\ ,
            control_3 => \Control_Reg_4:control_3\ ,
            control_2 => Net_571_2 ,
            control_1 => Net_571_1 ,
            control_0 => Net_571_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\rectangle_generator:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \rectangle_generator:bSR:control_7\ ,
            control_6 => \rectangle_generator:bSR:control_6\ ,
            control_5 => \rectangle_generator:bSR:control_5\ ,
            control_4 => \rectangle_generator:bSR:control_4\ ,
            control_3 => \rectangle_generator:bSR:control_3\ ,
            control_2 => \rectangle_generator:bSR:control_2\ ,
            control_1 => \rectangle_generator:bSR:control_1\ ,
            control_0 => \rectangle_generator:bSR:ctrl_clk_enable\ ,
            clk_en => Net_525__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_525__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\volume_generator:Counter7\
        PORT MAP (
            clock => Clock179 ,
            enable => Net_243 ,
            count_6 => oData_6 ,
            count_5 => oData_5 ,
            count_4 => oData_4 ,
            count_3 => oData_3 ,
            count_2 => oData_2 ,
            count_1 => oData_1 ,
            count_0 => oData_0 ,
            tc => Net_168 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Noise_Vol_Clk_Div:Counter7\
        PORT MAP (
            clock => Clock179 ,
            enable => Net_205 ,
            count_6 => Net_177_6 ,
            count_5 => Net_177_5 ,
            count_4 => Net_177_4 ,
            count_3 => Net_177_3 ,
            count_2 => Net_177_2 ,
            count_1 => Net_177_1 ,
            count_0 => Net_177_0 ,
            tc => Net_243 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Count7_1:Counter7\
        PORT MAP (
            clock => Clock179 ,
            enable => Net_386 ,
            count_6 => Net_390_6 ,
            count_5 => Net_390_5 ,
            count_4 => Net_390_4 ,
            count_3 => Net_390_3 ,
            count_2 => Net_390_2 ,
            count_1 => Net_390_1 ,
            count_0 => Net_390_0 ,
            tc => Net_391 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            load => \MIDI1_UART:BUART:rx_counter_load\ ,
            count_6 => \MIDI1_UART:BUART:rx_count_6\ ,
            count_5 => \MIDI1_UART:BUART:rx_count_5\ ,
            count_4 => \MIDI1_UART:BUART:rx_count_4\ ,
            count_3 => \MIDI1_UART:BUART:rx_count_3\ ,
            count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
            tc => \MIDI1_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Count7_2:Counter7\
        PORT MAP (
            clock => Clock179 ,
            count_6 => Net_428_6 ,
            count_5 => Net_428_5 ,
            count_4 => Net_428_4 ,
            count_3 => Net_428_3 ,
            count_2 => Net_428_2 ,
            count_1 => Net_428_1 ,
            count_0 => Net_428_0 ,
            tc => Net_449 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_361 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_362 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:dp_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:ep_2\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:ep_1\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:ep_0\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:bus_reset\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:arb_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBMIDI_1:sof_int\
        PORT MAP (
            interrupt => Net_368 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   12 :   60 :   72 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   87 :  105 :  192 : 45.31 %
  Unique P-terms              :  170 :  214 :  384 : 44.27 %
  Total P-terms               :  194 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :   13 :   11 :   24 : 54.17 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.363ms
Tech Mapping phase: Elapsed time ==> 0s.450ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : Noise_Out(0)
IO_7@[IOP=(15)][IoId=(7)] : \USBMIDI_1:Dm(0)\
IO_6@[IOP=(15)][IoId=(6)] : \USBMIDI_1:Dp(0)\
USB[0]@[FFB(USB,0)] : \USBMIDI_1:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_Noise:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(0)][IoId=(5)] : Noise_Out(0)
IO_7@[IOP=(15)][IoId=(7)] : \USBMIDI_1:Dm(0)\
IO_6@[IOP=(15)][IoId=(6)] : \USBMIDI_1:Dp(0)\
USB[0]@[FFB(USB,0)] : \USBMIDI_1:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_Noise:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_315 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_p4_0
    p4_0
  }
  Net: \VDAC8_Noise:Net_77\ {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_315
  agl4_x_vidac_2_vout                              -> Net_315
  agl4                                             -> Net_315
  agl4_x_p4_0                                      -> Net_315
  p4_0                                             -> Net_315
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.09
                   Pterms :            4.33
               Macrocells :            2.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      12.59 :       3.95
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_367, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_bitclk\ * 
              Net_367
            + \MIDI1_UART:BUART:tx_state_2\ * Net_367
        );
        Output = Net_367 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
        interrupt => Net_361 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        load => \MIDI1_UART:BUART:rx_counter_load\ ,
        count_6 => \MIDI1_UART:BUART:rx_count_6\ ,
        count_5 => \MIDI1_UART:BUART:rx_count_5\ ,
        count_4 => \MIDI1_UART:BUART:rx_count_4\ ,
        count_3 => \MIDI1_UART:BUART:rx_count_3\ ,
        count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
        tc => \MIDI1_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_10\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * 
              \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \clock_divider_2:counter_10_split\
            + \clock_divider_2:counter_10_split_1\
        );
        Output = \clock_divider_2:counter_10\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clock_divider_2:counter_9\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_9_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + \clock_divider_2:counter_8\ * 
              !\clock_divider_2:counter_9_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\clock_divider_2:counter_9_split\ * 
              !\clock_divider_2:counter_8_split_1\
        );
        Output = \clock_divider_2:counter_9\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_10_split_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              \clock_divider_2:counter_9\
            + \clock_divider_2:counter_8\
            + !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \clock_divider_2:counter_10_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clock_divider_2:counter_8_split_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \clock_divider_2:counter_8\
            + !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \clock_divider_2:counter_8_split_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * !Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\ * 
              !Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\ * Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_0\ * !Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              \MIDI1_UART:BUART:pollcount_0\ * Net_360_SYNCOUT
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_1\ * !Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

synccell: Name =MIDI_IN1(0)_SYNC
    PORT MAP (
        in => Net_360 ,
        out => Net_360_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Linear_Counter_1:counter_6\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:counter_6\ * \Linear_Counter_1:halt_flag\ * 
              duration_6
            + \Linear_Counter_1:counter_6\ * \Linear_Counter_1:halt_flag\ * 
              !duration_6
            + !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_5\ * 
              !\Linear_Counter_1:counter_4\ * !\Linear_Counter_1:counter_3\ * 
              !\Linear_Counter_1:counter_2\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
        );
        Output = \Linear_Counter_1:counter_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Linear_Counter_1:MODULE_5:g2:a0:gta_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Linear_Counter_1:counter_6\ * !\Linear_Counter_1:counter_5\ * 
              !\Linear_Counter_1:counter_4\ * !\Linear_Counter_1:counter_3\ * 
              !\Linear_Counter_1:counter_2\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\
        );
        Output = \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Linear_Counter_1:counter_5\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_4\ * 
              !\Linear_Counter_1:counter_3\ * !\Linear_Counter_1:counter_2\ * 
              !\Linear_Counter_1:counter_1\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_5\ * 
              duration_5
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_5\ * 
              !duration_5
        );
        Output = \Linear_Counter_1:counter_5\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Linear_Counter_1:counter_4\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_3\ * 
              !\Linear_Counter_1:counter_2\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_4\ * 
              duration_4
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_4\ * 
              !duration_4
        );
        Output = \Linear_Counter_1:counter_4\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Linear_Counter_1:counter_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_2\ * 
              !\Linear_Counter_1:counter_1\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_3\ * 
              duration_3
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_3\ * 
              !duration_3
        );
        Output = \Linear_Counter_1:counter_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Linear_Counter_1:halt_flag\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Linear_Counter_1:halt_flag\ * Net_329
        );
        Output = \Linear_Counter_1:halt_flag\ (fanout=8)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_329 ,
        control_6 => duration_6 ,
        control_5 => duration_5 ,
        control_4 => duration_4 ,
        control_3 => duration_3 ,
        control_2 => duration_2 ,
        control_1 => duration_1 ,
        control_0 => duration_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Tri_Data_3, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !Tri_Data_2 * !Tri_Data_1 * !Tri_Data_0 * 
              \Triangle_Gen_1:mode\ * \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
            + Net_262 * Tri_Data_2 * Tri_Data_1 * Tri_Data_0 * 
              !\Triangle_Gen_1:mode\ * \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
        );
        Output = Tri_Data_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Tri_Data_3 * Tri_Data_2 * Tri_Data_1 * Tri_Data_0
        );
        Output = \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Tri_Data_2, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !Tri_Data_1 * !Tri_Data_0 * \Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
            + Net_262 * Tri_Data_1 * Tri_Data_0 * !\Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
        );
        Output = Tri_Data_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Tri_Data_1, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !Tri_Data_0 * \Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
            + Net_262 * Tri_Data_0 * !\Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
        );
        Output = Tri_Data_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Tri_Data_3 * !Tri_Data_2 * !Tri_Data_1 * !Tri_Data_0
        );
        Output = \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
        ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_8\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * 
              !\clock_divider_2:counter_8_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + !\clock_divider_2:counter_8\ * 
              !\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\clock_divider_2:counter_8_split\ * 
              !\clock_divider_2:counter_8_split_1\
            + \clock_divider_2:counter_8\ * 
              \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\clock_divider_2:counter_8_split\ * 
              !\clock_divider_2:counter_8_split_1\
        );
        Output = \clock_divider_2:counter_8\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Triangle_Gen_1:mode\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !\Triangle_Gen_1:mode\ * 
              !\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
            + Net_262 * \Triangle_Gen_1:mode\ * 
              !\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
        );
        Output = \Triangle_Gen_1:mode\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Tri_Data_0, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_262 * !\Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\
            + Net_262 * \Triangle_Gen_1:mode\ * 
              \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\
        );
        Output = Tri_Data_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_8_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_8
        );
        Output = \clock_divider_2:counter_8_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_3:control_7\ ,
        control_6 => \Control_Reg_3:control_6\ ,
        control_5 => \Control_Reg_3:control_5\ ,
        control_4 => \Control_Reg_3:control_4\ ,
        control_3 => \Control_Reg_3:control_3\ ,
        control_2 => period_10 ,
        control_1 => period_9 ,
        control_0 => period_8 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_10_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_10
        );
        Output = \clock_divider_2:counter_10_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_9_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_9
        );
        Output = \clock_divider_2:counter_9_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MIDI1_UART:BUART:pollcount_1\
            + \MIDI1_UART:BUART:pollcount_0\ * Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * !Net_360_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
        route_si => \MIDI1_UART:BUART:rx_postpoll\ ,
        f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
        interrupt => Net_362 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Linear_Counter_1:counter_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_1\ * 
              !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_2\ * 
              duration_2
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_2\ * 
              !duration_2
        );
        Output = \Linear_Counter_1:counter_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Linear_Counter_1:counter_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_1\ * 
              duration_1
            + \Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_1\ * 
              !duration_1
        );
        Output = \Linear_Counter_1:counter_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Linear_Counter_1:counter_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Linear_Counter_1:halt_flag\ * !\Linear_Counter_1:counter_0\ * 
              \Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + !\Linear_Counter_1:halt_flag\ * \Linear_Counter_1:counter_0\ * 
              !\Linear_Counter_1:MODULE_5:g2:a0:gta_0\
            + \Linear_Counter_1:halt_flag\ * duration_0
        );
        Output = \Linear_Counter_1:counter_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=period_shift_0, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_3 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_2 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_1 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_0 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=period_shift_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_4 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_3 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_2 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_1 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=period_shift_6, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_9 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_8 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_7 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_6 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=period_shift_5, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_8 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_7 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_6 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_5 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_7 => period_shift_7 ,
        status_6 => period_shift_6 ,
        status_5 => period_shift_5 ,
        status_4 => period_shift_4 ,
        status_3 => period_shift_3 ,
        status_2 => period_shift_2 ,
        status_1 => period_shift_1 ,
        status_0 => period_shift_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_4:control_7\ ,
        control_6 => \Control_Reg_4:control_6\ ,
        control_5 => \Control_Reg_4:control_5\ ,
        control_4 => \Control_Reg_4:control_4\ ,
        control_3 => \Control_Reg_4:control_3\ ,
        control_2 => Net_571_2 ,
        control_1 => Net_571_1 ,
        control_0 => Net_571_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_4\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !period_4
            + \clock_divider_2:counter_3\
            + \clock_divider_2:counter_2\
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_4\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=period_shift_7, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_10 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_9 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_8 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_7 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_7 (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Count7_1:Counter7\
    PORT MAP (
        clock => Clock179 ,
        enable => Net_386 ,
        count_6 => Net_390_6 ,
        count_5 => Net_390_5 ,
        count_4 => Net_390_4 ,
        count_3 => Net_390_3 ,
        count_2 => Net_390_2 ,
        count_1 => Net_390_1 ,
        count_0 => Net_390_0 ,
        tc => Net_391 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\clock_divider_2:counter_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !period_1
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\clock_divider_2:counter_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * !period_0
        );
        Output = \clock_divider_2:counter_0\ (fanout=15)
        Properties               : 
        {
        }
}

datapathcell: Name =\LFSR:sC16:PRSdp:u1\
    PORT MAP (
        clock => Clock179 ,
        cs_addr_0 => \LFSR:enable_final\ ,
        cmsb_comb => Net_62 ,
        chain_in => \LFSR:sC16:PRSdp:carry\ ,
        clk_en => \LFSR:enable_final\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000110101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LFSR:enable_final\)
    Previous in chain : \LFSR:sC16:PRSdp:u0\

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => period_7 ,
        control_6 => period_6 ,
        control_5 => period_5 ,
        control_4 => period_4 ,
        control_3 => period_3 ,
        control_2 => period_2 ,
        control_1 => period_1 ,
        control_0 => period_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Length_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\
        );
        Output = \Length_Counter:CounterUDB:underflow_reg_i\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=12, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\clock_divider_2:counter_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !period_2
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Length_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Clock179 ,
        control_7 => \Length_Counter:CounterUDB:control_7\ ,
        control_6 => \Length_Counter:CounterUDB:control_6\ ,
        control_5 => \Length_Counter:CounterUDB:control_5\ ,
        control_4 => \Length_Counter:CounterUDB:control_4\ ,
        control_3 => \Length_Counter:CounterUDB:control_3\ ,
        control_2 => \Length_Counter:CounterUDB:control_2\ ,
        control_1 => \Length_Counter:CounterUDB:control_1\ ,
        control_0 => \Length_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Length_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:control_7\ * 
              !\Length_Counter:CounterUDB:disable_run_i\ * 
              !\Length_Counter:CounterUDB:count_stored_i\ * Length_Clk
        );
        Output = \Length_Counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Length_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Length_Clk
        );
        Output = \Length_Counter:CounterUDB:count_stored_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_525_split, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !period_10 * !period_9 * !period_8 * !period_7 * !period_6 * 
              !period_5 * !period_4 * !period_3 * !period_2 * !period_1 * 
              !period_0 * Clock179_local
        );
        Output = Net_525_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Length_Counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Clock179 ,
        cs_addr_1 => \Length_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Length_Counter:CounterUDB:reload\ ,
        z0_comb => \Length_Counter:CounterUDB:reload\ ,
        ce1_comb => \Length_Counter:CounterUDB:cmp_equal\ ,
        cl1_comb => \Length_Counter:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Length_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Length_Counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\rectangle_generator:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \rectangle_generator:bSR:status_6\ ,
        status_5 => \rectangle_generator:bSR:status_5\ ,
        status_4 => \rectangle_generator:bSR:status_4\ ,
        status_3 => \rectangle_generator:bSR:status_3\ ,
        clk_en => Net_525__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_525__SYNC_OUT)

controlcell: Name =\rectangle_generator:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \rectangle_generator:bSR:control_7\ ,
        control_6 => \rectangle_generator:bSR:control_6\ ,
        control_5 => \rectangle_generator:bSR:control_5\ ,
        control_4 => \rectangle_generator:bSR:control_4\ ,
        control_3 => \rectangle_generator:bSR:control_3\ ,
        control_2 => \rectangle_generator:bSR:control_2\ ,
        control_1 => \rectangle_generator:bSR:control_1\ ,
        control_0 => \rectangle_generator:bSR:ctrl_clk_enable\ ,
        clk_en => Net_525__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_525__SYNC_OUT)

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=audio_out_7, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_3
        );
        Output = audio_out_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=audio_out_6, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_2
        );
        Output = audio_out_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Length_Counter:CounterUDB:disable_run_i\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\ * 
              !\Length_Counter:CounterUDB:disable_run_i\ * 
              !\Length_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Length_Counter:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter:CounterUDB:reload\ * 
              !\Length_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\rectangle_generator:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \rectangle_generator:bSR:ctrl_clk_enable\ ,
        so_comb => Net_529 ,
        chain_out => \rectangle_generator:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_525__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_525__SYNC_OUT)
    Next in chain : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\

statusicell: Name =\Length_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Clock179 ,
        status_6 => \Length_Counter:CounterUDB:status_6\ ,
        status_5 => \Length_Counter:CounterUDB:status_5\ ,
        status_3 => \Length_Counter:CounterUDB:underflow_status\ ,
        status_1 => \Length_Counter:CounterUDB:reload\ ,
        status_0 => \Length_Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Length_Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Clock179 ,
        control_7 => \Length_Counter_1:CounterUDB:control_7\ ,
        control_6 => \Length_Counter_1:CounterUDB:control_6\ ,
        control_5 => \Length_Counter_1:CounterUDB:control_5\ ,
        control_4 => \Length_Counter_1:CounterUDB:control_4\ ,
        control_3 => \Length_Counter_1:CounterUDB:control_3\ ,
        control_2 => \Length_Counter_1:CounterUDB:control_2\ ,
        control_1 => \Length_Counter_1:CounterUDB:control_1\ ,
        control_0 => \Length_Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=period_shift_2, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_5 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_4 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_3 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_2 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=period_shift_3, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_6 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_5 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_4 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_3 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=period_shift_4, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              period_7 * !Net_571_2 * Net_571_1 * Net_571_0
            + period_6 * !Net_571_2 * Net_571_1 * !Net_571_0
            + period_5 * !Net_571_2 * !Net_571_1 * Net_571_0
            + period_4 * !Net_571_2 * !Net_571_1 * !Net_571_0
        );
        Output = period_shift_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\Count7_2:Counter7\
    PORT MAP (
        clock => Clock179 ,
        count_6 => Net_428_6 ,
        count_5 => Net_428_5 ,
        count_4 => Net_428_4 ,
        count_3 => Net_428_3 ,
        count_2 => Net_428_2 ,
        count_1 => Net_428_1 ,
        count_0 => Net_428_0 ,
        tc => Net_449 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_6\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \clock_divider_2:counter_10\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_9\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_8\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_7\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
            + !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\ * 
              period_6
        );
        Output = \clock_divider_2:counter_6\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !period_3
            + \clock_divider_2:counter_2\
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_3\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\Noise_Vol_Clk_Div:Counter7\
    PORT MAP (
        clock => Clock179 ,
        enable => Net_205 ,
        count_6 => Net_177_6 ,
        count_5 => Net_177_5 ,
        count_4 => Net_177_4 ,
        count_3 => Net_177_3 ,
        count_2 => Net_177_2 ,
        count_1 => Net_177_1 ,
        count_0 => Net_177_0 ,
        tc => Net_243 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_7\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \clock_divider_2:counter_10\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_9\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_8\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + \clock_divider_2:counter_7\ * !\clock_divider_2:counter_6\ * 
              !\clock_divider_2:counter_5\ * !\clock_divider_2:counter_4\ * 
              !\clock_divider_2:counter_3\ * !\clock_divider_2:counter_2\ * 
              !\clock_divider_2:counter_1\ * !\clock_divider_2:counter_0\
            + !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\ * period_7
        );
        Output = \clock_divider_2:counter_7\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LFSR:sC16:PRSdp:u0\
    PORT MAP (
        clock => Clock179 ,
        cs_addr_0 => \LFSR:enable_final\ ,
        chain_out => \LFSR:sC16:PRSdp:carry\ ,
        clk_en => \LFSR:enable_final\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LFSR:enable_final\)
    Next in chain : \LFSR:sC16:PRSdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:counter_5\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !period_5
            + \clock_divider_2:counter_4\
            + \clock_divider_2:counter_3\
            + \clock_divider_2:counter_2\
            + \clock_divider_2:counter_1\
            + \clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:counter_5\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\clock_divider_2:buffer_before\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock_divider_2:counter_10\ * !\clock_divider_2:counter_9\ * 
              !\clock_divider_2:counter_8\ * !\clock_divider_2:counter_7\ * 
              !\clock_divider_2:counter_6\ * !\clock_divider_2:counter_5\ * 
              !\clock_divider_2:counter_4\ * !\clock_divider_2:counter_3\ * 
              !\clock_divider_2:counter_2\ * !\clock_divider_2:counter_1\ * 
              !\clock_divider_2:counter_0\
        );
        Output = \clock_divider_2:buffer_before\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_525, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clock_divider_2:buffer_before\ * 
              !\clock_divider_2:buffer_after\ * Clock179_local
            + Net_525_split
        );
        Output = Net_525 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LFSR:enable_final\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LFSR:control_0\ * Net_1
        );
        Output = \LFSR:enable_final\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Length_Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter_1:CounterUDB:cmp_less\ * 
              !\Length_Counter_1:CounterUDB:cmp_equal\
        );
        Output = \Length_Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Length_Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter_1:CounterUDB:cmp_less\ * 
              !\Length_Counter_1:CounterUDB:cmp_equal\ * 
              !\Length_Counter_1:CounterUDB:prevCompare\
        );
        Output = \Length_Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Length_Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Clock179 ,
        status_6 => \Length_Counter_1:CounterUDB:status_6\ ,
        status_5 => \Length_Counter_1:CounterUDB:status_5\ ,
        status_3 => \Length_Counter_1:CounterUDB:underflow_status\ ,
        status_1 => \Length_Counter_1:CounterUDB:reload\ ,
        status_0 => \Length_Counter_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LFSR:ClkSp:CtrlReg\
    PORT MAP (
        clock => Clock179 ,
        control_7 => \LFSR:control_7\ ,
        control_6 => \LFSR:control_6\ ,
        control_5 => \LFSR:control_5\ ,
        control_4 => \LFSR:control_4\ ,
        control_3 => \LFSR:control_3\ ,
        control_2 => \LFSR:control_2\ ,
        control_1 => \LFSR:control_1\ ,
        control_0 => \LFSR:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Length_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter:CounterUDB:cmp_less\ * 
              !\Length_Counter:CounterUDB:cmp_equal\
        );
        Output = \Length_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Length_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter:CounterUDB:cmp_less\ * 
              !\Length_Counter:CounterUDB:cmp_equal\ * 
              !\Length_Counter:CounterUDB:prevCompare\
        );
        Output = \Length_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\clock_divider_2:buffer_after\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock_divider_2:buffer_before\
        );
        Output = \clock_divider_2:buffer_after\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Length_Counter_1:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Clock179 ,
        cs_addr_1 => \Length_Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Length_Counter_1:CounterUDB:reload\ ,
        z0_comb => \Length_Counter_1:CounterUDB:reload\ ,
        ce1_comb => \Length_Counter_1:CounterUDB:cmp_equal\ ,
        cl1_comb => \Length_Counter_1:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Length_Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Length_Counter_1:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_525__SYNC
    PORT MAP (
        in => Net_525 ,
        out => Net_525__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Length_Counter_1:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter_1:CounterUDB:reload\ * 
              !\Length_Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter_1:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=audio_out_5, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_1
        );
        Output = audio_out_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=audio_out_4, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62 * \Length_Counter:CounterUDB:underflow_reg_i\ * oData_0
        );
        Output = audio_out_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Length_Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Length_Counter:CounterUDB:count_stored_i\ * Length_Clk * 
              \Length_Counter_1:CounterUDB:control_7\ * 
              !\Length_Counter_1:CounterUDB:disable_run_i\
        );
        Output = \Length_Counter_1:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Length_Counter_1:CounterUDB:disable_run_i\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter_1:CounterUDB:reload\ * 
              !\Length_Counter_1:CounterUDB:disable_run_i\ * 
              !\Length_Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Length_Counter_1:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Length_Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clock179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Length_Counter_1:CounterUDB:reload\
        );
        Output = \Length_Counter_1:CounterUDB:underflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\rectangle_generator:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \rectangle_generator:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \rectangle_generator:bSR:status_4\ ,
        f0_blk_stat_comb => \rectangle_generator:bSR:status_3\ ,
        f1_bus_stat_comb => \rectangle_generator:bSR:status_6\ ,
        f1_blk_stat_comb => \rectangle_generator:bSR:status_5\ ,
        chain_in => \rectangle_generator:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_525__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_525__SYNC_OUT)
    Previous in chain : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\

count7cell: Name =\volume_generator:Counter7\
    PORT MAP (
        clock => Clock179 ,
        enable => Net_243 ,
        count_6 => oData_6 ,
        count_5 => oData_5 ,
        count_4 => oData_4 ,
        count_3 => oData_3 ,
        count_2 => oData_2 ,
        count_1 => oData_1 ,
        count_0 => oData_0 ,
        tc => Net_168 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_362 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_361 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBMIDI_1:ep_1\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBMIDI_1:ep_2\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBMIDI_1:dp_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBMIDI_1:sof_int\
        PORT MAP (
            interrupt => Net_368 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBMIDI_1:arb_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBMIDI_1:bus_reset\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBMIDI_1:ep_0\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = MIDI_OUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT1(0)__PA ,
        input => Net_367 ,
        pad => MIDI_OUT1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_529 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Noise_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Noise_Out(0)__PA ,
        analog_term => Net_315 ,
        pad => Noise_Out(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Length_Clk ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_449 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBMIDI_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBMIDI_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        fb => Net_205 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MIDI_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_IN1(0)__PA ,
        fb => Net_360 ,
        pad => MIDI_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBMIDI_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBMIDI_1:Dp(0)\__PA ,
        analog_term => \USBMIDI_1:Net_1000\ ,
        pad => \USBMIDI_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBMIDI_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBMIDI_1:Dm(0)\__PA ,
        analog_term => \USBMIDI_1:Net_597\ ,
        pad => \USBMIDI_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Clock179 ,
            dclk_0 => Clock179_local ,
            dclk_glb_1 => DAC_Clock ,
            dclk_1 => DAC_Clock_local ,
            dclk_glb_2 => \MIDI1_UART:Net_9\ ,
            dclk_2 => \MIDI1_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter_1:CounterHW\
        PORT MAP (
            clock => Clock179 ,
            enable => __ZERO__ ,
            tc => Net_386 ,
            cmp => \Counter_1:Net_47\ ,
            irq => \Counter_1:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Noise_Clk_Div:CounterHW\
        PORT MAP (
            clock => Clock179 ,
            enable => __ZERO__ ,
            tc => Net_1 ,
            cmp => \Noise_Clk_Div:Net_47\ ,
            irq => \Noise_Clk_Div:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Tri_Divider:CounterHW\
        PORT MAP (
            clock => Clock179 ,
            enable => __ZERO__ ,
            tc => Net_262 ,
            cmp => \Tri_Divider:Net_47\ ,
            irq => \Tri_Divider:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBMIDI_1:USB\
        PORT MAP (
            dp => \USBMIDI_1:Net_1000\ ,
            dm => \USBMIDI_1:Net_597\ ,
            sof_int => Net_368 ,
            arb_int => \USBMIDI_1:Net_1889\ ,
            usb_int => \USBMIDI_1:Net_1876\ ,
            ept_int_8 => \USBMIDI_1:ep_int_8\ ,
            ept_int_7 => \USBMIDI_1:ep_int_7\ ,
            ept_int_6 => \USBMIDI_1:ep_int_6\ ,
            ept_int_5 => \USBMIDI_1:ep_int_5\ ,
            ept_int_4 => \USBMIDI_1:ep_int_4\ ,
            ept_int_3 => \USBMIDI_1:ep_int_3\ ,
            ept_int_2 => \USBMIDI_1:ep_int_2\ ,
            ept_int_1 => \USBMIDI_1:ep_int_1\ ,
            ept_int_0 => \USBMIDI_1:ep_int_0\ ,
            ord_int => \USBMIDI_1:Net_95\ ,
            dma_req_7 => \USBMIDI_1:dma_request_7\ ,
            dma_req_6 => \USBMIDI_1:dma_request_6\ ,
            dma_req_5 => \USBMIDI_1:dma_request_5\ ,
            dma_req_4 => \USBMIDI_1:dma_request_4\ ,
            dma_req_3 => \USBMIDI_1:dma_request_3\ ,
            dma_req_2 => \USBMIDI_1:dma_request_2\ ,
            dma_req_1 => \USBMIDI_1:dma_request_1\ ,
            dma_req_0 => \USBMIDI_1:dma_request_0\ ,
            dma_termin => \USBMIDI_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_Noise:viDAC8\
        PORT MAP (
            data_7 => audio_out_7 ,
            data_6 => audio_out_6 ,
            data_5 => audio_out_5 ,
            data_4 => audio_out_4 ,
            strobe_udb => DAC_Clock_local ,
            vout => Net_315 ,
            iout => \VDAC8_Noise:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   4 |       |      NONE |         CMOS_OUT |      MIDI_OUT1(0) | In(Net_367)
     |   6 |       |      NONE |         CMOS_OUT |          Pin_2(0) | In(Net_529)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   4 |   0 |       |      NONE |      HI_Z_ANALOG |      Noise_Out(0) | Analog(Net_315)
     |   5 |       |      NONE |     HI_Z_DIGITAL |          Pin_1(0) | FB(Length_Clk)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   1 |       |      NONE |         CMOS_OUT |          Pin_3(0) | In(Net_449)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   3 |       |      NONE |     HI_Z_DIGITAL |          Pin_6(0) | FB(Net_205)
     |   5 |       |      NONE |     HI_Z_DIGITAL |       MIDI_IN1(0) | FB(Net_360)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USBMIDI_1:Dp(0)\ | Analog(\USBMIDI_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBMIDI_1:Dm(0)\ | Analog(\USBMIDI_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 4s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: APU2A03_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_179(fixed-function)" to "Clock_179". See the timing report for details. (File=C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03_timing.html)
Timing report is in APU2A03_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.766ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.503ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.504ms
API generation phase: Elapsed time ==> 2s.591ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.003ms
