# Design Explorer: Shortcut to "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\aldec\FuncGen\FuncGen.aws" design added.
# Adding file C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd ... Done
# Adding file C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd ... Done
acom -reorder -O3 -work FuncGen -2002  "$dsn/../../../../VHDL Files/Top.vhd" "$dsn/../../../../VHDL Files/DDS_sine.vhd"
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd
# Compile Entity "FunctionGen"
# Compile Architecture "behave" of Entity "FunctionGen"
# File: C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd
# Compile Entity "dds_sine"
# Compile Architecture "rtl" of Entity "dds_sine"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FunctionGen
# File: C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd
# Compile Architecture "behave" of Entity "FunctionGen"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r FunctionGen behave
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7187 kB (elbread=1023 elab2=5949 kernel=213 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\aldec\FuncGen\src\wave.asdb
#  4:48 PM, Sunday, June 25, 2017
#  Simulation has been initialized
#  Selected Top-Level: FunctionGen (behave)
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/aldec/FuncGen/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
