Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May  1 15:48:52 2019
| Host         : axel-VirtualBox running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file CountersTest_timing_summary_routed.rpt -pb CountersTest_timing_summary_routed.pb -rpx CountersTest_timing_summary_routed.rpx -warn_on_violation
| Design       : CountersTest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   9994.004        0.000                      0                   70        0.257        0.000                      0                   70        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
sys_clk_pin  {0.000 5.000}          10000.000       0.100           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin      9994.004        0.000                      0                   70        0.257        0.000                      0                   70        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     9994.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9994.004ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.120ns (20.739%)  route 4.281ns (79.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10004.846 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.488    10.542    num[31]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  num_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504 10004.846    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  num_reg[29]/C
                         clock pessimism              0.260 10005.105    
                         clock uncertainty           -0.035 10005.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524 10004.546    num_reg[29]
  -------------------------------------------------------------------
                         required time                      10004.546    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                               9994.004    

Slack (MET) :             9994.004ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.120ns (20.739%)  route 4.281ns (79.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10004.846 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.488    10.542    num[31]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  num_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504 10004.846    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  num_reg[30]/C
                         clock pessimism              0.260 10005.105    
                         clock uncertainty           -0.035 10005.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524 10004.546    num_reg[30]
  -------------------------------------------------------------------
                         required time                      10004.546    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                               9994.004    

Slack (MET) :             9994.004ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.120ns (20.739%)  route 4.281ns (79.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10004.846 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.488    10.542    num[31]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  num_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504 10004.846    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  num_reg[31]/C
                         clock pessimism              0.260 10005.105    
                         clock uncertainty           -0.035 10005.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524 10004.546    num_reg[31]
  -------------------------------------------------------------------
                         required time                      10004.546    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                               9994.004    

Slack (MET) :             9994.140ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.120ns (21.284%)  route 4.142ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.350    10.403    num[31]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  num_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  num_reg[25]/C
                         clock pessimism              0.260 10005.103    
                         clock uncertainty           -0.035 10005.067    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524 10004.543    num_reg[25]
  -------------------------------------------------------------------
                         required time                      10004.544    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                               9994.140    

Slack (MET) :             9994.140ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.120ns (21.284%)  route 4.142ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.350    10.403    num[31]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  num_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  num_reg[26]/C
                         clock pessimism              0.260 10005.103    
                         clock uncertainty           -0.035 10005.067    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524 10004.543    num_reg[26]
  -------------------------------------------------------------------
                         required time                      10004.544    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                               9994.140    

Slack (MET) :             9994.140ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.120ns (21.284%)  route 4.142ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.350    10.403    num[31]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  num_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  num_reg[27]/C
                         clock pessimism              0.260 10005.103    
                         clock uncertainty           -0.035 10005.067    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524 10004.543    num_reg[27]
  -------------------------------------------------------------------
                         required time                      10004.544    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                               9994.140    

Slack (MET) :             9994.140ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.120ns (21.284%)  route 4.142ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.350    10.403    num[31]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  num_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  num_reg[28]/C
                         clock pessimism              0.260 10005.103    
                         clock uncertainty           -0.035 10005.067    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524 10004.543    num_reg[28]
  -------------------------------------------------------------------
                         required time                      10004.544    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                               9994.140    

Slack (MET) :             9994.330ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.120ns (22.023%)  route 3.966ns (77.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.173    10.227    num[31]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  num_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  num_reg[21]/C
                         clock pessimism              0.274 10005.116    
                         clock uncertainty           -0.035 10005.081    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.557    num_reg[21]
  -------------------------------------------------------------------
                         required time                      10004.558    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                               9994.330    

Slack (MET) :             9994.330ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.120ns (22.023%)  route 3.966ns (77.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.173    10.227    num[31]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  num_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  num_reg[22]/C
                         clock pessimism              0.274 10005.116    
                         clock uncertainty           -0.035 10005.081    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.557    num_reg[22]
  -------------------------------------------------------------------
                         required time                      10004.558    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                               9994.330    

Slack (MET) :             9994.330ns  (required time - arrival time)
  Source:                 num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.120ns (22.023%)  route 3.966ns (77.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 10004.844 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num_reg[20]/Q
                         net (fo=2, routed)           0.809     6.469    p_0_in[11]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  num[31]_i_10/O
                         net (fo=2, routed)           0.807     7.400    num[31]_i_10_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     7.552 f  num[31]_i_5/O
                         net (fo=2, routed)           1.176     8.728    num[31]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.326     9.054 r  num[31]_i_1/O
                         net (fo=31, routed)          1.173    10.227    num[31]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  num_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502 10004.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  num_reg[23]/C
                         clock pessimism              0.274 10005.116    
                         clock uncertainty           -0.035 10005.081    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.557    num_reg[23]
  -------------------------------------------------------------------
                         required time                      10004.558    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                               9994.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            cot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.684%)  route 0.153ns (42.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  num_reg[3]/Q
                         net (fo=9, routed)           0.153     1.787    num_reg_n_0_[3]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  cot_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    cot_out[5]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  cot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  cot_out_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.092     1.575    cot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            cot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.210%)  route 0.156ns (42.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  num_reg[3]/Q
                         net (fo=9, routed)           0.156     1.790    num_reg_n_0_[3]
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cot_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.835    cot_out[6]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  cot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  cot_out_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.092     1.575    cot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            cot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.483%)  route 0.168ns (47.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num_reg[0]/Q
                         net (fo=10, routed)          0.168     1.781    num_reg_n_0_[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  cot_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    cot_out[2]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  cot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  cot_out_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.092     1.563    cot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            cot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.335%)  route 0.169ns (47.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num_reg[0]/Q
                         net (fo=10, routed)          0.169     1.782    num_reg_n_0_[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  cot_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    cot_out[1]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  cot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  cot_out_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.091     1.562    cot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  num_reg[15]/Q
                         net (fo=2, routed)           0.125     1.758    p_0_in[16]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    data0[15]
    SLICE_X64Y22         FDRE                                         r  num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  num_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  num_reg[23]/Q
                         net (fo=2, routed)           0.125     1.755    p_0_in[8]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  num_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    data0[23]
    SLICE_X64Y24         FDRE                                         r  num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  num_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    num_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 num_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  num_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num_reg[31]/Q
                         net (fo=2, routed)           0.125     1.756    p_0_in[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  num_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.866    data0[31]
    SLICE_X64Y26         FDRE                                         r  num_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  num_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    num_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  num_reg[11]/Q
                         net (fo=3, routed)           0.126     1.758    p_0_in[20]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    data0[11]
    SLICE_X64Y21         FDRE                                         r  num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  num_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num_reg[19]/Q
                         net (fo=3, routed)           0.126     1.756    p_0_in[12]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  num_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    data0[19]
    SLICE_X64Y23         FDRE                                         r  num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 num_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Destination:            num_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  num_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  num_reg[27]/Q
                         net (fo=2, routed)           0.126     1.755    p_0_in[4]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  num_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    data0[27]
    SLICE_X64Y25         FDRE                                         r  num_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  num_reg[27]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    num_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10000.000   9997.845   BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y18   cot_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y18   cot_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y18   cot_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y20   cot_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y20   cot_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y20   cot_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y20   cot_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X65Y18   num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X64Y21   num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y18   cot_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y18   cot_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y18   cot_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9995.000    9994.499   SLICE_X65Y20   cot_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   num_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   num_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   num_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   num_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   num_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   num_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   num_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   num_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   num_reg[22]/C



