controller:0.0522758047679
datapath:0.0463133130453
faults:0.0216815356008
fault:0.0196644145774
register:0.0145943790949
ms:0.0143892098272
misr:0.0143159721161
tpgr:0.0134605625326
functionally:0.011989489257
multiplexer:0.0118750855846
piggyback:0.0115605140358
rl:0.0114885275566
testability:0.00995105063582
sfr:0.00870977575638
coverage:0.00833981961202
stuck:0.00723300223502
controllers:0.00659482091264
irredundant:0.0061982930923
circuits:0.00597791382772
cfi:0.00572638884645
outputs:0.00567766646152
fsm:0.00561428612068
registers:0.00555084991081
testable:0.00530239733383
bist:0.00511775829781
consumption:0.00491390740454
redundant:0.00489145004643
multiplexers:0.00462158565737
carletta:0.00429479163484
circuitry:0.00423077763715
integrated:0.00379929525075
compass:0.00377216500337
alu:0.00375246028564
load:0.0037296862654
muxes:0.00369119677831
synthesis:0.00345362260932
clocks:0.00331157615392
loaded:0.00330951643941
cfr:0.00316719118414
papachristou:0.00286319442323
testing:0.00277732593581
bit:0.00276644278994
datapaths:0.00269440357384
fummi:0.00268523557944
synthesized:0.00263500957259
outnumber:0.0025588791489
signals:0.0025083006305
syntest:0.0023753933881
tpgrs:0.0023753933881
facet:0.00225779072002
functionality:0.00217180514406
alus:0.00207500479667
breuer:0.00201392668458
curves:0.00199656643593
solver:0.00192527892866
manufacturing:0.00192308074416
inadvertent:0.00191915936168
noticeable:0.00191522818546
select:0.00191006452026
bus:0.00189858919482
sfi:0.00184559838916
logic:0.00182405311062
vlsi:0.00178621798194
watts:0.00178545082264
observability:0.00176746577794
overhead:0.00175456752544
bits:0.0017460109061
fanouts:0.00173455966814
behavioral:0.00171916568841
devadas:0.00169044357063
mode:0.0016846663461
observing:0.00168461906258
separate:0.00167179330168
insertion:0.00165446212561
tested:0.00163173774111
observable:0.00162092018857
gated:0.00158508451889
harmanani:0.00158359559207
kime:0.00158359559207
akron:0.00158359559207
nourani:0.00158359559207
signal:0.00153816831387
supposed:0.00151966093209
interacting:0.00150545924234
differential:0.00149038288419
causes:0.00143381952575
lifespans:0.00143159721161
gentest:0.00143159721161
dout:0.00143159721161
wunderlich:0.00143159721161
demicheli:0.00143159721161
detected:0.00142565497284
latch:0.00140357153017
power:0.00140190338506
transistor:0.00137020218283
architectural:0.00136816398028
cracks:0.00134261778972
behaviorally:0.00134261778972
fig:0.00132642460592
rtl:0.00129881333476
inputs:0.00128807125941
randomness:0.00128336787476
bitwidth:0.00127943957445
crosstalk:0.00127943957445
designer:0.00127779703862
schedule:0.00127662757498
status:0.00127662757498
affects:0.00126798392464
affect:0.00125929569841
troller:0.0012303989261
effects:0.0012103187206
undesirable:0.00119878250956
circuit:0.0011780537581
automation:0.00116471682168
gajski:0.00115637311209
shorts:0.00115637311209
lines:0.0011419567435
content:0.00113993497616
dept:0.00112934834438
overlaying:0.00110100133674
care:0.00109971711366
erroneous:0.00109913681877
benini:0.00107776142954
savings:0.00107610575639
clock:0.00104245564964
inseparable:0.00103750239833
propagate:0.00102619167073
separately:0.0010246995323
watch:0.00101980821013
dey:0.00101980821013
interacts:0.0010099962613
micron:0.0010034139563
hot:0.00098286192454
normal:0.000980229021746
faulty:0.000967504593373
self:0.000960978288524
poly:0.000952767276999
defects:0.000947719108174
transistors:0.000935714353447
pseudorandom:0.000924317131473
loading:0.000920517182709
observation:0.000902377839854
drive:0.000886794828078
oh:0.000883732888971
patterns:0.00085101298947
rises:0.000849317797684
functional:0.00084230953129
complemented:0.000841468676446
facilitating:0.000833880063477
neglecting:0.000833880063477
flow:0.000827788174985
excessive:0.000827231062805
detect:0.000819615482141
schemes:0.00080816891297
cause:0.000801091546032
bakoglu:0.000791797796034
jone:0.000791797796034
lagnese:0.000791797796034
arate:0.000791797796034
sparmann:0.000791797796034
tiplexers:0.000791797796034
datapth:0.000791797796034
pprocedure:0.000791797796034
rlrl:0.000791797796034
mukherejee:0.000791797796034
tapped:0.000791797796034
joersz:0.000791797796034
mustang:0.000791797796034
eschermann:0.000791797796034
fault coverage:0.0175388124927
test scheme:0.0171908840852
system functionally:0.0164891935491
functionally redundant:0.0158376906075
controller datapath:0.013885636673
controller faults:0.0130177843809
controller outputs:0.0127063056282
load line:0.0121499320888
register load:0.0119588758854
multiplexer select:0.0110863834252
time step:0.00911648496316
ms ms:0.00907179956518
select lines:0.00871072983412
datapath pair:0.0086785229206
datapath registers:0.0086785229206
datapath controller:0.0086785229206
together test:0.0086785229206
controller functionally:0.0086785229206
power consumption:0.0079053875096
select line:0.00781067062854
functionally irredundant:0.00781067062854
separate test:0.00715877015118
control line:0.00712696077337
coverage curves:0.00694281833648
ms rl:0.00694281833648
test schemes:0.006335076243
fault effect:0.00622254499752
piggyback test:0.00607496604442
piggyback scheme:0.00607496604442
sfr faults:0.00607496604442
register r:0.00604786637678
finite state:0.00592520400966
normal mode:0.00575810876507
coverage time:0.00554319171262
state machine:0.00539674835524
clocks separate:0.00520711375236
rl ms:0.00520711375236
equation solver:0.00483829310143
test circuitry:0.00475130718225
example circuits:0.00475130718225
redundant faults:0.00469967701505
location d:0.0043392614603
compass design:0.0043392614603
integrated test:0.0043392614603
control lines:0.00402829458433
self testable:0.00395942265187
original controller:0.00395942265187
time steps:0.00347469334778
load lines:0.00347140916824
observation circuitry:0.00347140916824
misr tpgr:0.00347140916824
outputs directly:0.00347140916824
synthesized controller:0.00347140916824
tpgr misr:0.00347140916824
register output:0.00347140916824
separate scheme:0.00347140916824
fummi et:0.00347140916824
cfi faults:0.00347140916824
controller pairs:0.00347140916824
causes rl:0.00347140916824
ms f:0.00347140916824
four example:0.00347140916824
controller output:0.00347140916824
test together:0.00347140916824
test piggyback:0.00347140916824
al 1995:0.00341375748147
data flow:0.00327656529414
differential equation:0.00326411761503
et al:0.00322724049136
fault free:0.00317051630134
irredundant faults:0.0031675381215
fault causes:0.00298971897135
extra load:0.00298971897135
three test:0.00281771457257
faults within:0.00276557555445
self test:0.00276557555445
state assignment:0.00276557555445
care specifications:0.00260355687618
tested together:0.00260355687618
testability insertion:0.00260355687618
integrated controller:0.00260355687618
together piggyback:0.00260355687618
completely integrated:0.00260355687618
integrated datapath:0.00260355687618
inputs power:0.00260355687618
control schedule:0.00260355687618
manufacturing problem:0.00260355687618
test corresponds:0.00260355687618
carletta et:0.00260355687618
outputs outnumber:0.00260355687618
level multiplexers:0.00260355687618
inadvertent load:0.00260355687618
datapath outputs:0.00260355687618
new value:0.0025132040157
single bit:0.00250880967823
non functional:0.00246106741052
output behavior:0.00246106741052
integrated way:0.00237565359112
datapath register:0.00237565359112
control status:0.00237565359112
scheme test:0.00237565359112
state machines:0.00227083113908
registers rather:0.00224228922851
datapath and controller:0.0145980885044
system functionally redundant:0.0136857079729
register load line:0.0100361858468
controller datapath pair:0.00912380531524
ms ms ms:0.00871168412092
multiplexer select lines:0.00821142478371
controller and datapath:0.0079197128372
fault coverage curves:0.00729904425219
differential equation solver:0.006691341523
fault coverage time:0.00638666372067
finite state machine:0.0063825008785
stuck at 0:0.00604310384428
time in clocks:0.00547428318914
content of register:0.00547428318914
functionally redundant faults:0.00547428318914
stuck at 1:0.0052790951735
controller are tested:0.00456190265762
controller functionally redundant:0.00456190265762
three test schemes:0.00456190265762
controller functionally irredundant:0.00456190265762
together test scheme:0.00456190265762
ms rl ms:0.00456190265762
compass design automation:0.00456190265762
design for testability:0.00419424758904
et al 1995:0.003775410887
functionally irredundant faults:0.00364952212609
within the controller:0.00364952212609
test together test:0.00364952212609
multiplexer select line:0.00364952212609
piggyback test together:0.00364952212609
observe the controller:0.00364952212609
separate test piggyback:0.00364952212609
fummi et al:0.00364952212609
datapath controller pairs:0.00364952212609
controller outputs directly:0.00364952212609
separate test scheme:0.00364952212609
test piggyback test:0.00364952212609
four example circuits:0.00364952212609
clocks separate test:0.00364952212609
register load lines:0.00364952212609
built in self:0.00304171343342
datapath registers rather:0.00273714159457
ms on rl:0.00273714159457
system functionally irredundant:0.00273714159457
rl ms rl:0.00273714159457
excessive power consumption:0.00273714159457
carletta et al:0.00273714159457
test scheme test:0.00273714159457
scheme test scheme:0.00273714159457
multi level multiplexers:0.00273714159457
cfi faults within:0.00273714159457
datapaths and controllers:0.00273714159457
whether a fault:0.00273714159457
testing of datapath:0.00273714159457
integrated datapath controller:0.00273714159457
integrated controller datapath:0.00273714159457
amount of observation:0.00273714159457
number of multiplexer:0.00273714159457
tpgr and observe:0.00273714159457
carletta and papachristou:0.00273714159457
small finite state:0.00273714159457
finite state machines:0.00269499393395
input output behavior:0.00268582393079
drive the inputs:0.00250925307113
ffl the scheme:0.00237591385116
