/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* C0 */
#define C0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C0_0_INBUF_ENABLED 0u
#define C0_0_INIT_DRIVESTATE 0u
#define C0_0_INIT_MUXSEL 0u
#define C0_0_INPUT_SYNC 2u
#define C0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C0_0_NUM 5u
#define C0_0_PORT GPIO_PRT9
#define C0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define C0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define C0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C0_INBUF_ENABLED 0u
#define C0_INIT_DRIVESTATE 0u
#define C0_INIT_MUXSEL 0u
#define C0_INPUT_SYNC 2u
#define C0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C0_NUM 5u
#define C0_PORT GPIO_PRT9
#define C0_SLEWRATE CY_GPIO_SLEW_FAST
#define C0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* C1 */
#define C1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C1_0_INBUF_ENABLED 0u
#define C1_0_INIT_DRIVESTATE 0u
#define C1_0_INIT_MUXSEL 0u
#define C1_0_INPUT_SYNC 2u
#define C1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C1_0_NUM 6u
#define C1_0_PORT GPIO_PRT9
#define C1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define C1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define C1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C1_INBUF_ENABLED 0u
#define C1_INIT_DRIVESTATE 0u
#define C1_INIT_MUXSEL 0u
#define C1_INPUT_SYNC 2u
#define C1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C1_NUM 6u
#define C1_PORT GPIO_PRT9
#define C1_SLEWRATE CY_GPIO_SLEW_FAST
#define C1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* C2 */
#define C2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C2_0_INBUF_ENABLED 0u
#define C2_0_INIT_DRIVESTATE 0u
#define C2_0_INIT_MUXSEL 0u
#define C2_0_INPUT_SYNC 2u
#define C2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C2_0_NUM 2u
#define C2_0_PORT GPIO_PRT6
#define C2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define C2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define C2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C2_INBUF_ENABLED 0u
#define C2_INIT_DRIVESTATE 0u
#define C2_INIT_MUXSEL 0u
#define C2_INPUT_SYNC 2u
#define C2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C2_NUM 2u
#define C2_PORT GPIO_PRT6
#define C2_SLEWRATE CY_GPIO_SLEW_FAST
#define C2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* C3 */
#define C3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C3_0_INBUF_ENABLED 0u
#define C3_0_INIT_DRIVESTATE 0u
#define C3_0_INIT_MUXSEL 0u
#define C3_0_INPUT_SYNC 2u
#define C3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C3_0_NUM 3u
#define C3_0_PORT GPIO_PRT6
#define C3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define C3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define C3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define C3_INBUF_ENABLED 0u
#define C3_INIT_DRIVESTATE 0u
#define C3_INIT_MUXSEL 0u
#define C3_INPUT_SYNC 2u
#define C3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define C3_NUM 3u
#define C3_PORT GPIO_PRT6
#define C3_SLEWRATE CY_GPIO_SLEW_FAST
#define C3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* R0 */
#define R0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R0_0_INBUF_ENABLED 0u
#define R0_0_INIT_DRIVESTATE 0u
#define R0_0_INIT_MUXSEL 0u
#define R0_0_INPUT_SYNC 2u
#define R0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R0_0_NUM 0u
#define R0_0_PORT GPIO_PRT9
#define R0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define R0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define R0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R0_INBUF_ENABLED 0u
#define R0_INIT_DRIVESTATE 0u
#define R0_INIT_MUXSEL 0u
#define R0_INPUT_SYNC 2u
#define R0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R0_NUM 0u
#define R0_PORT GPIO_PRT9
#define R0_SLEWRATE CY_GPIO_SLEW_FAST
#define R0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* R1 */
#define R1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R1_0_INBUF_ENABLED 0u
#define R1_0_INIT_DRIVESTATE 0u
#define R1_0_INIT_MUXSEL 0u
#define R1_0_INPUT_SYNC 2u
#define R1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R1_0_NUM 1u
#define R1_0_PORT GPIO_PRT9
#define R1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define R1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define R1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R1_INBUF_ENABLED 0u
#define R1_INIT_DRIVESTATE 0u
#define R1_INIT_MUXSEL 0u
#define R1_INPUT_SYNC 2u
#define R1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R1_NUM 1u
#define R1_PORT GPIO_PRT9
#define R1_SLEWRATE CY_GPIO_SLEW_FAST
#define R1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* R2 */
#define R2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R2_0_INBUF_ENABLED 0u
#define R2_0_INIT_DRIVESTATE 0u
#define R2_0_INIT_MUXSEL 0u
#define R2_0_INPUT_SYNC 2u
#define R2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R2_0_NUM 2u
#define R2_0_PORT GPIO_PRT9
#define R2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define R2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define R2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R2_INBUF_ENABLED 0u
#define R2_INIT_DRIVESTATE 0u
#define R2_INIT_MUXSEL 0u
#define R2_INPUT_SYNC 2u
#define R2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R2_NUM 2u
#define R2_PORT GPIO_PRT9
#define R2_SLEWRATE CY_GPIO_SLEW_FAST
#define R2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* R3 */
#define R3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R3_0_INBUF_ENABLED 0u
#define R3_0_INIT_DRIVESTATE 0u
#define R3_0_INIT_MUXSEL 0u
#define R3_0_INPUT_SYNC 2u
#define R3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R3_0_NUM 3u
#define R3_0_PORT GPIO_PRT9
#define R3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define R3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define R3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define R3_INBUF_ENABLED 0u
#define R3_INIT_DRIVESTATE 0u
#define R3_INIT_MUXSEL 0u
#define R3_INPUT_SYNC 2u
#define R3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define R3_NUM 3u
#define R3_PORT GPIO_PRT9
#define R3_SLEWRATE CY_GPIO_SLEW_FAST
#define R3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_E */
#define CLCD_E_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_E_0_INBUF_ENABLED 0u
#define CLCD_E_0_INIT_DRIVESTATE 0u
#define CLCD_E_0_INIT_MUXSEL 0u
#define CLCD_E_0_INPUT_SYNC 2u
#define CLCD_E_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_E_0_NUM 4u
#define CLCD_E_0_PORT GPIO_PRT5
#define CLCD_E_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_E_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_E_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_E_INBUF_ENABLED 0u
#define CLCD_E_INIT_DRIVESTATE 0u
#define CLCD_E_INIT_MUXSEL 0u
#define CLCD_E_INPUT_SYNC 2u
#define CLCD_E_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_E_NUM 4u
#define CLCD_E_PORT GPIO_PRT5
#define CLCD_E_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_E_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* button */
#define button_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define button_0_INBUF_ENABLED 1u
#define button_0_INIT_DRIVESTATE 0u
#define button_0_INIT_MUXSEL 0u
#define button_0_INPUT_SYNC 2u
#define button_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define button_0_NUM 4u
#define button_0_PORT GPIO_PRT0
#define button_0_SLEWRATE CY_GPIO_SLEW_FAST
#define button_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define button_DRIVEMODE CY_GPIO_DM_HIGHZ
#define button_INBUF_ENABLED 1u
#define button_INIT_DRIVESTATE 0u
#define button_INIT_MUXSEL 0u
#define button_INPUT_SYNC 2u
#define button_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define button_NUM 4u
#define button_PORT GPIO_PRT0
#define button_SLEWRATE CY_GPIO_SLEW_FAST
#define button_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_RS */
#define CLCD_RS_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RS_0_INBUF_ENABLED 0u
#define CLCD_RS_0_INIT_DRIVESTATE 0u
#define CLCD_RS_0_INIT_MUXSEL 0u
#define CLCD_RS_0_INPUT_SYNC 2u
#define CLCD_RS_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RS_0_NUM 2u
#define CLCD_RS_0_PORT GPIO_PRT5
#define CLCD_RS_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RS_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_RS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RS_INBUF_ENABLED 0u
#define CLCD_RS_INIT_DRIVESTATE 0u
#define CLCD_RS_INIT_MUXSEL 0u
#define CLCD_RS_INPUT_SYNC 2u
#define CLCD_RS_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RS_NUM 2u
#define CLCD_RS_PORT GPIO_PRT5
#define CLCD_RS_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RS_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_RW */
#define CLCD_RW_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RW_0_INBUF_ENABLED 0u
#define CLCD_RW_0_INIT_DRIVESTATE 0u
#define CLCD_RW_0_INIT_MUXSEL 0u
#define CLCD_RW_0_INPUT_SYNC 2u
#define CLCD_RW_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RW_0_NUM 3u
#define CLCD_RW_0_PORT GPIO_PRT5
#define CLCD_RW_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RW_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_RW_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RW_INBUF_ENABLED 0u
#define CLCD_RW_INIT_DRIVESTATE 0u
#define CLCD_RW_INIT_MUXSEL 0u
#define CLCD_RW_INPUT_SYNC 2u
#define CLCD_RW_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RW_NUM 3u
#define CLCD_RW_PORT GPIO_PRT5
#define CLCD_RW_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RW_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB4 */
#define CLCD_DB4_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB4_0_INBUF_ENABLED 0u
#define CLCD_DB4_0_INIT_DRIVESTATE 0u
#define CLCD_DB4_0_INIT_MUXSEL 0u
#define CLCD_DB4_0_INPUT_SYNC 2u
#define CLCD_DB4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB4_0_NUM 6u
#define CLCD_DB4_0_PORT GPIO_PRT10
#define CLCD_DB4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB4_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB4_INBUF_ENABLED 0u
#define CLCD_DB4_INIT_DRIVESTATE 0u
#define CLCD_DB4_INIT_MUXSEL 0u
#define CLCD_DB4_INPUT_SYNC 2u
#define CLCD_DB4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB4_NUM 6u
#define CLCD_DB4_PORT GPIO_PRT10
#define CLCD_DB4_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB5 */
#define CLCD_DB5_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB5_0_INBUF_ENABLED 0u
#define CLCD_DB5_0_INIT_DRIVESTATE 0u
#define CLCD_DB5_0_INIT_MUXSEL 0u
#define CLCD_DB5_0_INPUT_SYNC 2u
#define CLCD_DB5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB5_0_NUM 1u
#define CLCD_DB5_0_PORT GPIO_PRT10
#define CLCD_DB5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB5_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB5_INBUF_ENABLED 0u
#define CLCD_DB5_INIT_DRIVESTATE 0u
#define CLCD_DB5_INIT_MUXSEL 0u
#define CLCD_DB5_INPUT_SYNC 2u
#define CLCD_DB5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB5_NUM 1u
#define CLCD_DB5_PORT GPIO_PRT10
#define CLCD_DB5_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB6 */
#define CLCD_DB6_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB6_0_INBUF_ENABLED 0u
#define CLCD_DB6_0_INIT_DRIVESTATE 0u
#define CLCD_DB6_0_INIT_MUXSEL 0u
#define CLCD_DB6_0_INPUT_SYNC 2u
#define CLCD_DB6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB6_0_NUM 2u
#define CLCD_DB6_0_PORT GPIO_PRT10
#define CLCD_DB6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB6_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB6_INBUF_ENABLED 0u
#define CLCD_DB6_INIT_DRIVESTATE 0u
#define CLCD_DB6_INIT_MUXSEL 0u
#define CLCD_DB6_INPUT_SYNC 2u
#define CLCD_DB6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB6_NUM 2u
#define CLCD_DB6_PORT GPIO_PRT10
#define CLCD_DB6_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB7 */
#define CLCD_DB7_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB7_0_INBUF_ENABLED 0u
#define CLCD_DB7_0_INIT_DRIVESTATE 0u
#define CLCD_DB7_0_INIT_MUXSEL 0u
#define CLCD_DB7_0_INPUT_SYNC 2u
#define CLCD_DB7_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB7_0_NUM 3u
#define CLCD_DB7_0_PORT GPIO_PRT10
#define CLCD_DB7_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB7_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB7_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB7_INBUF_ENABLED 0u
#define CLCD_DB7_INIT_DRIVESTATE 0u
#define CLCD_DB7_INIT_MUXSEL 0u
#define CLCD_DB7_INPUT_SYNC 2u
#define CLCD_DB7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB7_NUM 3u
#define CLCD_DB7_PORT GPIO_PRT10
#define CLCD_DB7_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Positive */
#define Positive_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Positive_0_INBUF_ENABLED 0u
#define Positive_0_INIT_DRIVESTATE 1u
#define Positive_0_INIT_MUXSEL 0u
#define Positive_0_INPUT_SYNC 2u
#define Positive_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Positive_0_NUM 0u
#define Positive_0_PORT GPIO_PRT10
#define Positive_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Positive_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Positive_DRIVEMODE CY_GPIO_DM_ANALOG
#define Positive_INBUF_ENABLED 0u
#define Positive_INIT_DRIVESTATE 1u
#define Positive_INIT_MUXSEL 0u
#define Positive_INPUT_SYNC 2u
#define Positive_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Positive_NUM 0u
#define Positive_PORT GPIO_PRT10
#define Positive_SLEWRATE CY_GPIO_SLEW_FAST
#define Positive_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
