#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 22 19:30:17 2019
# Process ID: 18308
# Current directory: C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_step_counter_0_2_synth_1
# Command line: vivado.exe -log design_1_step_counter_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_step_counter_0_2.tcl
# Log file: C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_step_counter_0_2_synth_1/design_1_step_counter_0_2.vds
# Journal file: C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_step_counter_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_step_counter_0_2.tcl -notrace
Command: synth_design -top design_1_step_counter_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 416.340 ; gain = 103.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_step_counter_0_2' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_step_counter_0_2/synth/design_1_step_counter_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'step_counter' [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/step_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'step_counter' (1#1) [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/step_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_step_counter_0_2' (2#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_step_counter_0_2/synth/design_1_step_counter_0_2.v:58]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[31]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[30]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[29]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[28]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[27]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[26]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[25]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[24]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[23]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[22]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[21]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[20]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[19]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[18]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[17]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[16]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[15]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[14]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[13]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[12]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[11]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[10]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[9]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[8]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[7]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[6]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[5]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[4]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[3]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[2]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[1]
WARNING: [Synth 8-3331] design step_counter has unconnected port max_count[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 471.574 ; gain = 158.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 471.574 ; gain = 158.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 471.574 ; gain = 158.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 793.723 ; gain = 1.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 793.723 ; gain = 480.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 793.723 ; gain = 480.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 793.723 ; gain = 480.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/step_counter.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 793.723 ; gain = 480.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module step_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[31]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[30]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[29]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[28]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[27]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[26]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[25]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[24]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[23]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[22]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[21]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[20]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[19]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[18]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[17]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[16]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[15]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[14]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[13]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[12]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[11]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[10]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[9]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[8]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[7]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[6]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[5]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[4]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[3]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[2]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[1]
WARNING: [Synth 8-3331] design design_1_step_counter_0_2 has unconnected port max_count[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 793.723 ; gain = 480.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 821.777 ; gain = 509.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 821.852 ; gain = 509.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 822.262 ; gain = 509.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT4   |     4|
|3     |LUT5   |     6|
|4     |LUT6   |    32|
|5     |FDCE   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    82|
|2     |  inst   |step_counter |    82|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 823.391 ; gain = 188.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 823.391 ; gain = 510.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 844.137 ; gain = 543.395
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_step_counter_0_2_synth_1/design_1_step_counter_0_2.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_step_counter_0_2_synth_1/design_1_step_counter_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_step_counter_0_2_utilization_synth.rpt -pb design_1_step_counter_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 844.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 19:32:13 2019...
