Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 24 13:36:48 2025
| Host         : ws11-30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file register_file_control_sets_placed.rpt
| Design       : register_file
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG | reg_file[7]   | rst_IBUF         |                9 |             16 |
| ~clk_IBUF_BUFG | reg_file[1]   | rst_IBUF         |                9 |             16 |
| ~clk_IBUF_BUFG | reg_file[4]   | rst_IBUF         |                6 |             16 |
| ~clk_IBUF_BUFG | reg_file[5]   | rst_IBUF         |                9 |             16 |
| ~clk_IBUF_BUFG | reg_file[3]   | rst_IBUF         |                9 |             16 |
| ~clk_IBUF_BUFG | reg_file[2]   | rst_IBUF         |                9 |             16 |
| ~clk_IBUF_BUFG | reg_file[0]   | rst_IBUF         |                8 |             16 |
| ~clk_IBUF_BUFG | reg_file[6]   | rst_IBUF         |                9 |             16 |
+----------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     8 |
+--------+-----------------------+


