$date
	Tue Oct  9 23:09:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! w_SUM $end
$var wire 1 " w_CARRY $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module ha $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " o_carry $end
$var wire 1 ! o_sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
0!
1"
1$
#40
