INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dengkaixuan/vivado_project/CS202Project/CO_project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dengkaixuan/vivado_project/CS202Project/CO_project.srcs/sources_1/new/interrupt_clk_convertor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_clk_convertor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dengkaixuan/vivado_project/CS202Project/CO_project.srcs/sim_1/new/interClkConv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interClkConv_tb
