INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/ip/dds_addr_0/dds_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/ip/dds_addr_0/sim/dds_addr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/new/dds_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sim_1/new/dds_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "F:/hard_projects/wave_producer/dds_1/dds_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/ip/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
