C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/MEM_WB_regs.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/MEM_WB_regs.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEM_WB_Regs

Top level modules:
	MEM_WB_Regs

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/cla_adder.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/cla_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla_16bit
-- Compiling module cla_4bit
-- Compiling module cla_4bit_sat

Top level modules:
	cla_16bit
	cla_4bit_sat

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/WB.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module WRITEBACK

Top level modules:
	WRITEBACK

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/ID_EX_regs.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/ID_EX_regs.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ID_EX_Regs

Top level modules:
	ID_EX_Regs

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/alu.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU
-- Compiling module PSA_16bit
-- Compiling module full_adder_1bit

Top level modules:
	ALU

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/forwarding_unit.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/forwarding_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/IF_ID_regs.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/IF_ID_regs.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IF_ID_REG

Top level modules:
	IF_ID_REG

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/project-phase2-testbench.v {1 {vlog -work work -stats=none {C:\Users\hshar\OneDrive\Documents\ECE552\ECE552_Project\Phase2\project-phase2-testbench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_ptb

Top level modules:
	cpu_ptb

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/EX.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/EX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EXECUTE

Top level modules:
	EXECUTE

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/ID.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/ID.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DECODE
-- Compiling module control

Top level modules:
	DECODE

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/regfile.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ReadDecoder_4_16
-- Compiling module WriteDecoder_4_16
-- Compiling module BitCell
-- Compiling module Register
-- Compiling module RegisterFile
-- Compiling module FlagRegister

Top level modules:
	RegisterFile
	FlagRegister

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/hazard_detection_unit.v {1 {vlog -work work -stats=none {C:\Users\hshar\OneDrive\Documents\ECE552\ECE552_Project\Phase2\hazard_detection_unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module HazardDetection

Top level modules:
	HazardDetection

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/MEM.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEMORY
-- Compiling module memory1c

Top level modules:
	MEMORY

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/IF.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/IF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FETCH

Top level modules:
	FETCH

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/cpu.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/D-Flip-Flop.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/D-Flip-Flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dff

Top level modules:
	dff

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/reduction_unit.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/reduction_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reduction_unit

Top level modules:
	reduction_unit

} {} {}} C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/shifter.v {1 {vlog -work work -stats=none C:/Users/hshar/OneDrive/Documents/ECE552/ECE552_Project/Phase2/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shifter

Top level modules:
	shifter

} {} {}}
