{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689423341142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689423341150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 20:15:40 2023 " "Processing started: Sat Jul 15 20:15:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689423341150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689423341150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_to_TFT -c UART_to_TFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_to_TFT -c UART_to_TFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689423341150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689423341605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/uart_to_tft.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/uart_to_tft.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_to_TFT " "Found entity 1: UART_to_TFT" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(118) " "Verilog HDL information at uart_rx.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "E:/verilog/UART_to_TFT/rtl/uart_rx.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689423348795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "E:/verilog/UART_to_TFT/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/tft_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/tft_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_lcd " "Found entity 1: tft_lcd" {  } { { "../rtl/tft_lcd.v" "" { Text "E:/verilog/UART_to_TFT/rtl/tft_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram_init.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/sdram_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/sdram_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl_top " "Found entity 1: sdram_ctrl_top" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_ctrl.v(112) " "Verilog HDL warning at sdram_ctrl.v(112): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689423348805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_ctrl.v(498) " "Verilog HDL information at sdram_ctrl.v(498): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 498 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689423348806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../rtl/Sdram_Params.h" "" { Text "E:/verilog/UART_to_TFT/rtl/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689423348806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/ip/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/ip/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../ip/fifo_wr.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/ip/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/ip/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../ip/fifo_rd.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423348812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423348812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_to_TFT " "Elaborating entity \"UART_to_TFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689423348864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/UART_to_TFT.v" "pll_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423348881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "altpll_component" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689423349003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 20 " "Parameter \"clk1_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift -4167 " "Parameter \"clk3_phase_shift\" = \"-4167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349015 ""}  } { { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689423349015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/UART_to_TFT.v" "uart_rx_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(43) " "Verilog HDL assignment warning at uart_rx.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/uart_rx.v" "" { Text "E:/verilog/UART_to_TFT/rtl/uart_rx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689423349065 "|UART_to_TFT|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_lcd tft_lcd:tft_lcd_inst " "Elaborating entity \"tft_lcd\" for hierarchy \"tft_lcd:tft_lcd_inst\"" {  } { { "../rtl/UART_to_TFT.v" "tft_lcd_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl_top sdram_ctrl_top:sdram_ctrl_top_inst " "Elaborating entity \"sdram_ctrl_top\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\"" {  } { { "../rtl/UART_to_TFT.v" "sdram_ctrl_top_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_ctrl_top.v(150) " "Verilog HDL assignment warning at sdram_ctrl_top.v(150): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_ctrl_top.v(164) " "Verilog HDL assignment warning at sdram_ctrl_top.v(164): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_ctrl_top.v(191) " "Verilog HDL Always Construct warning at sdram_ctrl_top.v(191): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_ctrl_top.v(202) " "Verilog HDL Always Construct warning at sdram_ctrl_top.v(202): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_ctrl_top.v(214) " "Verilog HDL Always Construct warning at sdram_ctrl_top.v(214): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_ctrl_top.v(214) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_ctrl_top.v(214)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_ctrl_top.v(214) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_ctrl_top.v(214)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349070 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423349071 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\"" {  } { { "../rtl/sdram_ctrl_top.v" "fifo_wr_inst" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../ip/fifo_wr.v" "dcfifo_mixed_widths_component" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../ip/fifo_wr.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689423349203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 7 " "Parameter \"lpm_widthu_r\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349206 ""}  } { { "../ip/fifo_wr.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689423349206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0gl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0gl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0gl1 " "Found entity 1: dcfifo_0gl1" {  } { { "db/dcfifo_0gl1.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0gl1 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated " "Elaborating entity \"dcfifo_0gl1\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0gl1.tdf" "rdptr_g_gray2bin" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_0gl1.tdf" "rdptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_njc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_0gl1.tdf" "wrptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b11 " "Found entity 1: altsyncram_3b11" {  } { { "db/altsyncram_3b11.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/altsyncram_3b11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b11 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|altsyncram_3b11:fifo_ram " "Elaborating entity \"altsyncram_3b11\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|altsyncram_3b11:fifo_ram\"" {  } { { "db/dcfifo_0gl1.tdf" "fifo_ram" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0gl1.tdf" "rdaclr" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_fd9:rs_brp " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_fd9:rs_brp\"" {  } { { "db/dcfifo_0gl1.tdf" "rs_brp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_lkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\"" {  } { { "db/dcfifo_0gl1.tdf" "rs_dgwp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe8 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe8\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe8" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_lkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_hd9:ws_bwp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_hd9:ws_bwp\"" {  } { { "db/dcfifo_0gl1.tdf" "ws_bwp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_mkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\"" {  } { { "db/dcfifo_0gl1.tdf" "ws_dgrp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_md9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_md9:dffpipe11 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_md9:dffpipe11\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe11" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_mkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_0gl1.tdf" "rdempty_eq_comp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_0gl1.tdf" "cntr_b" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\"" {  } { { "../rtl/sdram_ctrl_top.v" "fifo_rd_inst" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_rd.v" "dcfifo_component" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_rd.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689423349785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349788 ""}  } { { "../ip/fifo_rd.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689423349788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cnl1 " "Found entity 1: dcfifo_cnl1" {  } { { "db/dcfifo_cnl1.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cnl1 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated " "Elaborating entity \"dcfifo_cnl1\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_cnl1.tdf" "rdptr_g_gray2bin" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_cnl1.tdf" "rdptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_cnl1.tdf" "wrptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc11 " "Found entity 1: altsyncram_jc11" {  } { { "db/altsyncram_jc11.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/altsyncram_jc11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423349997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423349997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc11 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram " "Elaborating entity \"altsyncram_jc11\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\"" {  } { { "db/dcfifo_cnl1.tdf" "fifo_ram" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423349998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nkd " "Found entity 1: alt_synch_pipe_nkd" {  } { { "db/alt_synch_pipe_nkd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_nkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423350035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423350035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nkd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nkd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\"" {  } { { "db/dcfifo_cnl1.tdf" "rs_dgwp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_nd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423350057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423350057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\|dffpipe_nd9:dffpipe6 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\|dffpipe_nd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_nkd.tdf" "dffpipe6" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_nkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_okd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_okd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_okd " "Found entity 1: alt_synch_pipe_okd" {  } { { "db/alt_synch_pipe_okd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_okd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423350082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423350082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_okd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_okd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\"" {  } { { "db/dcfifo_cnl1.tdf" "ws_dgrp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_od9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423350105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423350105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\|dffpipe_od9:dffpipe9 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\|dffpipe_od9:dffpipe9\"" {  } { { "db/alt_synch_pipe_okd.tdf" "dffpipe9" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_okd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689423350152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689423350152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_cnl1.tdf" "rdempty_eq_comp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram_ctrl_top.v" "sdram_ctrl_inst" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AREF_done sdram_ctrl.v(68) " "Verilog HDL or VHDL warning at sdram_ctrl.v(68): object \"AREF_done\" assigned a value but never read" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(445) " "Verilog HDL Case Statement information at sdram_ctrl.v(445): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 445 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(470) " "Verilog HDL Case Statement information at sdram_ctrl.v(470): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 470 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(498) " "Verilog HDL Case Statement information at sdram_ctrl.v(498): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 498 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_ctrl.v(440) " "Inferred latch for \"rd_break_ref\" at sdram_ctrl.v(440)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 440 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_ctrl.v(437) " "Inferred latch for \"wr_break_ref\" at sdram_ctrl.v(437)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 437 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_ctrl.v(434) " "Inferred latch for \"ref_break_rd\" at sdram_ctrl.v(434)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_ctrl.v(431) " "Inferred latch for \"ref_break_wr\" at sdram_ctrl.v(431)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689423350158 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init\"" {  } { { "../rtl/sdram_ctrl.v" "sdram_init" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689423350159 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689423351440 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[0\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[0\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[0\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[0\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[1\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[1\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[1\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[1\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[2\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[2\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[2\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[2\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[3\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[3\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[3\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[3\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[4\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[4\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[4\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[4\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[5\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[5\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[5\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[5\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[6\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[6\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[6\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[6\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[7\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[7\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[7\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[7\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[8\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[8\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[8\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[8\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[9\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[9\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[9\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[9\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[10\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[10\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[10\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[10\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[11\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[11\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[11\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[11\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[12\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[12\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[12\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[12\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[13\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[13\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[13\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[13\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[14\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[14\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[14\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[14\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[15\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[15\] " "Converted the fan-out from the tri-state buffer \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|Dq\[15\]\" to the node \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\|q_b\[15\]\" into an OR gate" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689423351463 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689423351463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[0\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351466 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[1\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351467 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[2\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351467 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[3\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351467 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[3\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351467 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[4\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351468 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[4\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351468 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[5\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351468 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[5\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351469 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[6\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351469 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[6\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351469 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[7\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351470 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[7\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351470 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[8\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351470 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[8\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351470 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[9\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351471 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[10\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351471 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[11\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351471 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[12\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351472 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[0\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351472 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[1\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689423351472 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689423351472 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 75 -1 0 } } { "../rtl/sdram_init.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_init.v" 43 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_t57.tdf" 33 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_s57.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_t57.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_s57.tdf" 44 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_njc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1689423351475 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1689423351477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sd_CS_N GND " "Pin \"sd_CS_N\" is stuck at GND" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689423351698 "|UART_to_TFT|sd_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_Dqm\[0\] GND " "Pin \"sd_Dqm\[0\]\" is stuck at GND" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689423351698 "|UART_to_TFT|sd_Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_Dqm\[1\] GND " "Pin \"sd_Dqm\[1\]\" is stuck at GND" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689423351698 "|UART_to_TFT|sd_Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689423351698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1689423351788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1689423352334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.map.smsg " "Generated suppressed messages file E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1689423352507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689423352689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689423352689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1014 " "Implemented 1014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689423352963 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689423352963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "926 " "Implemented 926 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689423352963 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689423352963 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1689423352963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689423352963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689423353035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 20:15:53 2023 " "Processing ended: Sat Jul 15 20:15:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689423353035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689423353035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689423353035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689423353035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689423356190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689423356199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 20:15:55 2023 " "Processing started: Sat Jul 15 20:15:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689423356199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689423356199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_to_TFT -c UART_to_TFT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_to_TFT -c UART_to_TFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689423356200 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689423356326 ""}
{ "Info" "0" "" "Project  = UART_to_TFT" {  } {  } 0 0 "Project  = UART_to_TFT" 0 0 "Fitter" 0 0 1689423356326 ""}
{ "Info" "0" "" "Revision = UART_to_TFT" {  } {  } 0 0 "Revision = UART_to_TFT" 0 0 "Fitter" 0 0 1689423356326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1689423356435 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_to_TFT EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"UART_to_TFT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689423356468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689423356516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689423356516 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] -150.0 degrees -148.9 degrees " "Can't achieve requested value -150.0 degrees for clock output pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] of parameter phase shift -- achieved value of -148.9 degrees" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 891 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1689423356560 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689423356560 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 889 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689423356560 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 890 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689423356560 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 -149 -4135 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -149 degrees (-4135 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 891 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689423356560 ""}  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1689423356560 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689423356738 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1689423357160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1689423357160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1689423357160 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689423357160 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 2437 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689423357165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 2439 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689423357165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 2441 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689423357165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 2443 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689423357165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 2445 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689423357165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689423357165 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689423357167 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1689423357178 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1689423357706 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0gl1 " "Entity dcfifo_0gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423357710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423357710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689423357710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cnl1 " "Entity dcfifo_cnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423357710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423357710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689423357710 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1689423357710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_to_TFT.sdc " "Synopsys Design Constraints File file not found: 'UART_to_TFT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689423357716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689423357717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689423357719 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout " "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1689423357726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1689423357726 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689423357733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689423357734 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689423357735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689423357798 ""}  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689423357798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689423357798 ""}  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689423357798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689423357798 ""}  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689423357798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689423357798 ""}  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689423357798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[7\]~0  " "Automatically promoted node sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 1446 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689423357799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|address\[10\] " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|address\[10\]" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|address_b\[0\]~0 " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|address_b\[0\]~0" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 1032 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|command\[2\]~7 " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|command\[2\]~7" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 1083 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|wr_sdram_addr\[13\]~35 " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|wr_sdram_addr\[13\]~35" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 1637 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|wr_sdram_addr\[13\]~36 " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|wr_sdram_addr\[13\]~36" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 1638 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|address\[0\]~7 " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|address\[0\]~7" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 1879 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[0\] " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[0\]" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 720 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[1\] " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[1\]" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 719 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[2\] " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[2\]" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 718 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[3\] " "Destination node sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[3\]" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689423357799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1689423357799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1689423357799 ""}  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 0 { 0 ""} 0 2424 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689423357799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689423358248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689423358251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689423358251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689423358254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689423358257 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689423358259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689423358260 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689423358261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689423358319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1689423358321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689423358321 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] TFT_clk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TFT_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } } { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 62 0 0 } } { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 47 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1689423358360 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] sd_clk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"sd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } } { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 62 0 0 } } { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1689423358361 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689423358382 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689423358388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689423358993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689423359173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689423359189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689423360661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689423360661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689423361089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.5% " "4e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1689423361867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/verilog/UART_to_TFT/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1689423362024 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689423362024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689423363437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1689423363438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689423363438 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689423363464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689423363527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689423363730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689423363780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689423364051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689423364522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.fit.smsg " "Generated suppressed messages file E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689423364863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5795 " "Peak virtual memory: 5795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689423365312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 20:16:05 2023 " "Processing ended: Sat Jul 15 20:16:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689423365312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689423365312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689423365312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689423365312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689423368112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689423368119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 20:16:07 2023 " "Processing started: Sat Jul 15 20:16:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689423368119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689423368119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_to_TFT -c UART_to_TFT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_to_TFT -c UART_to_TFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689423368119 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1689423368732 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689423368747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689423368951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 20:16:08 2023 " "Processing ended: Sat Jul 15 20:16:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689423368951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689423368951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689423368951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689423368951 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689423369552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689423371335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689423371343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 20:16:10 2023 " "Processing started: Sat Jul 15 20:16:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689423371343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689423371343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_to_TFT -c UART_to_TFT " "Command: quartus_sta UART_to_TFT -c UART_to_TFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689423371343 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1689423371562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689423371700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1689423371740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1689423371740 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1689423371941 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0gl1 " "Entity dcfifo_0gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689423372003 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cnl1 " "Entity dcfifo_cnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689423372003 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1689423372003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_to_TFT.sdc " "Synopsys Design Constraints File file not found: 'UART_to_TFT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1689423372009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1689423372009 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -148.85 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -148.85 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1689423372011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " "create_clock -period 1.000 -name sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372013 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372013 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout " "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1689423372061 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1689423372064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372066 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1689423372068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1689423372078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689423372105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689423372105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.508 " "Worst-case setup slack is -5.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.508            -112.145 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.508            -112.145 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.175            -103.045 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "   -5.175            -103.045 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.253               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.939               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.939               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.459               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.459               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.373               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.435               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.454               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "    1.427               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.530 " "Worst-case recovery slack is -1.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530             -58.026 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.530             -58.026 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.617               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.617               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.091               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.091               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.449               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.449               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.138 " "Worst-case removal slack is 1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.138               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.143               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.169               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.627               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.627               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.142 " "Worst-case minimum pulse width slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "    0.142               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.689               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.689               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.700               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.695               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 clk  " "    9.934               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.075               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.075               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372130 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.691 ns " "Worst Case Available Settling Time: 13.691 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372356 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1689423372365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1689423372387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1689423372722 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout " "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372823 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1689423372823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689423372842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689423372842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.259 " "Worst-case setup slack is -5.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.259            -104.526 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "   -5.259            -104.526 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.783             -96.807 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.783             -96.807 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.641               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.278               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.278               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.992               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.992               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.357               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.385               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "    1.424               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.354 " "Worst-case recovery slack is -1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -51.371 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.354             -51.371 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.804               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.804               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.320               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.320               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.606               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.606               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.011 " "Worst-case removal slack is 1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.011               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.047               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.047               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.078               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.473               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.473               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.156 " "Worst-case minimum pulse width slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "    0.156               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.667               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.674               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.674               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.672               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.672               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 clk  " "    9.943               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.056               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.056               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423372892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.053 ns " "Worst Case Available Settling Time: 14.053 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1689423373229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout " "Cell: sdram_ctrl_top_inst\|fifo_rd_inst\|dcfifo_component\|auto_generated\|op_2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1689423373431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689423373436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689423373436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.409 " "Worst-case setup slack is -2.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409             -48.993 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.409             -48.993 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.908             -37.765 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "   -1.908             -37.765 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.626               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.626               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.890               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.890               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.645               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.645               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423373452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.119               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.171               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "    0.589               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423373469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.291 " "Worst-case recovery slack is -0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291             -10.224 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.291             -10.224 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.387               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.387               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.220               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.220               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.851               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.851               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423373483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.471 " "Worst-case removal slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.471               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.486               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.494               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.738               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.738               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423373497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.260 " "Worst-case minimum pulse width slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\]  " "    0.260               0.000 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|dffpipe_hd9:ws_brp\|dffe16a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.734               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.736               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.736               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 clk  " "    9.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.734               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.734               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.121               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.121               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689423373509 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.273 ns " "Worst Case Available Settling Time: 17.273 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1689423373937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1689423374327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1689423374328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689423374561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 20:16:14 2023 " "Processing ended: Sat Jul 15 20:16:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689423374561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689423374561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689423374561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689423374561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689423376951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689423376958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 20:16:16 2023 " "Processing started: Sat Jul 15 20:16:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689423376958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689423376958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_to_TFT -c UART_to_TFT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_to_TFT -c UART_to_TFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689423376958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_8_1200mv_85c_slow.vo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_8_1200mv_85c_slow.vo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423377648 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_8_1200mv_0c_slow.vo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_8_1200mv_0c_slow.vo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423377758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_min_1200mv_0c_fast.vo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_min_1200mv_0c_fast.vo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423377865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT.vo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT.vo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423377976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_8_1200mv_85c_v_slow.sdo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_8_1200mv_85c_v_slow.sdo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423378065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_8_1200mv_0c_v_slow.sdo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_8_1200mv_0c_v_slow.sdo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423378154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_min_1200mv_0c_v_fast.sdo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_min_1200mv_0c_v_fast.sdo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423378244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_to_TFT_v.sdo E:/verilog/UART_to_TFT/prj/simulation/modelsim/ simulation " "Generated file UART_to_TFT_v.sdo in folder \"E:/verilog/UART_to_TFT/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689423378332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689423378404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 20:16:18 2023 " "Processing ended: Sat Jul 15 20:16:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689423378404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689423378404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689423378404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689423378404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus II Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689423379099 ""}
