onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group RF -radix hexadecimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(31) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(30) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(29) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(28) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(27) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(26) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(25) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(24) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(23) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(22) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(21) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(20) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(19) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(18) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(17) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(16) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(15) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(14) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(13) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(12) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(11) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(10) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(9) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(8) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(7) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(6) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(5) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(4) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(3) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(2) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(1) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(0) -radix hexadecimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(31) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(30) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(29) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(28) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(27) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(26) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(25) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(24) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(23) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(22) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(21) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(20) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(19) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(18) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(17) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(16) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(15) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(14) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(13) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(12) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(11) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(10) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(9) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(8) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(7) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(6) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(5) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(4) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(3) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(2) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(1) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1(0) {-height 16 -radix hexadecimal}} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_1
add wave -noupdate -group RF -radix hexadecimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(31) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(30) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(29) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(28) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(27) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(26) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(25) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(24) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(23) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(22) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(21) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(20) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(19) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(18) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(17) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(16) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(15) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(14) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(13) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(12) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(11) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(10) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(9) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(8) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(7) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(6) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(5) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(4) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(3) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(2) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(1) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(0) -radix hexadecimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(31) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(30) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(29) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(28) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(27) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(26) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(25) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(24) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(23) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(22) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(21) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(20) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(19) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(18) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(17) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(16) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(15) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(14) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(13) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(12) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(11) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(10) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(9) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(8) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(7) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(6) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(5) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(4) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(3) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(2) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(1) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2(0) {-height 16 -radix hexadecimal}} /dlx_tb/DLX_1/DATAPATH_1/RF_OUT_2
add wave -noupdate -group RF /dlx_tb/DLX_1/DATAPATH_1/RF_i/ENABLE
add wave -noupdate -group RF /dlx_tb/DLX_1/DATAPATH_1/RF_i/RD1
add wave -noupdate -group RF /dlx_tb/DLX_1/DATAPATH_1/RF_i/RD2
add wave -noupdate -group RF /dlx_tb/DLX_1/DATAPATH_1/RF_i/WR
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/ADD_WR
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/ADD_RD1
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/ADD_RD2
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/DATAIN
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/OUT1
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/OUT2
add wave -noupdate -group RF -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RF_i/REGISTERS
add wave -noupdate -radix unsigned /dlx_tb/DLX_1/DATAPATH_1/PC
add wave -noupdate /dlx_tb/DLX_1/DATAPATH_1/CLK
add wave -noupdate /dlx_tb/DLX_1/DATAPATH_1/CW
add wave -noupdate -group IF/ID -color Magenta -height 30 -radix hexadecimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/IR(31) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(30) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(29) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(28) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(27) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(26) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(25) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(24) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(23) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(22) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(21) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(20) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(19) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(18) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(17) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(16) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(15) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(14) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(13) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(12) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(11) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(10) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(9) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(8) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(7) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(6) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(5) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(4) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(3) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(2) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(1) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(0) -radix hexadecimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/IR(31) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(30) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(29) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(28) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(27) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(26) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(25) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(24) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(23) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(22) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(21) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(20) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(19) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(18) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(17) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(16) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(15) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(14) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(13) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(12) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(11) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(10) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(9) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(8) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(7) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(6) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(5) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(4) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(3) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(2) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(1) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(0) {-color Magenta -height 16 -radix hexadecimal}} /dlx_tb/DLX_1/DATAPATH_1/IR
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/NPC
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/INS_IMM
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/INS_RD
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/INS_RS2
add wave -noupdate -group IF/ID -radix decimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/INS_RS1(4) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/INS_RS1(3) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/INS_RS1(2) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/INS_RS1(1) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/INS_RS1(0) -radix hexadecimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/INS_RS1(4) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/INS_RS1(3) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/INS_RS1(2) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/INS_RS1(1) {-height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/INS_RS1(0) {-height 16 -radix hexadecimal}} /dlx_tb/DLX_1/DATAPATH_1/INS_RS1
add wave -noupdate -group IF/ID -radix hexadecimal /dlx_tb/DLX_1/DATAPATH_1/INS_FUNC
add wave -noupdate -group IF/ID -radix hexadecimal /dlx_tb/DLX_1/DATAPATH_1/INS_OP_CODE
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/INS_J_IMM
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/INS_IMM_EXT
add wave -noupdate -group IF/ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/INS_J_IMM_EXT
add wave -noupdate -group ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/MUX_J_OUT
add wave -noupdate -group ID -radix decimal /dlx_tb/DLX_1/DATAPATH_1/MUX_R_OUT
add wave -noupdate -group ID/EX -radix unsigned /dlx_tb/DLX_1/DATAPATH_1/NPC_ID
add wave -noupdate -group ID/EX -radix decimal /dlx_tb/DLX_1/DATAPATH_1/IMM
add wave -noupdate -group ID/EX -radix decimal /dlx_tb/DLX_1/DATAPATH_1/B
add wave -noupdate -group ID/EX -radix decimal /dlx_tb/DLX_1/DATAPATH_1/A
add wave -noupdate -group ID/EX -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RD_ID
add wave -noupdate -group EXE -radix unsigned /dlx_tb/DLX_1/DATAPATH_1/ALU_IN_1
add wave -noupdate -group EXE -radix decimal /dlx_tb/DLX_1/DATAPATH_1/ALU_IN_2
add wave -noupdate -group EXE -radix decimal /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT
add wave -noupdate -group EXE /dlx_tb/DLX_1/DATAPATH_1/COND
add wave -noupdate -group EXE /dlx_tb/DLX_1/DATAPATH_1/A_EQ_ZERO
add wave -noupdate -group EXE -radix decimal /dlx_tb/DLX_1/DATAPATH_1/MUX_COND_OUT
add wave -noupdate -group EX/MEM -radix unsigned /dlx_tb/DLX_1/DATAPATH_1/NPC_EX
add wave -noupdate -group EX/MEM -radix decimal /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG
add wave -noupdate -group EX/MEM -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RD_EX
add wave -noupdate -group EX/MEM -radix decimal /dlx_tb/DLX_1/DATAPATH_1/B_EX
add wave -noupdate -group MEM/WB -radix decimal /dlx_tb/DLX_1/DATAPATH_1/LMD
add wave -noupdate -group MEM/WB -radix decimal /dlx_tb/DLX_1/DATAPATH_1/RD_MEM
add wave -noupdate -group MEM/WB -radix decimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(31) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(30) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(29) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(28) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(27) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(26) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(25) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(24) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(23) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(22) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(21) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(20) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(19) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(18) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(17) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(16) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(15) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(14) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(13) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(12) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(11) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(10) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(9) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(8) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(7) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(6) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(5) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(4) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(3) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(2) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(1) -radix decimal} {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(0) -radix decimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(31) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(30) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(29) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(28) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(27) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(26) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(25) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(24) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(23) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(22) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(21) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(20) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(19) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(18) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(17) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(16) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(15) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(14) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(13) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(12) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(11) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(10) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(9) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(8) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(7) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(6) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(5) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(4) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(3) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(2) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(1) {-height 16 -radix decimal} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME(0) {-height 16 -radix decimal}} /dlx_tb/DLX_1/DATAPATH_1/ALU_OUT_REG_ME
add wave -noupdate -group WB -radix decimal /dlx_tb/DLX_1/DATAPATH_1/MUX_LMD_OUT
add wave -noupdate -group IRAM_CU /dlx_tb/DLX_1/CU_1/IRAM_ENABLE
add wave -noupdate -group IRAM_CU /dlx_tb/DLX_1/CU_1/IRAM_ENABLE
add wave -noupdate -color Magenta -height 30 -radix hexadecimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/IR(31) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(30) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(29) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(28) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(27) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(26) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(25) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(24) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(23) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(22) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(21) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(20) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(19) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(18) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(17) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(16) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(15) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(14) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(13) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(12) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(11) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(10) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(9) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(8) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(7) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(6) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(5) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(4) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(3) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(2) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(1) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(0) -radix hexadecimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/IR(31) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(30) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(29) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(28) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(27) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(26) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(25) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(24) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(23) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(22) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(21) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(20) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(19) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(18) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(17) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(16) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(15) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(14) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(13) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(12) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(11) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(10) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(9) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(8) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(7) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(6) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(5) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(4) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(3) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(2) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(1) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(0) {-color Magenta -height 16 -radix hexadecimal}} /dlx_tb/DLX_1/DATAPATH_1/IR
add wave -noupdate /dlx_tb/DLX_1/DATAPATH_1/CLK
add wave -noupdate -radix unsigned /dlx_tb/DLX_1/DATAPATH_1/PC
add wave -noupdate -group FU -expand /dlx_tb/DLX_1/forwarding_unit_1/cu_to_fu
add wave -noupdate -group FU -radix decimal -childformat {{/dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RD_ID -radix decimal} {/dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RD_EX -radix decimal} {/dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RD_MEM -radix decimal} {/dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RS_ID -radix decimal} {/dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RT_ID -radix decimal}} -expand -subitemconfig {/dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RD_ID {-height 16 -radix decimal} /dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RD_EX {-height 16 -radix decimal} /dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RD_MEM {-height 16 -radix decimal} /dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RS_ID {-height 16 -radix decimal} /dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu.RT_ID {-height 16 -radix decimal}} /dlx_tb/DLX_1/forwarding_unit_1/dp_to_fu
add wave -noupdate -group FU /dlx_tb/DLX_1/forwarding_unit_1/MUX_A_SEL
add wave -noupdate -group FU /dlx_tb/DLX_1/forwarding_unit_1/MUX_B_SEL
add wave -noupdate -group FU /dlx_tb/DLX_1/forwarding_unit_1/MUX_FWD_EX_LMD_SEL
add wave -noupdate -group FU /dlx_tb/DLX_1/forwarding_unit_1/MUX_FWD_MEM_LMD_SEL
add wave -noupdate -group HU /dlx_tb/DLX_1/HAZARD_DETECTION_UNIT_1/CLK
add wave -noupdate -group HU /dlx_tb/DLX_1/HAZARD_DETECTION_UNIT_1/RST
add wave -noupdate -group HU /dlx_tb/DLX_1/HAZARD_DETECTION_UNIT_1/IRAM_READY
add wave -noupdate -group HU /dlx_tb/DLX_1/HAZARD_DETECTION_UNIT_1/dp_to_hu
add wave -noupdate -group HU -expand /dlx_tb/DLX_1/HAZARD_DETECTION_UNIT_1/cu_to_hu
add wave -noupdate -group HU -expand /dlx_tb/DLX_1/HAZARD_DETECTION_UNIT_1/SECW
add wave -noupdate -group CWs /dlx_tb/DLX_1/CU_1/cw_s
add wave -noupdate -group CWs /dlx_tb/DLX_1/CU_1/cw2
add wave -noupdate -group CWs /dlx_tb/DLX_1/CU_1/cw3
add wave -noupdate -group CWs /dlx_tb/DLX_1/CU_1/cw4
add wave -noupdate -group IRAM -radix decimal /dlx_tb/DLX_1/DATAPATH_1/IRAM_ADDRESS
add wave -noupdate -group IRAM -radix hexadecimal /dlx_tb/DLX_1/DATAPATH_1/IRAM_DATA
add wave -noupdate -group DRAMD -radix hexadecimal /dlx_tb/DRAM/ADDR
add wave -noupdate -group DRAMD -radix decimal /dlx_tb/DRAM/DATA_IN
add wave -noupdate -group DRAMD /dlx_tb/DRAM/ENABLE
add wave -noupdate -group DRAMD /dlx_tb/DRAM/READNOTWRITE
add wave -noupdate -group DRAMD /dlx_tb/DRAM/DATA_READY
add wave -noupdate -group DRAMD -radix decimal /dlx_tb/DRAM/DATA_OUT
add wave -noupdate -group DRAMD -radix decimal /dlx_tb/DRAM/DRAM_mem(20)
add wave -noupdate -group DRAMD -radix decimal /dlx_tb/DRAM/DRAM_mem(21)
add wave -noupdate -group DRAMD -color Magenta -height 30 -radix hexadecimal -childformat {{/dlx_tb/DLX_1/DATAPATH_1/IR(31) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(30) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(29) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(28) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(27) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(26) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(25) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(24) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(23) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(22) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(21) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(20) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(19) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(18) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(17) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(16) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(15) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(14) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(13) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(12) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(11) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(10) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(9) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(8) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(7) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(6) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(5) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(4) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(3) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(2) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(1) -radix hexadecimal} {/dlx_tb/DLX_1/DATAPATH_1/IR(0) -radix hexadecimal}} -subitemconfig {/dlx_tb/DLX_1/DATAPATH_1/IR(31) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(30) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(29) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(28) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(27) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(26) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(25) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(24) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(23) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(22) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(21) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(20) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(19) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(18) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(17) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(16) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(15) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(14) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(13) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(12) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(11) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(10) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(9) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(8) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(7) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(6) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(5) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(4) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(3) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(2) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(1) {-color Magenta -height 16 -radix hexadecimal} /dlx_tb/DLX_1/DATAPATH_1/IR(0) {-color Magenta -height 16 -radix hexadecimal}} /dlx_tb/DLX_1/DATAPATH_1/IR
add wave -noupdate -group DRAMD -radix decimal -childformat {{/dlx_tb/DRAM/DRAM_mem(0) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(1) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(2) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(3) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(4) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(5) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(6) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(7) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(8) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(9) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(10) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(11) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(12) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(13) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(14) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(15) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(16) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(17) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(18) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(19) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(20) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(21) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(22) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23) -radix decimal -childformat {{/dlx_tb/DRAM/DRAM_mem(23)(31) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(30) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(29) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(28) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(27) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(26) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(25) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(24) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(23) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(22) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(21) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(20) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(19) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(18) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(17) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(16) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(15) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(14) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(13) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(12) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(11) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(10) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(9) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(8) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(7) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(6) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(5) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(4) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(3) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(2) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(1) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(0) -radix decimal}}} {/dlx_tb/DRAM/DRAM_mem(24) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(25) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(26) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(27) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(28) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(29) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(30) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(31) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(32) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(33) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(34) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(35) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(36) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(37) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(38) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(39) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(40) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(41) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(42) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(43) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(44) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(45) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(46) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(47) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(48) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(49) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(50) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(51) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(52) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(53) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(54) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(55) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(56) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(57) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(58) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(59) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(60) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(61) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(62) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(63) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(64) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(65) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(66) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(67) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(68) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(69) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(70) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(71) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(72) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(73) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(74) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(75) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(76) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(77) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(78) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(79) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(80) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(81) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(82) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(83) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(84) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(85) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(86) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(87) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(88) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(89) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(90) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(91) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(92) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(93) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(94) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(95) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(96) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(97) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(98) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(99) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(100) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(101) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(102) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(103) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(104) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(105) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(106) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(107) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(108) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(109) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(110) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(111) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(112) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(113) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(114) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(115) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(116) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(117) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(118) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(119) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(120) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(121) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(122) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(123) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(124) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(125) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(126) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(127) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(128) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(129) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(130) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(131) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(132) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(133) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(134) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(135) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(136) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(137) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(138) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(139) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(140) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(141) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(142) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(143) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(144) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(145) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(146) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(147) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(148) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(149) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(150) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(151) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(152) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(153) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(154) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(155) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(156) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(157) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(158) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(159) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(160) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(161) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(162) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(163) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(164) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(165) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(166) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(167) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(168) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(169) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(170) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(171) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(172) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(173) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(174) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(175) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(176) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(177) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(178) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(179) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(180) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(181) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(182) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(183) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(184) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(185) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(186) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(187) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(188) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(189) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(190) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(191) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(192) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(193) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(194) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(195) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(196) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(197) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(198) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(199) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(200) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(201) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(202) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(203) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(204) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(205) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(206) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(207) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(208) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(209) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(210) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(211) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(212) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(213) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(214) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(215) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(216) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(217) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(218) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(219) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(220) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(221) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(222) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(223) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(224) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(225) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(226) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(227) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(228) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(229) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(230) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(231) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(232) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(233) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(234) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(235) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(236) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(237) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(238) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(239) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(240) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(241) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(242) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(243) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(244) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(245) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(246) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(247) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(248) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(249) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(250) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(251) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(252) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(253) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(254) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(255) -radix decimal}} -expand -subitemconfig {/dlx_tb/DRAM/DRAM_mem(0) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(1) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(2) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(3) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(4) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(5) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(6) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(7) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(8) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(9) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(10) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(11) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(12) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(13) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(14) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(15) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(16) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(17) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(18) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(19) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(20) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(21) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(22) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23) {-height 16 -radix decimal -childformat {{/dlx_tb/DRAM/DRAM_mem(23)(31) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(30) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(29) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(28) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(27) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(26) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(25) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(24) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(23) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(22) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(21) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(20) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(19) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(18) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(17) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(16) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(15) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(14) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(13) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(12) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(11) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(10) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(9) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(8) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(7) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(6) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(5) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(4) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(3) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(2) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(1) -radix decimal} {/dlx_tb/DRAM/DRAM_mem(23)(0) -radix decimal}}} /dlx_tb/DRAM/DRAM_mem(23)(31) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(30) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(29) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(28) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(27) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(26) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(25) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(24) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(23) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(22) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(21) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(20) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(19) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(18) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(17) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(16) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(15) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(14) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(13) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(12) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(11) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(10) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(9) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(8) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(7) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(6) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(5) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(4) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(3) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(2) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(1) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(23)(0) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(24) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(25) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(26) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(27) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(28) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(29) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(30) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(31) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(32) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(33) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(34) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(35) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(36) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(37) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(38) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(39) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(40) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(41) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(42) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(43) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(44) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(45) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(46) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(47) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(48) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(49) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(50) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(51) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(52) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(53) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(54) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(55) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(56) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(57) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(58) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(59) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(60) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(61) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(62) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(63) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(64) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(65) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(66) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(67) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(68) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(69) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(70) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(71) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(72) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(73) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(74) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(75) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(76) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(77) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(78) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(79) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(80) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(81) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(82) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(83) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(84) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(85) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(86) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(87) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(88) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(89) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(90) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(91) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(92) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(93) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(94) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(95) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(96) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(97) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(98) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(99) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(100) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(101) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(102) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(103) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(104) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(105) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(106) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(107) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(108) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(109) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(110) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(111) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(112) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(113) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(114) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(115) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(116) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(117) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(118) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(119) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(120) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(121) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(122) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(123) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(124) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(125) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(126) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(127) {-height 16 -radix decimal} /dlx_tb/DRAM/DRAM_mem(128) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(129) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(130) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(131) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(132) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(133) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(134) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(135) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(136) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(137) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(138) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(139) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(140) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(141) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(142) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(143) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(144) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(145) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(146) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(147) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(148) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(149) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(150) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(151) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(152) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(153) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(154) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(155) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(156) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(157) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(158) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(159) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(160) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(161) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(162) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(163) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(164) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(165) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(166) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(167) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(168) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(169) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(170) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(171) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(172) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(173) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(174) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(175) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(176) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(177) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(178) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(179) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(180) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(181) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(182) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(183) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(184) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(185) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(186) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(187) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(188) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(189) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(190) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(191) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(192) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(193) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(194) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(195) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(196) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(197) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(198) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(199) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(200) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(201) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(202) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(203) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(204) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(205) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(206) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(207) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(208) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(209) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(210) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(211) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(212) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(213) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(214) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(215) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(216) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(217) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(218) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(219) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(220) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(221) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(222) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(223) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(224) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(225) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(226) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(227) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(228) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(229) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(230) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(231) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(232) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(233) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(234) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(235) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(236) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(237) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(238) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(239) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(240) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(241) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(242) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(243) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(244) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(245) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(246) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(247) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(248) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(249) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(250) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(251) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(252) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(253) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(254) {-radix decimal} /dlx_tb/DRAM/DRAM_mem(255) {-radix decimal}} /dlx_tb/DRAM/DRAM_mem
add wave -noupdate -group DRAMD /dlx_tb/DRAM/tmp_data
add wave -noupdate -group DRAMD /dlx_tb/DRAM/int_data_ready
add wave -noupdate -group DRAMD /dlx_tb/DRAM/mem_ready
add wave -noupdate -group DRAMD /dlx_tb/DRAM/counter
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {483900 ps} 0} {{Cursor 2} {110530 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 225
configure wave -valuecolwidth 115
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {875390 ps}
