// Seed: 1571473696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  always @(posedge 1) begin
    if (1) begin
      if (id_8) id_6 = 1'd0;
    end else if (id_11) id_9 += 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6;
  module_0(
      id_3, id_1, id_3, id_4, id_3, id_4, id_5, id_5, id_3, id_6, id_6
  );
  wire id_7;
endmodule
