/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __IOMUX_CTRL_SAFETY_REG_H__
#define __IOMUX_CTRL_SAFETY_REG_H__

#define IO_PAD_CONFIG_JTAG_TMS_OFF  0x0U

#define IO_PAD_CONFIG_JTAG_TCK_OFF  0x4U

#define IO_PAD_CONFIG_JTAG_TDI_OFF  0x8U

#define IO_PAD_CONFIG_JTAG_TDO_OFF  0xcU

#define IO_PAD_CONFIG_JTAG_TRST_N_OFF   0x10U

#define IO_PAD_CONFIG_OSPI1_SCLK_OFF    0x14U

#define IO_PAD_CONFIG_OSPI1_SS0_OFF 0x18U

#define IO_PAD_CONFIG_OSPI1_DATA0_OFF   0x1cU

#define IO_PAD_CONFIG_OSPI1_DATA1_OFF   0x20U

#define IO_PAD_CONFIG_OSPI1_DATA2_OFF   0x24U

#define IO_PAD_CONFIG_OSPI1_DATA3_OFF   0x28U

#define IO_PAD_CONFIG_OSPI1_DATA4_OFF   0x2cU

#define IO_PAD_CONFIG_OSPI1_DATA5_OFF   0x30U

#define IO_PAD_CONFIG_OSPI1_DATA6_OFF   0x34U

#define IO_PAD_CONFIG_OSPI1_DATA7_OFF   0x38U

#define IO_PAD_CONFIG_OSPI1_DQS_OFF 0x3cU

#define IO_PAD_CONFIG_OSPI1_SS1_OFF 0x40U

#define IO_PAD_CONFIG_RGMII1_TXC_OFF    0x44U

#define IO_PAD_CONFIG_RGMII1_TXD0_OFF   0x48U

#define IO_PAD_CONFIG_RGMII1_TXD1_OFF   0x4cU

#define IO_PAD_CONFIG_RGMII1_TXD2_OFF   0x50U

#define IO_PAD_CONFIG_RGMII1_TXD3_OFF   0x54U

#define IO_PAD_CONFIG_RGMII1_TX_CTL_OFF 0x58U

#define IO_PAD_CONFIG_RGMII1_RXC_OFF    0x5cU

#define IO_PAD_CONFIG_RGMII1_RXD0_OFF   0x60U

#define IO_PAD_CONFIG_RGMII1_RXD1_OFF   0x64U

#define IO_PAD_CONFIG_RGMII1_RXD2_OFF   0x68U

#define IO_PAD_CONFIG_RGMII1_RXD3_OFF   0x6cU

#define IO_PAD_CONFIG_RGMII1_RX_CTL_OFF 0x70U

#define IO_PAD_CONFIG_GPIO_A0_OFF   0x74U

#define IO_PAD_CONFIG_GPIO_A1_OFF   0x78U

#define IO_PAD_CONFIG_GPIO_A2_OFF   0x7cU

#define IO_PAD_CONFIG_GPIO_A3_OFF   0x80U

#define IO_PAD_CONFIG_GPIO_A4_OFF   0x84U

#define IO_PAD_CONFIG_GPIO_A5_OFF   0x88U

#define IO_PAD_CONFIG_GPIO_A6_OFF   0x8cU

#define IO_PAD_CONFIG_GPIO_A7_OFF   0x90U

#define IO_PAD_CONFIG_GPIO_A8_OFF   0x94U

#define IO_PAD_CONFIG_GPIO_A9_OFF   0x98U

#define IO_PAD_CONFIG_GPIO_A10_OFF  0x9cU

#define IO_PAD_CONFIG_GPIO_A11_OFF  0xa0U

#define IO_PAD_CONFIG_GPIO_B0_OFF   0xa4U

#define IO_PAD_CONFIG_GPIO_B1_OFF   0xa8U

#define IO_PAD_CONFIG_GPIO_B2_OFF   0xacU

#define IO_PAD_CONFIG_GPIO_B3_OFF   0xb0U

#define IO_PAD_CONFIG_GPIO_B4_OFF   0xb4U

#define IO_PAD_CONFIG_GPIO_B5_OFF   0xb8U

#define IO_PAD_CONFIG_GPIO_B6_OFF   0xbcU

#define IO_PAD_CONFIG_GPIO_B7_OFF   0xc0U

#define IO_PAD_CONFIG_GPIO_B8_OFF   0xc4U

#define IO_PAD_CONFIG_GPIO_B9_OFF   0xc8U

#define IO_PAD_CONFIG_GPIO_B10_OFF  0xccU

#define IO_PAD_CONFIG_GPIO_B11_OFF  0xd0U

#define IO_PAD_CONFIG_SEM_FAULT_OFF 0xd4U

#define IO_PAD_CONFIG_GPIO_SAF_OFF  0xd8U

#define PIN_MUX_CONFIG_OSPI1_SCLK_OFF   0x200U

#define PIN_MUX_CONFIG_OSPI1_SS0_OFF    0x204U

#define PIN_MUX_CONFIG_OSPI1_DATA0_OFF  0x208U

#define PIN_MUX_CONFIG_OSPI1_DATA1_OFF  0x20cU

#define PIN_MUX_CONFIG_OSPI1_DATA2_OFF  0x210U

#define PIN_MUX_CONFIG_OSPI1_DATA3_OFF  0x214U

#define PIN_MUX_CONFIG_OSPI1_DATA4_OFF  0x218U

#define PIN_MUX_CONFIG_OSPI1_DATA5_OFF  0x21cU

#define PIN_MUX_CONFIG_OSPI1_DATA6_OFF  0x220U

#define PIN_MUX_CONFIG_OSPI1_DATA7_OFF  0x224U

#define PIN_MUX_CONFIG_OSPI1_DQS_OFF    0x228U

#define PIN_MUX_CONFIG_OSPI1_SS1_OFF    0x22cU

#define PIN_MUX_CONFIG_RGMII1_TXC_OFF   0x230U

#define PIN_MUX_CONFIG_RGMII1_TXD0_OFF  0x234U

#define PIN_MUX_CONFIG_RGMII1_TXD1_OFF  0x238U

#define PIN_MUX_CONFIG_RGMII1_TXD2_OFF  0x23cU

#define PIN_MUX_CONFIG_RGMII1_TXD3_OFF  0x240U

#define PIN_MUX_CONFIG_RGMII1_TX_CTL_OFF    0x244U

#define PIN_MUX_CONFIG_RGMII1_RXC_OFF   0x248U

#define PIN_MUX_CONFIG_RGMII1_RXD0_OFF  0x24cU

#define PIN_MUX_CONFIG_RGMII1_RXD1_OFF  0x250U

#define PIN_MUX_CONFIG_RGMII1_RXD2_OFF  0x254U

#define PIN_MUX_CONFIG_RGMII1_RXD3_OFF  0x258U

#define PIN_MUX_CONFIG_RGMII1_RX_CTL_OFF    0x25cU

#define PIN_MUX_CONFIG_GPIO_A0_OFF  0x260U

#define PIN_MUX_CONFIG_GPIO_A1_OFF  0x264U

#define PIN_MUX_CONFIG_GPIO_A2_OFF  0x268U

#define PIN_MUX_CONFIG_GPIO_A3_OFF  0x26cU

#define PIN_MUX_CONFIG_GPIO_A4_OFF  0x270U

#define PIN_MUX_CONFIG_GPIO_A5_OFF  0x274U

#define PIN_MUX_CONFIG_GPIO_A6_OFF  0x278U

#define PIN_MUX_CONFIG_GPIO_A7_OFF  0x27cU

#define PIN_MUX_CONFIG_GPIO_A8_OFF  0x280U

#define PIN_MUX_CONFIG_GPIO_A9_OFF  0x284U

#define PIN_MUX_CONFIG_GPIO_A10_OFF 0x288U

#define PIN_MUX_CONFIG_GPIO_A11_OFF 0x28cU

#define PIN_MUX_CONFIG_GPIO_B0_OFF  0x290U

#define PIN_MUX_CONFIG_GPIO_B1_OFF  0x294U

#define PIN_MUX_CONFIG_GPIO_B2_OFF  0x298U

#define PIN_MUX_CONFIG_GPIO_B3_OFF  0x29cU

#define PIN_MUX_CONFIG_GPIO_B4_OFF  0x2a0U

#define PIN_MUX_CONFIG_GPIO_B5_OFF  0x2a4U

#define PIN_MUX_CONFIG_GPIO_B6_OFF  0x2a8U

#define PIN_MUX_CONFIG_GPIO_B7_OFF  0x2acU

#define PIN_MUX_CONFIG_GPIO_B8_OFF  0x2b0U

#define PIN_MUX_CONFIG_GPIO_B9_OFF  0x2b4U

#define PIN_MUX_CONFIG_GPIO_B10_OFF 0x2b8U

#define PIN_MUX_CONFIG_GPIO_B11_OFF 0x2bcU

#define INPUT_SOURCE_SELECT_CANFD1_RX_OFF   0x400U

#define INPUT_SOURCE_SELECT_CANFD2_RX_OFF   0x404U

#define INPUT_SOURCE_SELECT_SPI4_SCLK_OFF   0x408U

#define INPUT_SOURCE_SELECT_SPI4_SS_OFF 0x40cU

#define INPUT_SOURCE_SELECT_SPI4_MISO_OFF   0x410U

#define INPUT_SOURCE_SELECT_SPI4_MOSI_OFF   0x414U

#define INPUT_SOURCE_SELECT_UART5_RX_OFF    0x418U

#define INPUT_SOURCE_SELECT_ENET1_MDIO_OFF  0x41cU

#define INPUT_SOURCE_SELECT_I2C2_SCL_OFF    0x420U

#define INPUT_SOURCE_SELECT_ENET1_AUS_IN_1_OFF  0x424U

#define INPUT_SOURCE_SELECT_I2C2_SDA_OFF    0x428U

#define INPUT_SOURCE_SELECT_ENET1_AUS_IN_2_OFF  0x42cU

#define INPUT_SOURCE_SELECT_SPI3_SCLK_OFF   0x430U

#define INPUT_SOURCE_SELECT_TIMER1_CH0_OFF  0x434U

#define INPUT_SOURCE_SELECT_ENET1_CAP_COMP_0_OFF    0x438U

#define INPUT_SOURCE_SELECT_SPI3_MISO_OFF   0x43cU

#define INPUT_SOURCE_SELECT_UART7_RX_OFF    0x440U

#define INPUT_SOURCE_SELECT_CANFD3_RX_OFF   0x444U

#define INPUT_SOURCE_SELECT_TIMER1_CH1_OFF  0x448U

#define INPUT_SOURCE_SELECT_ENET1_CAP_COMP_1_OFF    0x44cU

#define INPUT_SOURCE_SELECT_SPI3_MOSI_OFF   0x450U

#define INPUT_SOURCE_SELECT_ENET1_CAP_COMP_2_OFF    0x454U

#define INPUT_SOURCE_SELECT_SPI3_SS_OFF 0x458U

#define INPUT_SOURCE_SELECT_CANFD4_RX_OFF   0x45cU

#define INPUT_SOURCE_SELECT_ENET1_CAP_COMP_3_OFF    0x460U

#define INPUT_SOURCE_SELECT_I2C1_SCL_OFF    0x464U

#define INPUT_SOURCE_SELECT_ENET1_AUS_IN_0_OFF  0x468U

#define INPUT_SOURCE_SELECT_I2C1_SDA_OFF    0x46cU

#define INPUT_SOURCE_SELECT_SPI1_SCLK_OFF   0x470U

#define INPUT_SOURCE_SELECT_I2S_SC1_SCK_OFF 0x474U

#define INPUT_SOURCE_SELECT_TIMER1_CH2_OFF  0x478U

#define INPUT_SOURCE_SELECT_SPI1_MISO_OFF   0x47cU

#define INPUT_SOURCE_SELECT_TIMER1_CH3_OFF  0x480U

#define INPUT_SOURCE_SELECT_SPI1_MOSI_OFF   0x484U

#define INPUT_SOURCE_SELECT_I2S_SC1_SDI_SDO_OFF 0x488U

#define INPUT_SOURCE_SELECT_SPI1_SS_OFF 0x48cU

#define INPUT_SOURCE_SELECT_I2S_SC1_WS_OFF  0x490U

#define INPUT_SOURCE_SELECT_SPI2_SCLK_OFF   0x494U

#define INPUT_SOURCE_SELECT_I2S_SC2_SCK_OFF 0x498U

#define INPUT_SOURCE_SELECT_SPI2_MISO_OFF   0x49cU

#define INPUT_SOURCE_SELECT_SPI2_MOSI_OFF   0x4a0U

#define INPUT_SOURCE_SELECT_I2S_SC2_SDI_SDO_OFF 0x4a4U

#define INPUT_SOURCE_SELECT_SPI2_SS_OFF 0x4a8U

#define INPUT_SOURCE_SELECT_I2S_SC2_WS_OFF  0x4acU

#define INPUT_SOURCE_SELECT_I2C3_SCL_OFF    0x4b0U

#define INPUT_SOURCE_SELECT_I2C3_SDA_OFF    0x4b4U

#define INPUT_SOURCE_SELECT_TIMER2_CH0_OFF  0x4b8U

#define INPUT_SOURCE_SELECT_I2C4_SCL_OFF    0x4bcU

#define INPUT_SOURCE_SELECT_TIMER2_CH1_OFF  0x4c0U

#define INPUT_SOURCE_SELECT_I2C4_SDA_OFF    0x4c4U

#define INPUT_SOURCE_SELECT_TIMER2_CH2_OFF  0x4c8U

#define INPUT_SOURCE_SELECT_TIMER2_CH3_OFF  0x4ccU


#endif  /* __IOMUX_CTRL_SAFETY_REG_H__ */