# FSM Reduction and mapping (C) Univ. of Colorado VLSI
.i 5
.o 3
.p 19
.s 4
.r S1
-0001 S0 S1 000
-0001 S1 S1 000
11000 S0 S2 001
01001 S0 S0 000
01001 S1 S1 100
11001 S0 S0 000
11001 S1 S1 100
-1011 S0 S0 000
-1011 S1 S0 000
-1100 S0 S0 010
-1101 S0 S0 010
-1111 S0 S0 000
-1101 S2 S3 011
-1000 S2 S2 001
-1001 S2 S2 001
-1100 S2 S2 001
11001 S3 S1 100
01001 S3 S0 000
-1101 S3 S3 011
.e
