###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad43.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 20:28:27 2015
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.392  | -2.069  | -3.392  | -0.202  |   N/A   |   N/A   |
|           TNS (ns):|-844.854 |-235.580 |-605.057 | -4.217  |   N/A   |   N/A   |
|    Violating Paths:|   591   |   309   |   249   |   33    |   N/A   |   N/A   |
|          All Paths:|   665   |   452   |   251   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -4.254   |     13 (13)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.430%
Routing Overflow: 1.27% H and 6.56% V
------------------------------------------------------------
