From 7059ef6f76e4cff9dbf75c48bb38aa3ff9877527 Mon Sep 17 00:00:00 2001
From: Andy Yan <andy.yan@rock-chips.com>
Date: Wed, 17 Feb 2021 14:36:52 +0800
Subject: [PATCH] drm/rockchip: vop2: Bind Cluster0/Esmart0/Smart0 to VP1,
 Cluster1/Esmart1/Smart1 to VP0

Change-Id: Ie7ef00d9813b8bc05d7e55d3719966d01e0a4e6d
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
---
 drivers/gpu/drm/rockchip/rockchip_vop2_reg.c | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/drivers/gpu/drm/rockchip/rockchip_vop2_reg.c b/drivers/gpu/drm/rockchip/rockchip_vop2_reg.c
index 54d6a10dfa8b..42507d3060f0 100644
--- a/drivers/gpu/drm/rockchip/rockchip_vop2_reg.c
+++ b/drivers/gpu/drm/rockchip/rockchip_vop2_reg.c
@@ -975,7 +975,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .nformats = ARRAY_SIZE(formats_win_full_10bit),
 	  .format_modifiers = format_modifiers_afbc,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x1 },
+	  .possible_crtcs = { 0x7, 0x2 },
 	  .layer_sel_id = 0,
 	  .supported_rotations = DRM_MODE_ROTATE_90 | DRM_MODE_ROTATE_270 |
 				 DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
@@ -1000,7 +1000,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .nformats = ARRAY_SIZE(formats_win_full_10bit),
 	  .format_modifiers = format_modifiers_afbc,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x1 },
+	  .possible_crtcs = { 0x7, 0x2 },
 	  .supported_rotations = DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
 	  .hsu_filter_mode = VOP2_SCALE_UP_BIC,
 	  .hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1021,7 +1021,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .nformats = ARRAY_SIZE(formats_win_full_10bit),
 	  .format_modifiers = format_modifiers_afbc,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x2 },
+	  .possible_crtcs = { 0x7, 0x1 },
 	  .layer_sel_id = 1,
 	  .supported_rotations = DRM_MODE_ROTATE_90 | DRM_MODE_ROTATE_270 |
 				 DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
@@ -1045,7 +1045,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .nformats = ARRAY_SIZE(formats_win_full_10bit),
 	  .format_modifiers = format_modifiers_afbc,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x2 },
+	  .possible_crtcs = { 0x7, 0x1 },
 	  .base = 0x80,
 	  .supported_rotations = DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
 	  .hsu_filter_mode = VOP2_SCALE_UP_BIC,
@@ -1068,7 +1068,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .base = 0x0,
 	  .layer_sel_id = 2,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x1 },
+	  .possible_crtcs = { 0x7, 0x2 },
 	  .supported_rotations = DRM_MODE_REFLECT_Y,
 	  .hsu_filter_mode = VOP2_SCALE_UP_BIC,
 	  .hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1092,7 +1092,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .base = 0x200,
 	  .layer_sel_id = 6,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x2 },
+	  .possible_crtcs = { 0x7, 0x1 },
 	  .supported_rotations = DRM_MODE_REFLECT_Y,
 	  .hsu_filter_mode = VOP2_SCALE_UP_BIC,
 	  .hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1116,7 +1116,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .format_modifiers = format_modifiers,
 	  .layer_sel_id = 3,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x1 },
+	  .possible_crtcs = { 0x7, 0x2 },
 	  .supported_rotations = DRM_MODE_REFLECT_Y,
 	  .hsu_filter_mode = VOP2_SCALE_UP_BIC,
 	  .hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1140,7 +1140,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
 	  .base = 0x600,
 	  .layer_sel_id = 7,
 	  /* RK3568, RK3566 */
-	  .possible_crtcs = { 0x7, 0x2 },
+	  .possible_crtcs = { 0x7, 0x1 },
 	  .supported_rotations = DRM_MODE_REFLECT_Y,
 	  .hsu_filter_mode = VOP2_SCALE_UP_BIC,
 	  .hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
-- 
2.35.3

