# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../ColorIP.srcs/sources_1/new/ColorDetect.v"
verilog blk_mem_gen_v8_3_3  "../../../ColorIP.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../ColorIP.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v"
verilog xil_defaultlib  "../../../ColorIP.ip_user_files/bd/design_1/ip/design_1_ColorDetect_0_0/sim/design_1_ColorDetect_0_0.v"
verilog xil_defaultlib  "../../../ColorIP.ip_user_files/bd/design_1/ip/design_1_ColorDetect_Red_0/sim/design_1_ColorDetect_Red_0.v"
verilog xil_defaultlib  "../../../ColorIP.ip_user_files/bd/design_1/ip/design_1_ColorDetect_Red_1/sim/design_1_ColorDetect_Red_1.v"
verilog xil_defaultlib  "../../../ColorIP.ip_user_files/bd/design_1/ip/design_1_ColorDetect_Red_2/sim/design_1_ColorDetect_Red_2.v"
verilog xil_defaultlib  "../../../ColorIP.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../ColorIP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../ColorIP.srcs/sim_1/new/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
