// Seed: 238422432
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  ;
  always $signed(90);
  ;
  logic id_3;
  ;
  assign id_3 = -1;
  bit id_4;
  assign id_3 = id_2;
  always begin : LABEL_0
    $unsigned(9);
    ;
    SystemTFIdentifier(1 + id_2, id_1);
    id_4 <= (-1);
  end
  wire id_5 = id_1;
  assign module_1.id_2 = 0;
  logic id_6;
  timeunit 1ps;
endmodule
module module_1 (
    input  wire  id_0,
    output wor   id_1,
    input  uwire id_2
    , id_4
);
  module_0 modCall_1 (id_4);
endmodule
