Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Jun 20 15:37:32 2023
| Host         : strange running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file etl_test_fw_utilization_synth.rpt -pb etl_test_fw_utilization_synth.pb
| Design       : etl_test_fw
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 29480 |     0 |          0 |    242400 | 12.16 |
|   LUT as Logic             | 29355 |     0 |          0 |    242400 | 12.11 |
|   LUT as Memory            |   125 |     0 |          0 |    112800 |  0.11 |
|     LUT as Distributed RAM |    80 |     0 |            |           |       |
|     LUT as Shift Register  |    45 |     0 |            |           |       |
| CLB Registers              | 35586 |     0 |          0 |    484800 |  7.34 |
|   Register as Flip Flop    | 35584 |     0 |          0 |    484800 |  7.34 |
|   Register as Latch        |     2 |     0 |          0 |    484800 | <0.01 |
| CARRY8                     |   854 |     0 |          0 |     30300 |  2.82 |
| F7 Muxes                   |  2797 |     0 |          0 |    121200 |  2.31 |
| F8 Muxes                   |   281 |     0 |          0 |     60600 |  0.46 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 6     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 63    |          Yes |           - |          Set |
| 5293  |          Yes |           - |        Reset |
| 1389  |          Yes |         Set |            - |
| 28835 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 331.5 |     0 |          0 |       600 | 55.25 |
|   RAMB36/FIFO*    |   330 |     0 |          0 |       600 | 55.00 |
|     RAMB36E2 only |   330 |       |            |           |       |
|   RAMB18          |     3 |     0 |          0 |      1200 |  0.25 |
|     RAMB18E2 only |     3 |       |            |           |       |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |      1920 |  0.10 |
|   DSP48E2 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   25 |     0 |          0 |       520 |  4.81 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       480 |  1.67 |
|   BUFGCE             |    3 |     0 |          0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |          0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |          0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    0 |     0 |          0 |         4 |   0.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


8. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 28835 |            Register |
| LUT6         | 15191 |                 CLB |
| LUT5         |  5989 |                 CLB |
| FDCE         |  5295 |            Register |
| LUT4         |  5021 |                 CLB |
| LUT3         |  4584 |                 CLB |
| MUXF7        |  2797 |                 CLB |
| LUT2         |  2204 |                 CLB |
| FDSE         |  1389 |            Register |
| CARRY8       |   854 |                 CLB |
| LUT1         |   761 |                 CLB |
| RAMB36E2     |   330 |            BLOCKRAM |
| MUXF8        |   281 |                 CLB |
| RAMD32       |   136 |                 CLB |
| FDPE         |    65 |            Register |
| SRL16E       |    39 |                 CLB |
| RAMS32       |    24 |                 CLB |
| OBUF         |    15 |                 I/O |
| IBUFCTRL     |     8 |              Others |
| SRLC32E      |     6 |                 CLB |
| INBUF        |     6 |                 I/O |
| BUFG_GT      |     5 |               Clock |
| RAMB18E2     |     3 |            BLOCKRAM |
| BUFGCE       |     3 |               Clock |
| LDCE         |     2 |            Register |
| DSP48E2      |     2 |          Arithmetic |
| DIFFINBUF    |     2 |                 I/O |
| OBUFT        |     1 |                 I/O |
| IBUFDS_GTE3  |     1 |            Advanced |
| DNA_PORTE2   |     1 |       Configuration |
| BUFG_GT_SYNC |     1 |               Clock |
+--------------+-------+---------------------+


9. Black Boxes
--------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| xlx_ku_mgt_ip_10g24                  |    2 |
| system_clocks                        |    1 |
| ila_sca                              |    1 |
| ila_lpgbt                            |    1 |
| gig_eth_pcs_pma_gmii_to_sgmii_bridge |    1 |
+--------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


