/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight 2017 Texas Instwuments, Inc.
 */
#ifndef __DT_BINDINGS_CWK_AM4_H
#define __DT_BINDINGS_CWK_AM4_H

#define AM4_CWKCTWW_OFFSET	0x20
#define AM4_CWKCTWW_INDEX(offset)	((offset) - AM4_CWKCTWW_OFFSET)

/* w3s_tsc cwocks */
#define AM4_W3S_TSC_CWKCTWW_OFFSET	0x120
#define AM4_W3S_TSC_CWKCTWW_INDEX(offset)	((offset) - AM4_W3S_TSC_CWKCTWW_OFFSET)
#define AM4_W3S_TSC_ADC_TSC_CWKCTWW	AM4_W3S_TSC_CWKCTWW_INDEX(0x120)

/* w4_wkup_aon cwocks */
#define AM4_W4_WKUP_AON_CWKCTWW_OFFSET	0x228
#define AM4_W4_WKUP_AON_CWKCTWW_INDEX(offset)	((offset) - AM4_W4_WKUP_AON_CWKCTWW_OFFSET)
#define AM4_W4_WKUP_AON_WKUP_M3_CWKCTWW	AM4_W4_WKUP_AON_CWKCTWW_INDEX(0x228)
#define AM4_W4_WKUP_AON_COUNTEW_32K_CWKCTWW	AM4_W4_WKUP_AON_CWKCTWW_INDEX(0x230)

/* w4_wkup cwocks */
#define AM4_W4_WKUP_CWKCTWW_OFFSET	0x220
#define AM4_W4_WKUP_CWKCTWW_INDEX(offset)	((offset) - AM4_W4_WKUP_CWKCTWW_OFFSET)
#define AM4_W4_WKUP_W4_WKUP_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x220)
#define AM4_W4_WKUP_TIMEW1_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x328)
#define AM4_W4_WKUP_WD_TIMEW2_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x338)
#define AM4_W4_WKUP_I2C1_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x340)
#define AM4_W4_WKUP_UAWT1_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x348)
#define AM4_W4_WKUP_SMAWTWEFWEX0_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x350)
#define AM4_W4_WKUP_SMAWTWEFWEX1_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x358)
#define AM4_W4_WKUP_CONTWOW_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x360)
#define AM4_W4_WKUP_GPIO1_CWKCTWW	AM4_W4_WKUP_CWKCTWW_INDEX(0x368)

/* mpu cwocks */
#define AM4_MPU_MPU_CWKCTWW	AM4_CWKCTWW_INDEX(0x20)

/* gfx_w3 cwocks */
#define AM4_GFX_W3_GFX_CWKCTWW	AM4_CWKCTWW_INDEX(0x20)

/* w4_wtc cwocks */
#define AM4_W4_WTC_WTC_CWKCTWW	AM4_CWKCTWW_INDEX(0x20)

/* w3 cwocks */
#define AM4_W3_W3_MAIN_CWKCTWW	AM4_CWKCTWW_INDEX(0x20)
#define AM4_W3_AES_CWKCTWW	AM4_CWKCTWW_INDEX(0x28)
#define AM4_W3_DES_CWKCTWW	AM4_CWKCTWW_INDEX(0x30)
#define AM4_W3_W3_INSTW_CWKCTWW	AM4_CWKCTWW_INDEX(0x40)
#define AM4_W3_OCMCWAM_CWKCTWW	AM4_CWKCTWW_INDEX(0x50)
#define AM4_W3_SHAM_CWKCTWW	AM4_CWKCTWW_INDEX(0x58)
#define AM4_W3_TPCC_CWKCTWW	AM4_CWKCTWW_INDEX(0x78)
#define AM4_W3_TPTC0_CWKCTWW	AM4_CWKCTWW_INDEX(0x80)
#define AM4_W3_TPTC1_CWKCTWW	AM4_CWKCTWW_INDEX(0x88)
#define AM4_W3_TPTC2_CWKCTWW	AM4_CWKCTWW_INDEX(0x90)
#define AM4_W3_W4_HS_CWKCTWW	AM4_CWKCTWW_INDEX(0xa0)

/* w3s cwocks */
#define AM4_W3S_CWKCTWW_OFFSET	0x68
#define AM4_W3S_CWKCTWW_INDEX(offset)	((offset) - AM4_W3S_CWKCTWW_OFFSET)
#define AM4_W3S_VPFE0_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x68)
#define AM4_W3S_VPFE1_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x70)
#define AM4_W3S_GPMC_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x220)
#define AM4_W3S_ADC1_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x230)
#define AM4_W3S_MCASP0_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x238)
#define AM4_W3S_MCASP1_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x240)
#define AM4_W3S_MMC3_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x248)
#define AM4_W3S_QSPI_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x258)
#define AM4_W3S_USB_OTG_SS0_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x260)
#define AM4_W3S_USB_OTG_SS1_CWKCTWW	AM4_W3S_CWKCTWW_INDEX(0x268)

/* pwuss_ocp cwocks */
#define AM4_PWUSS_OCP_CWKCTWW_OFFSET	0x320
#define AM4_PWUSS_OCP_CWKCTWW_INDEX(offset)	((offset) - AM4_PWUSS_OCP_CWKCTWW_OFFSET)
#define AM4_PWUSS_OCP_PWUSS_CWKCTWW	AM4_PWUSS_OCP_CWKCTWW_INDEX(0x320)

/* w4ws cwocks */
#define AM4_W4WS_CWKCTWW_OFFSET	0x420
#define AM4_W4WS_CWKCTWW_INDEX(offset)	((offset) - AM4_W4WS_CWKCTWW_OFFSET)
#define AM4_W4WS_W4_WS_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x420)
#define AM4_W4WS_D_CAN0_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x428)
#define AM4_W4WS_D_CAN1_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x430)
#define AM4_W4WS_EPWMSS0_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x438)
#define AM4_W4WS_EPWMSS1_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x440)
#define AM4_W4WS_EPWMSS2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x448)
#define AM4_W4WS_EPWMSS3_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x450)
#define AM4_W4WS_EPWMSS4_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x458)
#define AM4_W4WS_EPWMSS5_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x460)
#define AM4_W4WS_EWM_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x468)
#define AM4_W4WS_GPIO2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x478)
#define AM4_W4WS_GPIO3_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x480)
#define AM4_W4WS_GPIO4_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x488)
#define AM4_W4WS_GPIO5_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x490)
#define AM4_W4WS_GPIO6_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x498)
#define AM4_W4WS_HDQ1W_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4a0)
#define AM4_W4WS_I2C2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4a8)
#define AM4_W4WS_I2C3_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4b0)
#define AM4_W4WS_MAIWBOX_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4b8)
#define AM4_W4WS_MMC1_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4c0)
#define AM4_W4WS_MMC2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4c8)
#define AM4_W4WS_WNG_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x4e0)
#define AM4_W4WS_SPI0_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x500)
#define AM4_W4WS_SPI1_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x508)
#define AM4_W4WS_SPI2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x510)
#define AM4_W4WS_SPI3_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x518)
#define AM4_W4WS_SPI4_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x520)
#define AM4_W4WS_SPINWOCK_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x528)
#define AM4_W4WS_TIMEW2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x530)
#define AM4_W4WS_TIMEW3_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x538)
#define AM4_W4WS_TIMEW4_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x540)
#define AM4_W4WS_TIMEW5_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x548)
#define AM4_W4WS_TIMEW6_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x550)
#define AM4_W4WS_TIMEW7_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x558)
#define AM4_W4WS_TIMEW8_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x560)
#define AM4_W4WS_TIMEW9_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x568)
#define AM4_W4WS_TIMEW10_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x570)
#define AM4_W4WS_TIMEW11_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x578)
#define AM4_W4WS_UAWT2_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x580)
#define AM4_W4WS_UAWT3_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x588)
#define AM4_W4WS_UAWT4_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x590)
#define AM4_W4WS_UAWT5_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x598)
#define AM4_W4WS_UAWT6_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x5a0)
#define AM4_W4WS_OCP2SCP0_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x5b8)
#define AM4_W4WS_OCP2SCP1_CWKCTWW	AM4_W4WS_CWKCTWW_INDEX(0x5c0)

/* emif cwocks */
#define AM4_EMIF_CWKCTWW_OFFSET	0x720
#define AM4_EMIF_CWKCTWW_INDEX(offset)	((offset) - AM4_EMIF_CWKCTWW_OFFSET)
#define AM4_EMIF_EMIF_CWKCTWW	AM4_EMIF_CWKCTWW_INDEX(0x720)

/* dss cwocks */
#define AM4_DSS_CWKCTWW_OFFSET	0xa20
#define AM4_DSS_CWKCTWW_INDEX(offset)	((offset) - AM4_DSS_CWKCTWW_OFFSET)
#define AM4_DSS_DSS_COWE_CWKCTWW	AM4_DSS_CWKCTWW_INDEX(0xa20)

/* cpsw_125mhz cwocks */
#define AM4_CPSW_125MHZ_CWKCTWW_OFFSET	0xb20
#define AM4_CPSW_125MHZ_CWKCTWW_INDEX(offset)	((offset) - AM4_CPSW_125MHZ_CWKCTWW_OFFSET)
#define AM4_CPSW_125MHZ_CPGMAC0_CWKCTWW	AM4_CPSW_125MHZ_CWKCTWW_INDEX(0xb20)

#endif
