{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 20:05:20 2024 " "Info: Processing started: Tue Feb 13 20:05:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "AA2380-MAXV_TSTQ9 EPM2210F324C4 " "Info: Selected device EPM2210F324C4 for design \"AA2380-MAXV_TSTQ9\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "162 162 " "Critical Warning: No exact pin location assignment(s) for 162 pins of 162 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fso " "Info: Pin Fso not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Fso } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 1448 1624 64 "Fso" "" } { 40 1120 1176 56 "Fso" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSYL " "Info: Pin BUSYL not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { BUSYL } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 136 552 728 152 "BUSYL" "" } { 120 856 905 136 "BUSYL" "" } { 40 416 489 56 "BUSYL" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSYL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_Latch " "Info: Pin DATA_Latch not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_Latch } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 528 1160 1336 544 "DATA_Latch" "" } { 304 200 264 320 "DATA_Latch" "" } { 72 200 264 88 "DATA_Latch" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_Latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNVL " "Info: Pin CNVL not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CNVL } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 112 1448 1624 128 "CNVL" "" } { 120 1320 1362 136 "CNVL" "" } { 88 200 256 104 "CNVL" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNVL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCKL " "Info: Pin SCKL not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SCKL } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 128 1448 1624 144 "SCKL" "" } { 136 1120 1176 152 "SCKL" "" } { 104 200 256 120 "SCKL" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDOL " "Info: Pin SDOL not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SDOL } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 152 552 728 168 "SDOL" "" } { 136 856 904 152 "SDOL" "" } { 56 416 488 72 "SDOL" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSYR " "Info: Pin BUSYR not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { BUSYR } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 168 552 728 184 "BUSYR" "" } { 152 856 907 168 "BUSYR" "" } { 272 416 475 288 "BUSYR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSYR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNVR " "Info: Pin CNVR not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CNVR } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 144 1448 1624 160 "CNVR" "" } { 152 1320 1364 168 "CNVR" "" } { 320 200 256 336 "CNVR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNVR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCKR " "Info: Pin SCKR not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SCKR } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 160 1448 1624 176 "SCKR" "" } { 168 1120 1176 184 "SCKR" "" } { 336 200 256 352 "SCKR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDOR " "Info: Pin SDOR not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SDOR } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 184 552 728 200 "SDOR" "" } { 168 856 904 184 "SDOR" "" } { 288 416 472 304 "SDOR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nFS " "Info: Pin nFS not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { nFS } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 1448 1624 80 "nFS" "" } { 56 1120 1176 72 "nFS" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nFS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fsox128 " "Info: Pin Fsox128 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Fsox128 } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 1448 1624 192 "Fsox128" "" } { 184 1120 1182 200 "Fsox128" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fsox128 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_OutOfRange " "Info: Pin Test_OutOfRange not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_OutOfRange } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 192 1448 1624 208 "Test_OutOfRange" "" } { 200 1120 1229 216 "Test_OutOfRange" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_OutOfRange } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SpdifOK " "Info: Pin Test_SpdifOK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SpdifOK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 208 1448 1624 224 "Test_SpdifOK" "" } { 216 1120 1208 232 "Test_SpdifOK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SpdifOK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_ReadCLK " "Info: Pin Test_ReadCLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_ReadCLK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 224 1448 1624 240 "Test_ReadCLK" "" } { 232 1120 1214 248 "Test_ReadCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_ReadCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVA " "Info: Pin Test_CNVA not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVA } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 304 1448 1624 320 "Test_CNVA" "" } { 296 1120 1197 312 "Test_CNVA" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_ADC_CLK " "Info: Pin Test_ADC_CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_ADC_CLK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 320 1448 1624 336 "Test_ADC_CLK" "" } { 312 1120 1217 328 "Test_ADC_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_ADC_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_ADC_SHIFT " "Info: Pin Test_ADC_SHIFT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_ADC_SHIFT } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 336 1448 1624 352 "Test_ADC_SHIFT" "" } { 328 1120 1228 344 "Test_ADC_SHIFT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_ADC_SHIFT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVGen_READ " "Info: Pin Test_AVGen_READ not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVGen_READ } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 352 1448 1624 368 "Test_AVGen_READ" "" } { 344 1120 1237 360 "Test_AVGen_READ" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVGen_READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVen_SHFT " "Info: Pin Test_CNVen_SHFT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVen_SHFT } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 368 1448 1624 384 "Test_CNVen_SHFT" "" } { 360 1120 1236 376 "Test_CNVen_SHFT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVen_SHFT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVGen_SCK " "Info: Pin Test_AVGen_SCK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVGen_SCK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 384 1448 1624 400 "Test_AVGen_SCK" "" } { 376 1120 1229 392 "Test_AVGen_SCK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVGen_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_ENVen_SCK " "Info: Pin Test_ENVen_SCK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_ENVen_SCK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 400 1448 1624 416 "Test_ENVen_SCK" "" } { 392 1120 1229 408 "Test_ENVen_SCK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_ENVen_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCNVen_SHFT " "Info: Pin Test_TCNVen_SHFT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCNVen_SHFT } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 480 1448 1624 496 "Test_TCNVen_SHFT" "" } { 472 1120 1230 488 "Test_TCNVen_SHFT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCNVen_SHFT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCNVen_SCK " "Info: Pin Test_TCNVen_SCK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCNVen_SCK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 464 1448 1624 480 "Test_TCNVen_SCK" "" } { 456 1120 1223 472 "Test_TCNVen_SCK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCNVen_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LT2380_SDOR " "Info: Pin LT2380_SDOR not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LT2380_SDOR } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 576 704 880 592 "LT2380_SDOR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LT2380_SDOR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MCLK_div_clear " "Info: Pin MCLK_div_clear not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MCLK_div_clear } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 496 1160 1336 512 "MCLK_div_clear" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK_div_clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SyncOUT " "Info: Pin SyncOUT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SyncOUT } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 512 1160 1336 528 "SyncOUT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[23\] " "Info: Pin DOUTL\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[23] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[22\] " "Info: Pin DOUTL\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[22] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[21\] " "Info: Pin DOUTL\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[21] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[20\] " "Info: Pin DOUTL\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[20] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[19\] " "Info: Pin DOUTL\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[19] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[18\] " "Info: Pin DOUTL\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[18] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[17\] " "Info: Pin DOUTL\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[17] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[16\] " "Info: Pin DOUTL\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[16] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[15\] " "Info: Pin DOUTL\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[15] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[14\] " "Info: Pin DOUTL\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[14] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[13\] " "Info: Pin DOUTL\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[13] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[12\] " "Info: Pin DOUTL\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[12] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[11\] " "Info: Pin DOUTL\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[11] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[10\] " "Info: Pin DOUTL\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[10] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[9\] " "Info: Pin DOUTL\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[9] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[8\] " "Info: Pin DOUTL\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[8] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[7\] " "Info: Pin DOUTL\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[7] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[6\] " "Info: Pin DOUTL\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[6] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[5\] " "Info: Pin DOUTL\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[5] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[4\] " "Info: Pin DOUTL\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[3\] " "Info: Pin DOUTL\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[2\] " "Info: Pin DOUTL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[1\] " "Info: Pin DOUTL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTL\[0\] " "Info: Pin DOUTL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTL[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 1448 1624 96 "DOUTL\[23..0\]" "" } { 72 1120 1211 88 "DOUTL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[23\] " "Info: Pin DOUTR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[23] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[22\] " "Info: Pin DOUTR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[22] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[21\] " "Info: Pin DOUTR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[21] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[20\] " "Info: Pin DOUTR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[20] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[19\] " "Info: Pin DOUTR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[19] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[18\] " "Info: Pin DOUTR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[18] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[17\] " "Info: Pin DOUTR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[17] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[16\] " "Info: Pin DOUTR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[16] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[15\] " "Info: Pin DOUTR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[15] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[14\] " "Info: Pin DOUTR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[14] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[13\] " "Info: Pin DOUTR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[13] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[12\] " "Info: Pin DOUTR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[12] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[11\] " "Info: Pin DOUTR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[11] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[10\] " "Info: Pin DOUTR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[10] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[9\] " "Info: Pin DOUTR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[9] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[8\] " "Info: Pin DOUTR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[8] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[7\] " "Info: Pin DOUTR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[7] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[6\] " "Info: Pin DOUTR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[6] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[5\] " "Info: Pin DOUTR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[5] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[4\] " "Info: Pin DOUTR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[3\] " "Info: Pin DOUTR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[2\] " "Info: Pin DOUTR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[1\] " "Info: Pin DOUTR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUTR\[0\] " "Info: Pin DOUTR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOUTR[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUTR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[23\] " "Info: Pin rDATAL\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[23] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[22\] " "Info: Pin rDATAL\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[22] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[21\] " "Info: Pin rDATAL\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[21] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[20\] " "Info: Pin rDATAL\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[20] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[19\] " "Info: Pin rDATAL\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[19] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[18\] " "Info: Pin rDATAL\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[18] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[17\] " "Info: Pin rDATAL\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[17] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[16\] " "Info: Pin rDATAL\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[16] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[15\] " "Info: Pin rDATAL\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[15] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[14\] " "Info: Pin rDATAL\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[14] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[13\] " "Info: Pin rDATAL\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[13] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[12\] " "Info: Pin rDATAL\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[12] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[11\] " "Info: Pin rDATAL\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[11] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[10\] " "Info: Pin rDATAL\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[10] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[9\] " "Info: Pin rDATAL\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[9] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[8\] " "Info: Pin rDATAL\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[8] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[7\] " "Info: Pin rDATAL\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[7] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[6\] " "Info: Pin rDATAL\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[6] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[5\] " "Info: Pin rDATAL\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[5] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[4\] " "Info: Pin rDATAL\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[3\] " "Info: Pin rDATAL\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[2\] " "Info: Pin rDATAL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[1\] " "Info: Pin rDATAL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rDATAL\[0\] " "Info: Pin rDATAL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rDATAL[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rDATAL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[6\] " "Info: Pin Test_AVG_count\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[6] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[5\] " "Info: Pin Test_AVG_count\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[5] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[4\] " "Info: Pin Test_AVG_count\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[3\] " "Info: Pin Test_AVG_count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[2\] " "Info: Pin Test_AVG_count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[1\] " "Info: Pin Test_AVG_count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVG_count\[0\] " "Info: Pin Test_AVG_count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_AVG_count[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 432 1448 1624 448 "Test_AVG_count\[6..0\]" "" } { 424 1120 1257 440 "Test_AVG_count\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVG_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CK_cycle\[4\] " "Info: Pin Test_CK_cycle\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CK_cycle[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 256 1448 1624 272 "Test_CK_cycle\[4..0\]" "" } { 248 1120 1250 264 "Test_CK_cycle\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CK_cycle[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CK_cycle\[3\] " "Info: Pin Test_CK_cycle\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CK_cycle[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 256 1448 1624 272 "Test_CK_cycle\[4..0\]" "" } { 248 1120 1250 264 "Test_CK_cycle\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CK_cycle[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CK_cycle\[2\] " "Info: Pin Test_CK_cycle\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CK_cycle[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 256 1448 1624 272 "Test_CK_cycle\[4..0\]" "" } { 248 1120 1250 264 "Test_CK_cycle\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CK_cycle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CK_cycle\[1\] " "Info: Pin Test_CK_cycle\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CK_cycle[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 256 1448 1624 272 "Test_CK_cycle\[4..0\]" "" } { 248 1120 1250 264 "Test_CK_cycle\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CK_cycle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CK_cycle\[0\] " "Info: Pin Test_CK_cycle\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CK_cycle[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 256 1448 1624 272 "Test_CK_cycle\[4..0\]" "" } { 248 1120 1250 264 "Test_CK_cycle\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CK_cycle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVclk_cnt\[5\] " "Info: Pin Test_CNVclk_cnt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVclk_cnt[5] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 416 1448 1624 432 "Test_CNVclk_cnt\[5..0\]" "" } { 408 1120 1261 424 "Test_CNVclk_cnt\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVclk_cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVclk_cnt\[4\] " "Info: Pin Test_CNVclk_cnt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVclk_cnt[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 416 1448 1624 432 "Test_CNVclk_cnt\[5..0\]" "" } { 408 1120 1261 424 "Test_CNVclk_cnt\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVclk_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVclk_cnt\[3\] " "Info: Pin Test_CNVclk_cnt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVclk_cnt[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 416 1448 1624 432 "Test_CNVclk_cnt\[5..0\]" "" } { 408 1120 1261 424 "Test_CNVclk_cnt\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVclk_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVclk_cnt\[2\] " "Info: Pin Test_CNVclk_cnt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVclk_cnt[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 416 1448 1624 432 "Test_CNVclk_cnt\[5..0\]" "" } { 408 1120 1261 424 "Test_CNVclk_cnt\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVclk_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVclk_cnt\[1\] " "Info: Pin Test_CNVclk_cnt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVclk_cnt[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 416 1448 1624 432 "Test_CNVclk_cnt\[5..0\]" "" } { 408 1120 1261 424 "Test_CNVclk_cnt\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVclk_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVclk_cnt\[0\] " "Info: Pin Test_CNVclk_cnt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_CNVclk_cnt[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 416 1448 1624 432 "Test_CNVclk_cnt\[5..0\]" "" } { 408 1120 1261 424 "Test_CNVclk_cnt\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVclk_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_nFS\[2\] " "Info: Pin Test_SEL_nFS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_nFS[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 288 1448 1624 304 "Test_SEL_nFS\[2..0\]" "" } { 280 1120 1248 296 "Test_SEL_nFS\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_nFS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_nFS\[1\] " "Info: Pin Test_SEL_nFS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_nFS[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 288 1448 1624 304 "Test_SEL_nFS\[2..0\]" "" } { 280 1120 1248 296 "Test_SEL_nFS\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_nFS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_nFS\[0\] " "Info: Pin Test_SEL_nFS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_nFS[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 288 1448 1624 304 "Test_SEL_nFS\[2..0\]" "" } { 280 1120 1248 296 "Test_SEL_nFS\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_nFS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_RDCLK\[3\] " "Info: Pin Test_SEL_RDCLK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_RDCLK[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 272 1448 1624 288 "Test_SEL_RDCLK\[3..0\]" "" } { 264 1120 1265 280 "Test_SEL_RDCLK\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_RDCLK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_RDCLK\[2\] " "Info: Pin Test_SEL_RDCLK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_RDCLK[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 272 1448 1624 288 "Test_SEL_RDCLK\[3..0\]" "" } { 264 1120 1265 280 "Test_SEL_RDCLK\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_RDCLK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_RDCLK\[1\] " "Info: Pin Test_SEL_RDCLK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_RDCLK[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 272 1448 1624 288 "Test_SEL_RDCLK\[3..0\]" "" } { 264 1120 1265 280 "Test_SEL_RDCLK\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_RDCLK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_SEL_RDCLK\[0\] " "Info: Pin Test_SEL_RDCLK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_SEL_RDCLK[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 272 1448 1624 288 "Test_SEL_RDCLK\[3..0\]" "" } { 264 1120 1265 280 "Test_SEL_RDCLK\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_SEL_RDCLK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCLK23\[4\] " "Info: Pin Test_TCLK23\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCLK23[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1624 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCLK23[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCLK23\[3\] " "Info: Pin Test_TCLK23\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCLK23[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1624 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCLK23[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCLK23\[2\] " "Info: Pin Test_TCLK23\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCLK23[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1624 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCLK23[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCLK23\[1\] " "Info: Pin Test_TCLK23\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCLK23[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1624 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCLK23[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_TCLK23\[0\] " "Info: Pin Test_TCLK23\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Test_TCLK23[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1624 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_TCLK23[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDORin " "Info: Pin SDORin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SDORin } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 600 712 880 616 "SDORin" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDORin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[2\] " "Info: Pin SR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SR[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[1\] " "Info: Pin SR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SR[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[0\] " "Info: Pin SR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SR[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[2\] " "Info: Pin AVG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AVG[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[1\] " "Info: Pin AVG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AVG[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[0\] " "Info: Pin AVG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AVG[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AQMODE " "Info: Pin AQMODE not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AQMODE } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MCLK " "Info: Pin MCLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MCLK } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[23\] " "Info: Pin EDATA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[23] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[22\] " "Info: Pin EDATA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[22] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[21\] " "Info: Pin EDATA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[21] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[20\] " "Info: Pin EDATA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[20] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[19\] " "Info: Pin EDATA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[19] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[18\] " "Info: Pin EDATA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[18] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[17\] " "Info: Pin EDATA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[17] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[16\] " "Info: Pin EDATA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[16] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[15\] " "Info: Pin EDATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[15] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[14\] " "Info: Pin EDATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[14] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[13\] " "Info: Pin EDATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[13] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[12\] " "Info: Pin EDATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[12] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[11\] " "Info: Pin EDATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[11] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[10\] " "Info: Pin EDATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[10] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[9\] " "Info: Pin EDATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[9] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[8\] " "Info: Pin EDATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[8] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[7\] " "Info: Pin EDATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[7] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[6\] " "Info: Pin EDATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[6] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[5\] " "Info: Pin EDATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[5] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[4\] " "Info: Pin EDATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[4] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[3\] " "Info: Pin EDATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[3] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[2\] " "Info: Pin EDATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[2] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[1\] " "Info: Pin EDATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[1] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDATA\[0\] " "Info: Pin EDATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EDATA[0] } } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 -72 96 80 "EDATA\[23..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "MCLK Global clock in PIN J6 " "Info: Automatically promoted some destinations of signal \"MCLK\" to use Global clock in PIN J6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Destination \"F1_readADC_multimodes:inst2\|Mux15~4\" may be non-global or may not use global clock" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "F1_readADC_multimodes:inst2\|Mux14~3 " "Info: Destination \"F1_readADC_multimodes:inst2\|Mux14~3\" may be non-global or may not use global clock" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "F1_readADC_multimodes:inst2\|SCKL Global clock " "Info: Automatically promoted some destinations of signal \"F1_readADC_multimodes:inst2\|SCKL\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCKL " "Info: Destination \"SCKL\" may be non-global or may not use global clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 128 1448 1624 144 "SCKL" "" } { 136 1120 1176 152 "SCKL" "" } { 104 200 256 120 "SCKL" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCKR " "Info: Destination \"SCKR\" may be non-global or may not use global clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 160 1448 1624 176 "SCKR" "" } { 168 1120 1176 184 "SCKR" "" } { 336 200 256 352 "SCKR" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Test_ADC_CLK " "Info: Destination \"Test_ADC_CLK\" may be non-global or may not use global clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 320 1448 1624 336 "Test_ADC_CLK" "" } { 312 1120 1217 328 "Test_ADC_CLK" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "F1_readADC_multimodes:inst2\|Fso Global clock " "Info: Automatically promoted some destinations of signal \"F1_readADC_multimodes:inst2\|Fso\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Fso " "Info: Destination \"Fso\" may be non-global or may not use global clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 1448 1624 64 "Fso" "" } { 40 1120 1176 56 "Fso" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT Global clock " "Info: Automatically promoted some destinations of signal \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Test_ADC_SHIFT " "Info: Destination \"Test_ADC_SHIFT\" may be non-global or may not use global clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 336 1448 1624 352 "Test_ADC_SHIFT" "" } { 328 1120 1228 344 "Test_ADC_SHIFT" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 62 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "161 unused 3.3V 32 129 0 " "Info: Number of I/O pins in group: 161 (unused VREF, 3.3V VCCIO, 32 input, 129 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 67 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.441 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAL\[19\] 1 REG LAB_X7_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y11; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAL\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAL[19] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(1.883 ns) 4.441 ns rDATAL\[19\] 2 PIN PIN_U11 0 " "Info: 2: + IC(2.558 ns) + CELL(1.883 ns) = 4.441 ns; Loc. = PIN_U11; Fanout = 0; PIN Node = 'rDATAL\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { F1_readADC_multimodes:inst2|r_DATAL[19] rDATAL[19] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1144 1320 112 "rDATAL\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 42.40 % ) " "Info: Total cell delay = 1.883 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.558 ns ( 57.60 % ) " "Info: Total interconnect delay = 2.558 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { F1_readADC_multimodes:inst2|r_DATAL[19] rDATAL[19] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X0_Y0 X10_Y14 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 20:05:21 2024 " "Info: Processing ended: Tue Feb 13 20:05:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
