{
  "module_name": "rockchip_i2s.h",
  "hash_id": "37539b99b1f987261aa0a45b8eeb47b344fbf32a6c4fd5a69ff25fa8dc325ca6",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/rockchip/rockchip_i2s.h",
  "human_readable_source": " \n \n\n#ifndef _ROCKCHIP_IIS_H\n#define _ROCKCHIP_IIS_H\n\n \n#define I2S_TXCR_RCNT_SHIFT\t17\n#define I2S_TXCR_RCNT_MASK\t(0x3f << I2S_TXCR_RCNT_SHIFT)\n#define I2S_TXCR_CSR_SHIFT\t15\n#define I2S_TXCR_CSR(x)\t\t(x << I2S_TXCR_CSR_SHIFT)\n#define I2S_TXCR_CSR_MASK\t(3 << I2S_TXCR_CSR_SHIFT)\n#define I2S_TXCR_HWT\t\tBIT(14)\n#define I2S_TXCR_SJM_SHIFT\t12\n#define I2S_TXCR_SJM_R\t\t(0 << I2S_TXCR_SJM_SHIFT)\n#define I2S_TXCR_SJM_L\t\t(1 << I2S_TXCR_SJM_SHIFT)\n#define I2S_TXCR_FBM_SHIFT\t11\n#define I2S_TXCR_FBM_MSB\t(0 << I2S_TXCR_FBM_SHIFT)\n#define I2S_TXCR_FBM_LSB\t(1 << I2S_TXCR_FBM_SHIFT)\n#define I2S_TXCR_IBM_SHIFT\t9\n#define I2S_TXCR_IBM_NORMAL\t(0 << I2S_TXCR_IBM_SHIFT)\n#define I2S_TXCR_IBM_LSJM\t(1 << I2S_TXCR_IBM_SHIFT)\n#define I2S_TXCR_IBM_RSJM\t(2 << I2S_TXCR_IBM_SHIFT)\n#define I2S_TXCR_IBM_MASK\t(3 << I2S_TXCR_IBM_SHIFT)\n#define I2S_TXCR_PBM_SHIFT\t7\n#define I2S_TXCR_PBM_MODE(x)\t(x << I2S_TXCR_PBM_SHIFT)\n#define I2S_TXCR_PBM_MASK\t(3 << I2S_TXCR_PBM_SHIFT)\n#define I2S_TXCR_TFS_SHIFT\t5\n#define I2S_TXCR_TFS_I2S\t(0 << I2S_TXCR_TFS_SHIFT)\n#define I2S_TXCR_TFS_PCM\t(1 << I2S_TXCR_TFS_SHIFT)\n#define I2S_TXCR_TFS_MASK\t(1 << I2S_TXCR_TFS_SHIFT)\n#define I2S_TXCR_VDW_SHIFT\t0\n#define I2S_TXCR_VDW(x)\t\t((x - 1) << I2S_TXCR_VDW_SHIFT)\n#define I2S_TXCR_VDW_MASK\t(0x1f << I2S_TXCR_VDW_SHIFT)\n\n \n#define I2S_RXCR_CSR_SHIFT\t15\n#define I2S_RXCR_CSR(x)\t\t(x << I2S_RXCR_CSR_SHIFT)\n#define I2S_RXCR_CSR_MASK\t(3 << I2S_RXCR_CSR_SHIFT)\n#define I2S_RXCR_HWT\t\tBIT(14)\n#define I2S_RXCR_SJM_SHIFT\t12\n#define I2S_RXCR_SJM_R\t\t(0 << I2S_RXCR_SJM_SHIFT)\n#define I2S_RXCR_SJM_L\t\t(1 << I2S_RXCR_SJM_SHIFT)\n#define I2S_RXCR_FBM_SHIFT\t11\n#define I2S_RXCR_FBM_MSB\t(0 << I2S_RXCR_FBM_SHIFT)\n#define I2S_RXCR_FBM_LSB\t(1 << I2S_RXCR_FBM_SHIFT)\n#define I2S_RXCR_IBM_SHIFT\t9\n#define I2S_RXCR_IBM_NORMAL\t(0 << I2S_RXCR_IBM_SHIFT)\n#define I2S_RXCR_IBM_LSJM\t(1 << I2S_RXCR_IBM_SHIFT)\n#define I2S_RXCR_IBM_RSJM\t(2 << I2S_RXCR_IBM_SHIFT)\n#define I2S_RXCR_IBM_MASK\t(3 << I2S_RXCR_IBM_SHIFT)\n#define I2S_RXCR_PBM_SHIFT\t7\n#define I2S_RXCR_PBM_MODE(x)\t(x << I2S_RXCR_PBM_SHIFT)\n#define I2S_RXCR_PBM_MASK\t(3 << I2S_RXCR_PBM_SHIFT)\n#define I2S_RXCR_TFS_SHIFT\t5\n#define I2S_RXCR_TFS_I2S\t(0 << I2S_RXCR_TFS_SHIFT)\n#define I2S_RXCR_TFS_PCM\t(1 << I2S_RXCR_TFS_SHIFT)\n#define I2S_RXCR_TFS_MASK\t(1 << I2S_RXCR_TFS_SHIFT)\n#define I2S_RXCR_VDW_SHIFT\t0\n#define I2S_RXCR_VDW(x)\t\t((x - 1) << I2S_RXCR_VDW_SHIFT)\n#define I2S_RXCR_VDW_MASK\t(0x1f << I2S_RXCR_VDW_SHIFT)\n\n \n#define I2S_CKR_TRCM_SHIFT\t28\n#define I2S_CKR_TRCM(x)\t(x << I2S_CKR_TRCM_SHIFT)\n#define I2S_CKR_TRCM_TXRX\t(0 << I2S_CKR_TRCM_SHIFT)\n#define I2S_CKR_TRCM_TXONLY\t(1 << I2S_CKR_TRCM_SHIFT)\n#define I2S_CKR_TRCM_RXONLY\t(2 << I2S_CKR_TRCM_SHIFT)\n#define I2S_CKR_TRCM_MASK\t(3 << I2S_CKR_TRCM_SHIFT)\n#define I2S_CKR_MSS_SHIFT\t27\n#define I2S_CKR_MSS_MASTER\t(0 << I2S_CKR_MSS_SHIFT)\n#define I2S_CKR_MSS_SLAVE\t(1 << I2S_CKR_MSS_SHIFT)\n#define I2S_CKR_MSS_MASK\t(1 << I2S_CKR_MSS_SHIFT)\n#define I2S_CKR_CKP_SHIFT\t26\n#define I2S_CKR_CKP_NORMAL\t(0 << I2S_CKR_CKP_SHIFT)\n#define I2S_CKR_CKP_INVERTED\t(1 << I2S_CKR_CKP_SHIFT)\n#define I2S_CKR_CKP_MASK\t(1 << I2S_CKR_CKP_SHIFT)\n#define I2S_CKR_RLP_SHIFT\t25\n#define I2S_CKR_RLP_NORMAL\t(0 << I2S_CKR_RLP_SHIFT)\n#define I2S_CKR_RLP_INVERTED\t(1 << I2S_CKR_RLP_SHIFT)\n#define I2S_CKR_RLP_MASK\t(1 << I2S_CKR_RLP_SHIFT)\n#define I2S_CKR_TLP_SHIFT\t24\n#define I2S_CKR_TLP_NORMAL\t(0 << I2S_CKR_TLP_SHIFT)\n#define I2S_CKR_TLP_INVERTED\t(1 << I2S_CKR_TLP_SHIFT)\n#define I2S_CKR_TLP_MASK\t(1 << I2S_CKR_TLP_SHIFT)\n#define I2S_CKR_MDIV_SHIFT\t16\n#define I2S_CKR_MDIV(x)\t\t((x - 1) << I2S_CKR_MDIV_SHIFT)\n#define I2S_CKR_MDIV_MASK\t(0xff << I2S_CKR_MDIV_SHIFT)\n#define I2S_CKR_RSD_SHIFT\t8\n#define I2S_CKR_RSD(x)\t\t((x - 1) << I2S_CKR_RSD_SHIFT)\n#define I2S_CKR_RSD_MASK\t(0xff << I2S_CKR_RSD_SHIFT)\n#define I2S_CKR_TSD_SHIFT\t0\n#define I2S_CKR_TSD(x)\t\t((x - 1) << I2S_CKR_TSD_SHIFT)\n#define I2S_CKR_TSD_MASK\t(0xff << I2S_CKR_TSD_SHIFT)\n\n \n#define I2S_FIFOLR_RFL_SHIFT\t24\n#define I2S_FIFOLR_RFL_MASK\t(0x3f << I2S_FIFOLR_RFL_SHIFT)\n#define I2S_FIFOLR_TFL3_SHIFT\t18\n#define I2S_FIFOLR_TFL3_MASK\t(0x3f << I2S_FIFOLR_TFL3_SHIFT)\n#define I2S_FIFOLR_TFL2_SHIFT\t12\n#define I2S_FIFOLR_TFL2_MASK\t(0x3f << I2S_FIFOLR_TFL2_SHIFT)\n#define I2S_FIFOLR_TFL1_SHIFT\t6\n#define I2S_FIFOLR_TFL1_MASK\t(0x3f << I2S_FIFOLR_TFL1_SHIFT)\n#define I2S_FIFOLR_TFL0_SHIFT\t0\n#define I2S_FIFOLR_TFL0_MASK\t(0x3f << I2S_FIFOLR_TFL0_SHIFT)\n\n \n#define I2S_DMACR_RDE_SHIFT\t24\n#define I2S_DMACR_RDE_DISABLE\t(0 << I2S_DMACR_RDE_SHIFT)\n#define I2S_DMACR_RDE_ENABLE\t(1 << I2S_DMACR_RDE_SHIFT)\n#define I2S_DMACR_RDL_SHIFT\t16\n#define I2S_DMACR_RDL(x)\t((x - 1) << I2S_DMACR_RDL_SHIFT)\n#define I2S_DMACR_RDL_MASK\t(0x1f << I2S_DMACR_RDL_SHIFT)\n#define I2S_DMACR_TDE_SHIFT\t8\n#define I2S_DMACR_TDE_DISABLE\t(0 << I2S_DMACR_TDE_SHIFT)\n#define I2S_DMACR_TDE_ENABLE\t(1 << I2S_DMACR_TDE_SHIFT)\n#define I2S_DMACR_TDL_SHIFT\t0\n#define I2S_DMACR_TDL(x)\t((x) << I2S_DMACR_TDL_SHIFT)\n#define I2S_DMACR_TDL_MASK\t(0x1f << I2S_DMACR_TDL_SHIFT)\n\n \n#define I2S_INTCR_RFT_SHIFT\t20\n#define I2S_INTCR_RFT(x)\t((x - 1) << I2S_INTCR_RFT_SHIFT)\n#define I2S_INTCR_RXOIC\t\tBIT(18)\n#define I2S_INTCR_RXOIE_SHIFT\t17\n#define I2S_INTCR_RXOIE_DISABLE\t(0 << I2S_INTCR_RXOIE_SHIFT)\n#define I2S_INTCR_RXOIE_ENABLE\t(1 << I2S_INTCR_RXOIE_SHIFT)\n#define I2S_INTCR_RXFIE_SHIFT\t16\n#define I2S_INTCR_RXFIE_DISABLE\t(0 << I2S_INTCR_RXFIE_SHIFT)\n#define I2S_INTCR_RXFIE_ENABLE\t(1 << I2S_INTCR_RXFIE_SHIFT)\n#define I2S_INTCR_TFT_SHIFT\t4\n#define I2S_INTCR_TFT(x)\t((x - 1) << I2S_INTCR_TFT_SHIFT)\n#define I2S_INTCR_TFT_MASK\t(0x1f << I2S_INTCR_TFT_SHIFT)\n#define I2S_INTCR_TXUIC\t\tBIT(2)\n#define I2S_INTCR_TXUIE_SHIFT\t1\n#define I2S_INTCR_TXUIE_DISABLE\t(0 << I2S_INTCR_TXUIE_SHIFT)\n#define I2S_INTCR_TXUIE_ENABLE\t(1 << I2S_INTCR_TXUIE_SHIFT)\n\n \n#define I2S_INTSR_TXEIE_SHIFT\t0\n#define I2S_INTSR_TXEIE_DISABLE\t(0 << I2S_INTSR_TXEIE_SHIFT)\n#define I2S_INTSR_TXEIE_ENABLE\t(1 << I2S_INTSR_TXEIE_SHIFT)\n#define I2S_INTSR_RXOI_SHIFT\t17\n#define I2S_INTSR_RXOI_INA\t(0 << I2S_INTSR_RXOI_SHIFT)\n#define I2S_INTSR_RXOI_ACT\t(1 << I2S_INTSR_RXOI_SHIFT)\n#define I2S_INTSR_RXFI_SHIFT\t16\n#define I2S_INTSR_RXFI_INA\t(0 << I2S_INTSR_RXFI_SHIFT)\n#define I2S_INTSR_RXFI_ACT\t(1 << I2S_INTSR_RXFI_SHIFT)\n#define I2S_INTSR_TXUI_SHIFT\t1\n#define I2S_INTSR_TXUI_INA\t(0 << I2S_INTSR_TXUI_SHIFT)\n#define I2S_INTSR_TXUI_ACT\t(1 << I2S_INTSR_TXUI_SHIFT)\n#define I2S_INTSR_TXEI_SHIFT\t0\n#define I2S_INTSR_TXEI_INA\t(0 << I2S_INTSR_TXEI_SHIFT)\n#define I2S_INTSR_TXEI_ACT\t(1 << I2S_INTSR_TXEI_SHIFT)\n\n \n#define I2S_XFER_RXS_SHIFT\t1\n#define I2S_XFER_RXS_STOP\t(0 << I2S_XFER_RXS_SHIFT)\n#define I2S_XFER_RXS_START\t(1 << I2S_XFER_RXS_SHIFT)\n#define I2S_XFER_TXS_SHIFT\t0\n#define I2S_XFER_TXS_STOP\t(0 << I2S_XFER_TXS_SHIFT)\n#define I2S_XFER_TXS_START\t(1 << I2S_XFER_TXS_SHIFT)\n\n \n#define I2S_CLR_RXC\tBIT(1)\n#define I2S_CLR_TXC\tBIT(0)\n\n \n#define I2S_TXDR_MASK\t(0xff)\n\n \n#define I2S_RXDR_MASK\t(0xff)\n\n \nenum {\n\tROCKCHIP_DIV_MCLK = 0,\n\tROCKCHIP_DIV_BCLK,\n};\n\n \n#define I2S_CSR_SHIFT\t15\n#define I2S_CHN_2\t(0 << I2S_CSR_SHIFT)\n#define I2S_CHN_4\t(1 << I2S_CSR_SHIFT)\n#define I2S_CHN_6\t(2 << I2S_CSR_SHIFT)\n#define I2S_CHN_8\t(3 << I2S_CSR_SHIFT)\n\n \n#define I2S_TXCR\t(0x0000)\n#define I2S_RXCR\t(0x0004)\n#define I2S_CKR\t\t(0x0008)\n#define I2S_FIFOLR\t(0x000c)\n#define I2S_DMACR\t(0x0010)\n#define I2S_INTCR\t(0x0014)\n#define I2S_INTSR\t(0x0018)\n#define I2S_XFER\t(0x001c)\n#define I2S_CLR\t\t(0x0020)\n#define I2S_TXDR\t(0x0024)\n#define I2S_RXDR\t(0x0028)\n\n \n#define I2S_IO_DIRECTION_MASK\t(7)\n#define I2S_IO_8CH_OUT_2CH_IN\t(0)\n#define I2S_IO_6CH_OUT_4CH_IN\t(4)\n#define I2S_IO_4CH_OUT_6CH_IN\t(6)\n#define I2S_IO_2CH_OUT_8CH_IN\t(7)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}