# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name temp_edge_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_1 \
    op interface \
    ports { temp_edge_1_address0 { O 7 vector } temp_edge_1_ce0 { O 1 bit } temp_edge_1_we0 { O 1 bit } temp_edge_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name temp_edge_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_2 \
    op interface \
    ports { temp_edge_2_address0 { O 7 vector } temp_edge_2_ce0 { O 1 bit } temp_edge_2_we0 { O 1 bit } temp_edge_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name temp_edge_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_3 \
    op interface \
    ports { temp_edge_3_address0 { O 7 vector } temp_edge_3_ce0 { O 1 bit } temp_edge_3_we0 { O 1 bit } temp_edge_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name temp_edge_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_4 \
    op interface \
    ports { temp_edge_4_address0 { O 7 vector } temp_edge_4_ce0 { O 1 bit } temp_edge_4_we0 { O 1 bit } temp_edge_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name temp_edge_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_5 \
    op interface \
    ports { temp_edge_5_address0 { O 7 vector } temp_edge_5_ce0 { O 1 bit } temp_edge_5_we0 { O 1 bit } temp_edge_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name temp_edge_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_6 \
    op interface \
    ports { temp_edge_6_address0 { O 7 vector } temp_edge_6_ce0 { O 1 bit } temp_edge_6_we0 { O 1 bit } temp_edge_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name temp_edge_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_7 \
    op interface \
    ports { temp_edge_7_address0 { O 7 vector } temp_edge_7_ce0 { O 1 bit } temp_edge_7_we0 { O 1 bit } temp_edge_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name temp_edge_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_8 \
    op interface \
    ports { temp_edge_8_address0 { O 7 vector } temp_edge_8_ce0 { O 1 bit } temp_edge_8_we0 { O 1 bit } temp_edge_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name temp_edge_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_9 \
    op interface \
    ports { temp_edge_9_address0 { O 7 vector } temp_edge_9_ce0 { O 1 bit } temp_edge_9_we0 { O 1 bit } temp_edge_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name temp_edge_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_10 \
    op interface \
    ports { temp_edge_10_address0 { O 7 vector } temp_edge_10_ce0 { O 1 bit } temp_edge_10_we0 { O 1 bit } temp_edge_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name temp_edge_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_11 \
    op interface \
    ports { temp_edge_11_address0 { O 7 vector } temp_edge_11_ce0 { O 1 bit } temp_edge_11_we0 { O 1 bit } temp_edge_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name temp_edge_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_12 \
    op interface \
    ports { temp_edge_12_address0 { O 7 vector } temp_edge_12_ce0 { O 1 bit } temp_edge_12_we0 { O 1 bit } temp_edge_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name temp_edge_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_13 \
    op interface \
    ports { temp_edge_13_address0 { O 7 vector } temp_edge_13_ce0 { O 1 bit } temp_edge_13_we0 { O 1 bit } temp_edge_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name temp_edge_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_14 \
    op interface \
    ports { temp_edge_14_address0 { O 7 vector } temp_edge_14_ce0 { O 1 bit } temp_edge_14_we0 { O 1 bit } temp_edge_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name temp_edge_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_15 \
    op interface \
    ports { temp_edge_15_address0 { O 7 vector } temp_edge_15_ce0 { O 1 bit } temp_edge_15_we0 { O 1 bit } temp_edge_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name temp_edge_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_16 \
    op interface \
    ports { temp_edge_16_address0 { O 7 vector } temp_edge_16_ce0 { O 1 bit } temp_edge_16_we0 { O 1 bit } temp_edge_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name temp_edge_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_17 \
    op interface \
    ports { temp_edge_17_address0 { O 7 vector } temp_edge_17_ce0 { O 1 bit } temp_edge_17_we0 { O 1 bit } temp_edge_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name temp_edge_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_18 \
    op interface \
    ports { temp_edge_18_address0 { O 7 vector } temp_edge_18_ce0 { O 1 bit } temp_edge_18_we0 { O 1 bit } temp_edge_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name temp_edge_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_19 \
    op interface \
    ports { temp_edge_19_address0 { O 7 vector } temp_edge_19_ce0 { O 1 bit } temp_edge_19_we0 { O 1 bit } temp_edge_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name temp_edge_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_20 \
    op interface \
    ports { temp_edge_20_address0 { O 7 vector } temp_edge_20_ce0 { O 1 bit } temp_edge_20_we0 { O 1 bit } temp_edge_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name temp_edge_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_21 \
    op interface \
    ports { temp_edge_21_address0 { O 7 vector } temp_edge_21_ce0 { O 1 bit } temp_edge_21_we0 { O 1 bit } temp_edge_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name temp_edge_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_22 \
    op interface \
    ports { temp_edge_22_address0 { O 7 vector } temp_edge_22_ce0 { O 1 bit } temp_edge_22_we0 { O 1 bit } temp_edge_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name temp_edge_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_23 \
    op interface \
    ports { temp_edge_23_address0 { O 7 vector } temp_edge_23_ce0 { O 1 bit } temp_edge_23_we0 { O 1 bit } temp_edge_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name temp_edge_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_24 \
    op interface \
    ports { temp_edge_24_address0 { O 7 vector } temp_edge_24_ce0 { O 1 bit } temp_edge_24_we0 { O 1 bit } temp_edge_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name temp_edge_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_25 \
    op interface \
    ports { temp_edge_25_address0 { O 7 vector } temp_edge_25_ce0 { O 1 bit } temp_edge_25_we0 { O 1 bit } temp_edge_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name temp_edge_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_26 \
    op interface \
    ports { temp_edge_26_address0 { O 7 vector } temp_edge_26_ce0 { O 1 bit } temp_edge_26_we0 { O 1 bit } temp_edge_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name temp_edge_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_27 \
    op interface \
    ports { temp_edge_27_address0 { O 7 vector } temp_edge_27_ce0 { O 1 bit } temp_edge_27_we0 { O 1 bit } temp_edge_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name temp_edge_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_28 \
    op interface \
    ports { temp_edge_28_address0 { O 7 vector } temp_edge_28_ce0 { O 1 bit } temp_edge_28_we0 { O 1 bit } temp_edge_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name temp_edge_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_29 \
    op interface \
    ports { temp_edge_29_address0 { O 7 vector } temp_edge_29_ce0 { O 1 bit } temp_edge_29_we0 { O 1 bit } temp_edge_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name temp_edge_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_30 \
    op interface \
    ports { temp_edge_30_address0 { O 7 vector } temp_edge_30_ce0 { O 1 bit } temp_edge_30_we0 { O 1 bit } temp_edge_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name temp_edge_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_31 \
    op interface \
    ports { temp_edge_31_address0 { O 7 vector } temp_edge_31_ce0 { O 1 bit } temp_edge_31_we0 { O 1 bit } temp_edge_31_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name temp_edge_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_32 \
    op interface \
    ports { temp_edge_32_address0 { O 7 vector } temp_edge_32_ce0 { O 1 bit } temp_edge_32_we0 { O 1 bit } temp_edge_32_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name temp_edge_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_33 \
    op interface \
    ports { temp_edge_33_address0 { O 7 vector } temp_edge_33_ce0 { O 1 bit } temp_edge_33_we0 { O 1 bit } temp_edge_33_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name temp_edge_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_34 \
    op interface \
    ports { temp_edge_34_address0 { O 7 vector } temp_edge_34_ce0 { O 1 bit } temp_edge_34_we0 { O 1 bit } temp_edge_34_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name temp_edge_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_35 \
    op interface \
    ports { temp_edge_35_address0 { O 7 vector } temp_edge_35_ce0 { O 1 bit } temp_edge_35_we0 { O 1 bit } temp_edge_35_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name temp_edge_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_36 \
    op interface \
    ports { temp_edge_36_address0 { O 7 vector } temp_edge_36_ce0 { O 1 bit } temp_edge_36_we0 { O 1 bit } temp_edge_36_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name temp_edge_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_37 \
    op interface \
    ports { temp_edge_37_address0 { O 7 vector } temp_edge_37_ce0 { O 1 bit } temp_edge_37_we0 { O 1 bit } temp_edge_37_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name temp_edge_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_38 \
    op interface \
    ports { temp_edge_38_address0 { O 7 vector } temp_edge_38_ce0 { O 1 bit } temp_edge_38_we0 { O 1 bit } temp_edge_38_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name temp_edge_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_39 \
    op interface \
    ports { temp_edge_39_address0 { O 7 vector } temp_edge_39_ce0 { O 1 bit } temp_edge_39_we0 { O 1 bit } temp_edge_39_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name temp_edge_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_40 \
    op interface \
    ports { temp_edge_40_address0 { O 7 vector } temp_edge_40_ce0 { O 1 bit } temp_edge_40_we0 { O 1 bit } temp_edge_40_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name temp_edge_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_41 \
    op interface \
    ports { temp_edge_41_address0 { O 7 vector } temp_edge_41_ce0 { O 1 bit } temp_edge_41_we0 { O 1 bit } temp_edge_41_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name temp_edge_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_42 \
    op interface \
    ports { temp_edge_42_address0 { O 7 vector } temp_edge_42_ce0 { O 1 bit } temp_edge_42_we0 { O 1 bit } temp_edge_42_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name temp_edge_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_43 \
    op interface \
    ports { temp_edge_43_address0 { O 7 vector } temp_edge_43_ce0 { O 1 bit } temp_edge_43_we0 { O 1 bit } temp_edge_43_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name temp_edge_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_44 \
    op interface \
    ports { temp_edge_44_address0 { O 7 vector } temp_edge_44_ce0 { O 1 bit } temp_edge_44_we0 { O 1 bit } temp_edge_44_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name temp_edge_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_45 \
    op interface \
    ports { temp_edge_45_address0 { O 7 vector } temp_edge_45_ce0 { O 1 bit } temp_edge_45_we0 { O 1 bit } temp_edge_45_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name temp_edge_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_46 \
    op interface \
    ports { temp_edge_46_address0 { O 7 vector } temp_edge_46_ce0 { O 1 bit } temp_edge_46_we0 { O 1 bit } temp_edge_46_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name temp_edge_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_47 \
    op interface \
    ports { temp_edge_47_address0 { O 7 vector } temp_edge_47_ce0 { O 1 bit } temp_edge_47_we0 { O 1 bit } temp_edge_47_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name temp_edge_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_48 \
    op interface \
    ports { temp_edge_48_address0 { O 7 vector } temp_edge_48_ce0 { O 1 bit } temp_edge_48_we0 { O 1 bit } temp_edge_48_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name temp_edge_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_49 \
    op interface \
    ports { temp_edge_49_address0 { O 7 vector } temp_edge_49_ce0 { O 1 bit } temp_edge_49_we0 { O 1 bit } temp_edge_49_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name temp_edge_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_50 \
    op interface \
    ports { temp_edge_50_address0 { O 7 vector } temp_edge_50_ce0 { O 1 bit } temp_edge_50_we0 { O 1 bit } temp_edge_50_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name temp_edge_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_51 \
    op interface \
    ports { temp_edge_51_address0 { O 7 vector } temp_edge_51_ce0 { O 1 bit } temp_edge_51_we0 { O 1 bit } temp_edge_51_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name temp_edge_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_52 \
    op interface \
    ports { temp_edge_52_address0 { O 7 vector } temp_edge_52_ce0 { O 1 bit } temp_edge_52_we0 { O 1 bit } temp_edge_52_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name temp_edge_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_53 \
    op interface \
    ports { temp_edge_53_address0 { O 7 vector } temp_edge_53_ce0 { O 1 bit } temp_edge_53_we0 { O 1 bit } temp_edge_53_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name temp_edge_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_54 \
    op interface \
    ports { temp_edge_54_address0 { O 7 vector } temp_edge_54_ce0 { O 1 bit } temp_edge_54_we0 { O 1 bit } temp_edge_54_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name temp_edge_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_55 \
    op interface \
    ports { temp_edge_55_address0 { O 7 vector } temp_edge_55_ce0 { O 1 bit } temp_edge_55_we0 { O 1 bit } temp_edge_55_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name temp_edge_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_56 \
    op interface \
    ports { temp_edge_56_address0 { O 7 vector } temp_edge_56_ce0 { O 1 bit } temp_edge_56_we0 { O 1 bit } temp_edge_56_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name temp_edge_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_57 \
    op interface \
    ports { temp_edge_57_address0 { O 7 vector } temp_edge_57_ce0 { O 1 bit } temp_edge_57_we0 { O 1 bit } temp_edge_57_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name temp_edge_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_58 \
    op interface \
    ports { temp_edge_58_address0 { O 7 vector } temp_edge_58_ce0 { O 1 bit } temp_edge_58_we0 { O 1 bit } temp_edge_58_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name temp_edge_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_59 \
    op interface \
    ports { temp_edge_59_address0 { O 7 vector } temp_edge_59_ce0 { O 1 bit } temp_edge_59_we0 { O 1 bit } temp_edge_59_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name temp_edge_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_60 \
    op interface \
    ports { temp_edge_60_address0 { O 7 vector } temp_edge_60_ce0 { O 1 bit } temp_edge_60_we0 { O 1 bit } temp_edge_60_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name temp_edge_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_61 \
    op interface \
    ports { temp_edge_61_address0 { O 7 vector } temp_edge_61_ce0 { O 1 bit } temp_edge_61_we0 { O 1 bit } temp_edge_61_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name temp_edge_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_62 \
    op interface \
    ports { temp_edge_62_address0 { O 7 vector } temp_edge_62_ce0 { O 1 bit } temp_edge_62_we0 { O 1 bit } temp_edge_62_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name temp_edge_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_63 \
    op interface \
    ports { temp_edge_63_address0 { O 7 vector } temp_edge_63_ce0 { O 1 bit } temp_edge_63_we0 { O 1 bit } temp_edge_63_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name temp_edge_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_64 \
    op interface \
    ports { temp_edge_64_address0 { O 7 vector } temp_edge_64_ce0 { O 1 bit } temp_edge_64_we0 { O 1 bit } temp_edge_64_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name temp_edge_65 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_65 \
    op interface \
    ports { temp_edge_65_address0 { O 7 vector } temp_edge_65_ce0 { O 1 bit } temp_edge_65_we0 { O 1 bit } temp_edge_65_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name temp_edge_66 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_66 \
    op interface \
    ports { temp_edge_66_address0 { O 7 vector } temp_edge_66_ce0 { O 1 bit } temp_edge_66_we0 { O 1 bit } temp_edge_66_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name temp_edge_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_67 \
    op interface \
    ports { temp_edge_67_address0 { O 7 vector } temp_edge_67_ce0 { O 1 bit } temp_edge_67_we0 { O 1 bit } temp_edge_67_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name temp_edge_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_68 \
    op interface \
    ports { temp_edge_68_address0 { O 7 vector } temp_edge_68_ce0 { O 1 bit } temp_edge_68_we0 { O 1 bit } temp_edge_68_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name temp_edge_69 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_69 \
    op interface \
    ports { temp_edge_69_address0 { O 7 vector } temp_edge_69_ce0 { O 1 bit } temp_edge_69_we0 { O 1 bit } temp_edge_69_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name temp_edge_70 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_70 \
    op interface \
    ports { temp_edge_70_address0 { O 7 vector } temp_edge_70_ce0 { O 1 bit } temp_edge_70_we0 { O 1 bit } temp_edge_70_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name temp_edge_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_71 \
    op interface \
    ports { temp_edge_71_address0 { O 7 vector } temp_edge_71_ce0 { O 1 bit } temp_edge_71_we0 { O 1 bit } temp_edge_71_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name temp_edge_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_72 \
    op interface \
    ports { temp_edge_72_address0 { O 7 vector } temp_edge_72_ce0 { O 1 bit } temp_edge_72_we0 { O 1 bit } temp_edge_72_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name temp_edge_73 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_73 \
    op interface \
    ports { temp_edge_73_address0 { O 7 vector } temp_edge_73_ce0 { O 1 bit } temp_edge_73_we0 { O 1 bit } temp_edge_73_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name temp_edge_74 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_74 \
    op interface \
    ports { temp_edge_74_address0 { O 7 vector } temp_edge_74_ce0 { O 1 bit } temp_edge_74_we0 { O 1 bit } temp_edge_74_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name temp_edge_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_75 \
    op interface \
    ports { temp_edge_75_address0 { O 7 vector } temp_edge_75_ce0 { O 1 bit } temp_edge_75_we0 { O 1 bit } temp_edge_75_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name temp_edge_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_76 \
    op interface \
    ports { temp_edge_76_address0 { O 7 vector } temp_edge_76_ce0 { O 1 bit } temp_edge_76_we0 { O 1 bit } temp_edge_76_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name temp_edge_77 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_77 \
    op interface \
    ports { temp_edge_77_address0 { O 7 vector } temp_edge_77_ce0 { O 1 bit } temp_edge_77_we0 { O 1 bit } temp_edge_77_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name temp_edge_78 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_78 \
    op interface \
    ports { temp_edge_78_address0 { O 7 vector } temp_edge_78_ce0 { O 1 bit } temp_edge_78_we0 { O 1 bit } temp_edge_78_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name temp_edge_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_79 \
    op interface \
    ports { temp_edge_79_address0 { O 7 vector } temp_edge_79_ce0 { O 1 bit } temp_edge_79_we0 { O 1 bit } temp_edge_79_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name temp_edge_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_80 \
    op interface \
    ports { temp_edge_80_address0 { O 7 vector } temp_edge_80_ce0 { O 1 bit } temp_edge_80_we0 { O 1 bit } temp_edge_80_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name temp_edge_81 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_81 \
    op interface \
    ports { temp_edge_81_address0 { O 7 vector } temp_edge_81_ce0 { O 1 bit } temp_edge_81_we0 { O 1 bit } temp_edge_81_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name temp_edge_82 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_82 \
    op interface \
    ports { temp_edge_82_address0 { O 7 vector } temp_edge_82_ce0 { O 1 bit } temp_edge_82_we0 { O 1 bit } temp_edge_82_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name temp_edge_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_83 \
    op interface \
    ports { temp_edge_83_address0 { O 7 vector } temp_edge_83_ce0 { O 1 bit } temp_edge_83_we0 { O 1 bit } temp_edge_83_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name temp_edge_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_84 \
    op interface \
    ports { temp_edge_84_address0 { O 7 vector } temp_edge_84_ce0 { O 1 bit } temp_edge_84_we0 { O 1 bit } temp_edge_84_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name temp_edge_85 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_85 \
    op interface \
    ports { temp_edge_85_address0 { O 7 vector } temp_edge_85_ce0 { O 1 bit } temp_edge_85_we0 { O 1 bit } temp_edge_85_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name temp_edge_86 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_86 \
    op interface \
    ports { temp_edge_86_address0 { O 7 vector } temp_edge_86_ce0 { O 1 bit } temp_edge_86_we0 { O 1 bit } temp_edge_86_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name temp_edge_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_87 \
    op interface \
    ports { temp_edge_87_address0 { O 7 vector } temp_edge_87_ce0 { O 1 bit } temp_edge_87_we0 { O 1 bit } temp_edge_87_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name temp_edge_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_88 \
    op interface \
    ports { temp_edge_88_address0 { O 7 vector } temp_edge_88_ce0 { O 1 bit } temp_edge_88_we0 { O 1 bit } temp_edge_88_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name temp_edge_89 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_89 \
    op interface \
    ports { temp_edge_89_address0 { O 7 vector } temp_edge_89_ce0 { O 1 bit } temp_edge_89_we0 { O 1 bit } temp_edge_89_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name temp_edge_90 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_90 \
    op interface \
    ports { temp_edge_90_address0 { O 7 vector } temp_edge_90_ce0 { O 1 bit } temp_edge_90_we0 { O 1 bit } temp_edge_90_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name temp_edge_91 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_91 \
    op interface \
    ports { temp_edge_91_address0 { O 7 vector } temp_edge_91_ce0 { O 1 bit } temp_edge_91_we0 { O 1 bit } temp_edge_91_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name temp_edge_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_92 \
    op interface \
    ports { temp_edge_92_address0 { O 7 vector } temp_edge_92_ce0 { O 1 bit } temp_edge_92_we0 { O 1 bit } temp_edge_92_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name temp_edge_93 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_93 \
    op interface \
    ports { temp_edge_93_address0 { O 7 vector } temp_edge_93_ce0 { O 1 bit } temp_edge_93_we0 { O 1 bit } temp_edge_93_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name temp_edge_94 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_94 \
    op interface \
    ports { temp_edge_94_address0 { O 7 vector } temp_edge_94_ce0 { O 1 bit } temp_edge_94_we0 { O 1 bit } temp_edge_94_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name temp_edge_95 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_95 \
    op interface \
    ports { temp_edge_95_address0 { O 7 vector } temp_edge_95_ce0 { O 1 bit } temp_edge_95_we0 { O 1 bit } temp_edge_95_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name temp_edge_96 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_96 \
    op interface \
    ports { temp_edge_96_address0 { O 7 vector } temp_edge_96_ce0 { O 1 bit } temp_edge_96_we0 { O 1 bit } temp_edge_96_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_96'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name temp_edge_97 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_97 \
    op interface \
    ports { temp_edge_97_address0 { O 7 vector } temp_edge_97_ce0 { O 1 bit } temp_edge_97_we0 { O 1 bit } temp_edge_97_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_97'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name temp_edge_98 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_98 \
    op interface \
    ports { temp_edge_98_address0 { O 7 vector } temp_edge_98_ce0 { O 1 bit } temp_edge_98_we0 { O 1 bit } temp_edge_98_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_98'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name temp_edge_99 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_99 \
    op interface \
    ports { temp_edge_99_address0 { O 7 vector } temp_edge_99_ce0 { O 1 bit } temp_edge_99_we0 { O 1 bit } temp_edge_99_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_99'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name temp_edge_100 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_100 \
    op interface \
    ports { temp_edge_100_address0 { O 7 vector } temp_edge_100_ce0 { O 1 bit } temp_edge_100_we0 { O 1 bit } temp_edge_100_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name temp_edge_101 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_101 \
    op interface \
    ports { temp_edge_101_address0 { O 7 vector } temp_edge_101_ce0 { O 1 bit } temp_edge_101_we0 { O 1 bit } temp_edge_101_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_101'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name temp_edge_102 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_102 \
    op interface \
    ports { temp_edge_102_address0 { O 7 vector } temp_edge_102_ce0 { O 1 bit } temp_edge_102_we0 { O 1 bit } temp_edge_102_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name temp_edge_103 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_103 \
    op interface \
    ports { temp_edge_103_address0 { O 7 vector } temp_edge_103_ce0 { O 1 bit } temp_edge_103_we0 { O 1 bit } temp_edge_103_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name temp_edge_104 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_104 \
    op interface \
    ports { temp_edge_104_address0 { O 7 vector } temp_edge_104_ce0 { O 1 bit } temp_edge_104_we0 { O 1 bit } temp_edge_104_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name temp_edge_105 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_105 \
    op interface \
    ports { temp_edge_105_address0 { O 7 vector } temp_edge_105_ce0 { O 1 bit } temp_edge_105_we0 { O 1 bit } temp_edge_105_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_105'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name temp_edge_106 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_106 \
    op interface \
    ports { temp_edge_106_address0 { O 7 vector } temp_edge_106_ce0 { O 1 bit } temp_edge_106_we0 { O 1 bit } temp_edge_106_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_106'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name temp_edge_107 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_107 \
    op interface \
    ports { temp_edge_107_address0 { O 7 vector } temp_edge_107_ce0 { O 1 bit } temp_edge_107_we0 { O 1 bit } temp_edge_107_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name temp_edge_108 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_108 \
    op interface \
    ports { temp_edge_108_address0 { O 7 vector } temp_edge_108_ce0 { O 1 bit } temp_edge_108_we0 { O 1 bit } temp_edge_108_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_108'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name temp_edge_109 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_109 \
    op interface \
    ports { temp_edge_109_address0 { O 7 vector } temp_edge_109_ce0 { O 1 bit } temp_edge_109_we0 { O 1 bit } temp_edge_109_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_109'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name temp_edge_110 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_110 \
    op interface \
    ports { temp_edge_110_address0 { O 7 vector } temp_edge_110_ce0 { O 1 bit } temp_edge_110_we0 { O 1 bit } temp_edge_110_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name temp_edge_111 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_111 \
    op interface \
    ports { temp_edge_111_address0 { O 7 vector } temp_edge_111_ce0 { O 1 bit } temp_edge_111_we0 { O 1 bit } temp_edge_111_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name temp_edge_112 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_112 \
    op interface \
    ports { temp_edge_112_address0 { O 7 vector } temp_edge_112_ce0 { O 1 bit } temp_edge_112_we0 { O 1 bit } temp_edge_112_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_112'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name temp_edge_113 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_113 \
    op interface \
    ports { temp_edge_113_address0 { O 7 vector } temp_edge_113_ce0 { O 1 bit } temp_edge_113_we0 { O 1 bit } temp_edge_113_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_113'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name temp_edge_114 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_114 \
    op interface \
    ports { temp_edge_114_address0 { O 7 vector } temp_edge_114_ce0 { O 1 bit } temp_edge_114_we0 { O 1 bit } temp_edge_114_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_114'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name temp_edge_115 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_115 \
    op interface \
    ports { temp_edge_115_address0 { O 7 vector } temp_edge_115_ce0 { O 1 bit } temp_edge_115_we0 { O 1 bit } temp_edge_115_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name temp_edge_116 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_116 \
    op interface \
    ports { temp_edge_116_address0 { O 7 vector } temp_edge_116_ce0 { O 1 bit } temp_edge_116_we0 { O 1 bit } temp_edge_116_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_116'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name temp_edge_117 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_117 \
    op interface \
    ports { temp_edge_117_address0 { O 7 vector } temp_edge_117_ce0 { O 1 bit } temp_edge_117_we0 { O 1 bit } temp_edge_117_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_117'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name temp_edge_118 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_118 \
    op interface \
    ports { temp_edge_118_address0 { O 7 vector } temp_edge_118_ce0 { O 1 bit } temp_edge_118_we0 { O 1 bit } temp_edge_118_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_118'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name temp_edge_119 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_119 \
    op interface \
    ports { temp_edge_119_address0 { O 7 vector } temp_edge_119_ce0 { O 1 bit } temp_edge_119_we0 { O 1 bit } temp_edge_119_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name temp_edge_120 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_120 \
    op interface \
    ports { temp_edge_120_address0 { O 7 vector } temp_edge_120_ce0 { O 1 bit } temp_edge_120_we0 { O 1 bit } temp_edge_120_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_120'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name temp_edge_121 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_121 \
    op interface \
    ports { temp_edge_121_address0 { O 7 vector } temp_edge_121_ce0 { O 1 bit } temp_edge_121_we0 { O 1 bit } temp_edge_121_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_121'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name temp_edge_122 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_122 \
    op interface \
    ports { temp_edge_122_address0 { O 7 vector } temp_edge_122_ce0 { O 1 bit } temp_edge_122_we0 { O 1 bit } temp_edge_122_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_122'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name temp_edge_123 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_123 \
    op interface \
    ports { temp_edge_123_address0 { O 7 vector } temp_edge_123_ce0 { O 1 bit } temp_edge_123_we0 { O 1 bit } temp_edge_123_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name temp_edge_124 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_124 \
    op interface \
    ports { temp_edge_124_address0 { O 7 vector } temp_edge_124_ce0 { O 1 bit } temp_edge_124_we0 { O 1 bit } temp_edge_124_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_124'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name temp_edge_125 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_125 \
    op interface \
    ports { temp_edge_125_address0 { O 7 vector } temp_edge_125_ce0 { O 1 bit } temp_edge_125_we0 { O 1 bit } temp_edge_125_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_125'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name temp_edge_126 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_edge_126 \
    op interface \
    ports { temp_edge_126_address0 { O 7 vector } temp_edge_126_ce0 { O 1 bit } temp_edge_126_we0 { O 1 bit } temp_edge_126_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_edge_126'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 127 \
    name x \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { x_TVALID { I 1 bit } x_TDATA { I 8 vector } x_TREADY { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sobel_edge_detector_flow_control_loop_pipe_sequential_init_U
set CompName sobel_edge_detector_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sobel_edge_detector_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


