<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>分类: FPGA - 御坂小镇</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Hank.Gan&#039;s Blog"><meta name="msapplication-TileImage" content="/img/favicon.svg"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Hank.Gan&#039;s Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="FPGA&amp;#x2F;ASIC"><meta property="og:type" content="blog"><meta property="og:title" content="御坂小镇"><meta property="og:url" content="http://example.com/"><meta property="og:site_name" content="御坂小镇"><meta property="og:description" content="FPGA&amp;#x2F;ASIC"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="http://example.com/img/og_image.png"><meta property="article:author" content="Hank.Gan"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com"},"headline":"御坂小镇","image":["http://example.com/img/og_image.png"],"author":{"@type":"Person","name":"Hank.Gan"},"publisher":{"@type":"Organization","name":"御坂小镇","logo":{"@type":"ImageObject","url":{"light":"/img/logo.png","dark":"/img/logo.png"}}},"description":"FPGA&#x2F;ASIC"}</script><link rel="icon" href="/img/favicon.svg"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/font-awesome/5.12.0/css/all.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/highlight.js/9.12.0/styles/atom-one-light.min.css"><link rel="stylesheet" href="https://fonts.loli.net/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><!--!--><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/css/justifiedGallery.min.css"><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/pace/1.0.2/pace.min.js"></script><!--!--><!--!--><meta name="generator" content="Hexo 5.4.0"></head><body class="is-3-column"><script type="text/javascript" src="/js/imaegoo/night.js"></script><canvas id="universe"></canvas><nav class="navbar navbar-main"><div class="container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">首页</a><a class="navbar-item" href="/archives">时间轴</a><a class="navbar-item" href="/categories">目录</a><a class="navbar-item" href="/tags">标签</a><a class="navbar-item" href="/about">关于</a></div><div class="navbar-end"><a class="navbar-item night" id="night-nav" title="Night Mode" href="javascript:;"><i class="fas fa-moon" id="night-icon"></i></a><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><div class="card-content"><nav class="breadcrumb" aria-label="breadcrumbs"><ul><li><a href="/categories">分类</a></li><li><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a></li><li class="is-active"><a href="#" aria-current="page">FPGA</a></li></ul></nav></div></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2021-08-24T13:02:36.000Z" title="2021/8/24 下午9:02:36">2021-08-24</time>发表</span><span class="level-item"><time dateTime="2021-08-24T13:05:40.104Z" title="2021/8/24 下午9:05:40">2021-08-24</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">15 分钟读完 (大约2288个字)</span></div></div><h1 class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2021/08/24/CORE%E5%AD%A6%E4%B9%A0%EF%BC%9AAMBA3--APB%E6%80%BB%E7%BA%BF%E5%8D%8F%E8%AE%AE%E5%8F%8A%E7%AE%80%E5%8D%95%E4%BE%8B%E5%AD%90/">CORE学习：AMBA3--APB总线协议及简单例子</a></h1><div class="content"><h1>AMBA3—APB总线</h1>
<p>APB总线是AMBA里面最简单的一个总线接口了，它是一个非流水线结构，且控制逻辑简单，这也就决定了它是利用于低带宽的外围总线设备上，例如UART、IIC、定时器等等。注意，APB还有一个特点就是，APB的主机只有一个，那就是APB总线桥，不可能有其他主机，也不可能有多个主机。</p>
<h2 id="APB状态机"><a class="header-anchor" href="#APB状态机">¶</a>APB状态机</h2>
<p>APB总线接口的状态转换图如图所示(ARM IHI 0024B - Page3-2):</p>
<p><img src="https://z3.ax1x.com/2021/08/24/hAkaBq.png" alt="APB状态转移图"></p>
<p>可见，当总线复位后，APB进入IDLE状态，然后根据控制端口的输入切换状态，输出的数据和状态以及输入数据有关，因此是一个典型的Mealy型状态机，对它的详细解释如下：</p>
<ul>
<li>IDLE：APB 的默认状态，也就是没有传输时候的状态；</li>
<li>SETUP：在IDLE状态下，将信号PSELx拉高(x是从设备选择信号)，进入SETUP状态，收到PENABLE信号进入下一状态；</li>
<li>ACCESS：传输状态，根据PWRITE、PADDR、PWDATA/PRDATA写入/读取寄存器。完成后将PREADY拉高，PSELx未选中这个APB从机的话退回IDLE，选中但不传输数据(PENABLE拉低)的话退回SETUO；未完成的话PREADY拉低，并在下一个上升沿继续进入ACCESS传输数据；</li>
</ul>
<p>整个状态很简单，三言两语就可以描述清楚了，那我们再回来看看APB接口是由哪些输入输出信号组成的：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//apb_interface</span></span><br><span class="line">           <span class="keyword">input</span>               pclk,     <span class="comment">//时钟</span></span><br><span class="line">           <span class="keyword">input</span> [AW-<span class="number">1</span>:<span class="number">0</span>]      paddr,    <span class="comment">//地址</span></span><br><span class="line">           <span class="keyword">input</span>               pwrite,   <span class="comment">//读/写控制信号</span></span><br><span class="line">           <span class="keyword">input</span>               psel,     <span class="comment">//选择信号，类似于片选信号</span></span><br><span class="line">           <span class="keyword">input</span>               penable,  <span class="comment">//使能信号</span></span><br><span class="line">           <span class="keyword">input</span> [DW-<span class="number">1</span>:<span class="number">0</span>]      pwdata,   <span class="comment">//写(输入)数据</span></span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">reg</span> [DW-<span class="number">1</span>:<span class="number">0</span>] prdata,   <span class="comment">//读(输出)数据</span></span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">reg</span>          pready,   <span class="comment">//传输完成标志，low未完成，high完成</span></span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">reg</span>          pslverr   <span class="comment">//错误标志，high出现错误</span></span><br></pre></td></tr></table></figure>
<h3 id="传输时序"><a class="header-anchor" href="#传输时序">¶</a>传输时序</h3>
<p>根据这些信号的不同组合，又可以分为带等待信号的数据输入/输出以及不带等待信号的输入/输出，接下来根据ARM的官方手册ARM IHI 0024B对这四种情况进行描(fan)述(yi)：</p>
<h4 id="不带等待信号的数据写入时序"><a class="header-anchor" href="#不带等待信号的数据写入时序">¶</a>不带等待信号的数据写入时序</h4>
<p><img src="https://z3.ax1x.com/2021/08/24/hAeVOJ.png" alt="不带等待信号的写入时序"></p>
<blockquote>
<p>T1上升沿：拉高PSEL，选中这个APB从机，并且拉高PWRITE，表示接下来要写入数据给从机，并且将数据地址放在PADDR，数据放在PWDATA，从IDLE进入SETUP</p>
<p>T2上升沿：PENABLE拉高，从SETUP进入ACCESS，进行一次数据传输</p>
<p>T3上升沿：PREADY被从机拉高，说明传输完成，PSEL和PENABLE可以拉低</p>
</blockquote>
<h4 id="带等待信号的写入时序"><a class="header-anchor" href="#带等待信号的写入时序">¶</a>带等待信号的写入时序</h4>
<p><img src="https://z3.ax1x.com/2021/08/24/hAeAlF.png" alt="带等待信号的写入时序"></p>
<blockquote>
<p>T1上升沿：拉高PSEL，选中这个APB从机，并且拉高PWRITE，表示接下来要写入数据给从机，并且将数据地址放在PADDR，数据放在PWDATA，从IDLE进入SETUP</p>
<p>T2上升沿：PENABLE拉高，从SETUP进入ACCESS，进行一次数据传输</p>
<p>T3上升沿：PREADY为低，说明数据还未写完/过程未处理完，需要等待一个时钟周期，再次进入ACCESS</p>
<p>T4上升沿：PREADY还是低，再次进入ACCESS</p>
<p>T5上升沿：PREADY被拉高，从机完成接受数据，PSEL和PENABLE拉低</p>
</blockquote>
<h4 id="读取时序"><a class="header-anchor" href="#读取时序">¶</a>读取时序</h4>
<p>读取时序的过程与写入时序基本一致，只不过读取时是将PWRITE拉低，而写入是将它拉低，这里不再详细分析时序图，有兴趣可以看官方文档，把图放在这里：</p>
<p><img src="https://z3.ax1x.com/2021/08/24/hAeem9.png" alt="不带等待信号的读取时序"></p>
<p><img src="https://z3.ax1x.com/2021/08/24/hAekSU.png" alt="带等待信号的读取时序"></p>
<h2 id="动手写一个APB外设"><a class="header-anchor" href="#动手写一个APB外设">¶</a>动手写一个APB外设</h2>
<p>APB外设的逻辑状态和时序已经清楚了，接下来就自己动手写一个APB从机试试吧😍</p>
<h3 id="简单的APB从机"><a class="header-anchor" href="#简单的APB从机">¶</a>简单的APB从机</h3>
<p>先确定好从机需要访问到的寄存器，在这里我定义四个寄存器来模拟：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]   readonly32;     <span class="comment">//0x10000000，只可读</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]   readonly16;     <span class="comment">//0x10000004，只可读</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]   readwrite32;    <span class="comment">//0x10000008，可读可写</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]   readwrite16;    <span class="comment">//0x1000000C，可读可写</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>实际上这四个寄存器可以通过改改名字和例化其他模块来实现APB外设的所有功能，比如将readwrite16中的16个位分别设置成UART输出模块的波特率控制位、传输帧设置位、中断使能位等等，readwrite32设置为UART输出信息的缓冲寄存器，这样可以实现一个简单的APB-UART外设</p>
<p>当然，这里我只想模拟下读写寄存器，就不需要例化其他模块了，完整的代码贴在下面：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> apb_slave_test #(</span><br><span class="line">           <span class="keyword">parameter</span> AW = <span class="number">32</span>,<span class="comment">//地址总线宽度</span></span><br><span class="line">           <span class="keyword">parameter</span> DW = <span class="number">32</span> <span class="comment">//数据总线宽度</span></span><br><span class="line">       ) (</span><br><span class="line">           <span class="comment">//system</span></span><br><span class="line">           <span class="keyword">input</span>               reset_n,</span><br><span class="line">           <span class="comment">//apb_interface</span></span><br><span class="line">           <span class="keyword">input</span>               pclk,     <span class="comment">//时钟</span></span><br><span class="line">           <span class="keyword">input</span> [AW-<span class="number">1</span>:<span class="number">0</span>]      paddr,    <span class="comment">//地址</span></span><br><span class="line">           <span class="keyword">input</span>               pwrite,   <span class="comment">//读/写控制信号</span></span><br><span class="line">           <span class="keyword">input</span>               psel,     <span class="comment">//选择信号</span></span><br><span class="line">           <span class="keyword">input</span>               penable,  <span class="comment">//使能信号</span></span><br><span class="line">           <span class="keyword">input</span> [DW-<span class="number">1</span>:<span class="number">0</span>]      pwdata,   <span class="comment">//写(输入)数据</span></span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">reg</span> [DW-<span class="number">1</span>:<span class="number">0</span>] prdata,   <span class="comment">//读(输出)数据</span></span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">reg</span>          pready,   <span class="comment">//传输完成标志，low未完成，high完成</span></span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">reg</span>          pslverr   <span class="comment">//错误标志，high出现错误</span></span><br><span class="line">       );</span><br><span class="line"><span class="comment">//apb状态机</span></span><br><span class="line"><span class="keyword">parameter</span> IDLE   = <span class="number">2&#x27;b00</span>;</span><br><span class="line"><span class="keyword">parameter</span> SETUP  = <span class="number">2&#x27;b01</span>;</span><br><span class="line"><span class="keyword">parameter</span> ACCESS = <span class="number">2&#x27;b10</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state_now  = <span class="number">2&#x27;b00</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state_next  = <span class="number">2&#x27;b00</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//映射到总线上的寄存器</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]   readonly32;     <span class="comment">//0x10000000，只可读</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]   readonly16;     <span class="comment">//0x10000004，只可读</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]   readwrite32;    <span class="comment">//0x10000008，可读可写</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]   readwrite16;    <span class="comment">//0x1000000C，可读可写</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> pclk <span class="keyword">or</span> <span class="keyword">negedge</span> reset_n) <span class="keyword">begin</span>: init_and_change_state</span><br><span class="line">    <span class="keyword">if</span> (!reset_n) <span class="keyword">begin</span></span><br><span class="line">        pready  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        pslverr &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        prdata  &lt;= <span class="number">32&#x27;h0</span>;</span><br><span class="line">        readwrite32 &lt;= <span class="number">32&#x27;h0</span>;</span><br><span class="line">        readwrite16 &lt;= <span class="number">16&#x27;h0</span>;</span><br><span class="line">        readonly32 &lt;= <span class="number">32&#x27;h12345678</span>;</span><br><span class="line">        readonly16 &lt;= <span class="number">16&#x27;habcd</span>;</span><br><span class="line">        state_now &lt;= IDLE;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        state_now &lt;= state_next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//! fsm_extract</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> pclk) <span class="keyword">begin</span> :main_fsm_of_apb</span><br><span class="line">    <span class="keyword">case</span> (state_now)</span><br><span class="line">        IDLE: <span class="keyword">begin</span> <span class="comment">//IDLE状态</span></span><br><span class="line">            <span class="keyword">case</span> (psel)</span><br><span class="line">                <span class="number">1&#x27;b1</span>: state_next &lt;= SETUP;  <span class="comment">//选择本apb外设，进入setup状态</span></span><br><span class="line">                <span class="number">1&#x27;b0</span>: state_next &lt;= IDLE;</span><br><span class="line">                <span class="keyword">default</span>: state_next &lt;= IDLE;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        SETUP: <span class="keyword">begin</span><span class="comment">//SETUP状态</span></span><br><span class="line">            <span class="keyword">case</span> (psel)</span><br><span class="line">                <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span> (penable)</span><br><span class="line">                        <span class="number">1&#x27;b1</span>: state_next &lt;= ACCESS;<span class="comment">//选中且enable信号拉高，进入ACCESS模式传输数据</span></span><br><span class="line">                        <span class="number">1&#x27;b0</span>: state_next &lt;= SETUP;</span><br><span class="line">                        <span class="keyword">default</span>: state_next &lt;= SETUP;</span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">1&#x27;b0</span>: state_next &lt;= IDLE;   <span class="comment">//未被选中，回到IDLE</span></span><br><span class="line">                <span class="keyword">default</span>: state_next &lt;= IDLE;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">            pready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        ACCESS: <span class="keyword">begin</span> <span class="comment">//ACCESS状态，根据寄存器地址读写</span></span><br><span class="line">            prdata &lt;= <span class="number">32&#x27;h0</span>;</span><br><span class="line">            pslverr &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">if</span> (pwrite) <span class="keyword">begin</span>   <span class="comment">//wirte信号拉高，写入模式</span></span><br><span class="line">                <span class="keyword">case</span> (paddr)</span><br><span class="line">                    <span class="number">32&#x27;h10000008</span>: <span class="keyword">begin</span> readwrite32 &lt;= pwdata; pready &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span><span class="comment">//数据传输完成 </span></span><br><span class="line">                    <span class="number">32&#x27;h1000000C</span>: <span class="keyword">begin</span> readwrite16 &lt;= pwdata[<span class="number">15</span>:<span class="number">0</span>]; pready &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span><span class="comment">//数据传输完成 </span></span><br><span class="line">                    <span class="keyword">default</span>: pslverr &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(!pwrite) <span class="keyword">begin</span>  <span class="comment">//write信号拉低，读取模式</span></span><br><span class="line">                <span class="keyword">case</span> (paddr)</span><br><span class="line">                    <span class="number">32&#x27;h10000000</span>: <span class="keyword">begin</span> prdata &lt;= readonly32; pready &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span><span class="comment">//数据传输完成 </span></span><br><span class="line">                    <span class="number">32&#x27;h10000004</span>: <span class="keyword">begin</span> prdata &lt;= readonly16; pready &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span><span class="comment">//数据传输完成 </span></span><br><span class="line">                    <span class="number">32&#x27;h10000008</span>: <span class="keyword">begin</span> prdata &lt;= readwrite32; pready &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span><span class="comment">//数据传输完成 </span></span><br><span class="line">                    <span class="number">32&#x27;h1000000C</span>: <span class="keyword">begin</span> prdata &lt;= readwrite16; pready &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span><span class="comment">//数据传输完成 </span></span><br><span class="line">                    <span class="keyword">default</span>: pslverr &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">if</span> (pready) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span> (psel)</span><br><span class="line">                    <span class="number">1&#x27;b1</span>: state_next &lt;= SETUP;  <span class="comment">//不需要传输数据，回到SETUP</span></span><br><span class="line">                    <span class="number">1&#x27;b0</span>: state_next &lt;= IDLE;   <span class="comment">//未被选中，回到IDLE</span></span><br><span class="line">                    <span class="keyword">default</span>: state_next &lt;= IDLE;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> state_next &lt;= ACCESS; <span class="comment">//需要继续传输数据，则回到ACCESS       </span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">default</span>: state_next &lt;= IDLE;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="仿真测试一下"><a class="header-anchor" href="#仿真测试一下">¶</a>仿真测试一下</h3>
<p>利用Vivado跑个行为仿真看看：</p>
<p><img src="https://z3.ax1x.com/2021/08/24/hAeEy4.png" alt="仿真结果"></p>
<p>一点点来分析：</p>
<blockquote>
<p>0ns～15ns：reset_n信号置0以后拉高，初始化APB从机</p>
<p>15ns：拉高了psel，模拟选中这个APB从机，即将进入SETUP状态</p>
<p>35ns：拉高了penable，即将进入ACCESS状态，但我并没有给出paddr以及pwrite，因此输出全0</p>
<p>55ns：pwrite拉高，paddr设为0x10000008，pwdata设为0x1234ffff，表明我即将向地址为0x10000008的寄存器写入0x1234ffff，这个地址的寄存器是readwrite32，可以看到这个时候它的值还是全0</p>
<p>57.5ns：可以看到readwrite32寄存器的值已经变成0x1234ffff，且pready已经置1(其实图中pready早就置1了而且没变过，这个图有bug，后来代码改了)</p>
<p>85ns：pwrite拉低，paddr设为0x10000000，表明我要读取地址为0x10000000的寄存器readonly32的数据</p>
<p>87.5ns：prdata输出0x12345678，这和我们设置的readonly32寄存器初始值相同</p>
<p>145ns：pwrite拉高，paddr设为0x1000000C，pwdata设为0x1234abcd，表明我即将向地址为0x1000000C的<strong>16位</strong>寄存器写入0x1234ffff，这个地址的寄存器是readwrite16，可以看到这个时候它的值还是全0</p>
<p>147.5ns：readwrite16寄存器的值已经变成0xabcd，成功地写入低16位到寄存器</p>
<p>185ns：尝试读取未定义的寄存器，地址为0x10000010</p>
<p>187.5ns：pslverr被置1，出现错误，功能正常</p>
<p>205ns：尝试读取地址为0x10000004的只读寄存器readonly16</p>
<p>207.5ns：pslverr重新置0，读取到寄存器的值0x0000abcd，功能正常</p>
</blockquote>
<p>所以这个简单的APB外设功能应该没问题，有空把它挂到软核/硬核上看看情况☺️</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2021-08-11T08:39:44.000Z" title="2021/8/11 下午4:39:44">2021-08-11</time>发表</span><span class="level-item"><time dateTime="2021-08-13T06:22:14.211Z" title="2021/8/13 下午2:22:14">2021-08-13</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">14 分钟读完 (大约2138个字)</span></div></div><h1 class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/">FPGA学习：状态机化简&amp;Testbench</a></h1><div class="content"><h1 id="fpga学习-状态机及其化简testbench">FPGA学习 ：状态机及其化简&amp;Testbench</h1>
<p>这里练习状态机利用《Verilog HDL高级数字设计》中的一个示例设计，该设计将从低位到高位串行输入的BCD码转换为从低位到高位串行输出的余三码，利用状态机判断每位的状态然后根据输入的数据判断输出数据。具体题目如下： <img src="https://z3.ax1x.com/2021/08/10/ftEqTU.png" alt="题目要求" /> 说句实话，这个题目有点为了用状态机而用状态机的意思了，要将串行输入BCD以余三码串行输出的方式我能想到的其实很简单，完全不需要状态机，用四个DFF做缓冲串转并，然后把转完的数加上0011即可，最后再用四个DFF并转串输出。 但是人家既然要求了要用状态机，那就做呗，顺便研究下状态机化简😅</div><a class="article-more button is-small is-size-7" href="/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/#more">阅读更多</a></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2021-08-10T06:12:13.000Z" title="2021/8/10 下午2:12:13">2021-08-10</time>发表</span><span class="level-item"><time dateTime="2021-08-13T08:10:00.330Z" title="2021/8/13 下午4:10:00">2021-08-13</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">10 分钟读完 (大约1452个字)</span></div></div><h1 class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2021/08/10/FPGA%E5%AD%A6%E4%B9%A0%E7%95%AA%E5%A4%96%E7%AF%87%EF%BC%9A%E5%9C%A8MacOS%E4%B8%8A%E7%BC%96%E8%AF%91%E5%92%8C%E4%BB%BF%E7%9C%9Fverilog/">FPGA学习番外篇：在MacOS上编译和仿真verilog</a></h1><div class="content"><h1 id="fpga学习番外篇在macos上编译和仿真verilog">FPGA学习番外篇：在MacOS上编译和仿真verilog</h1>
<p>一年没更新了，过去的一年里一直忙着比赛和课业，一直没有更新博客里的内容，从今天开始再填完埋下的坑吧！</p>
<p>至于为什么会有这个奇怪的番外篇，是因为最近更新了装备，整了台X86的MacBook Pro，为了方便我写verilog和仿真看波形，整合了网上的很多教程最终写出来的。</p>
<p>这其中还包括利用yosys对写好的verilog进行综合的环节，但我想了下，在macOS下烧写fpga十分困难或者对我来说几乎不可能，因此我就虽然写了这部分教程，但我基本没用过综合，非要综合的话利用docker或者虚拟机安装vivado不香嘛😅</p>
<ul>
<li>OS：macOS Big Sur 11.15.1</li>
<li>Device：MacBook Pro 13 (2020)</li>
<li>Software：VScode</div><a class="article-more button is-small is-size-7" href="/2021/08/10/FPGA%E5%AD%A6%E4%B9%A0%E7%95%AA%E5%A4%96%E7%AF%87%EF%BC%9A%E5%9C%A8MacOS%E4%B8%8A%E7%BC%96%E8%AF%91%E5%92%8C%E4%BB%BF%E7%9C%9Fverilog/#more">阅读更多</a></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2020-03-14T14:55:57.000Z" title="2020/3/14 下午10:55:57">2020-03-14</time>发表</span><span class="level-item"><time dateTime="2021-08-10T08:15:58.928Z" title="2021/8/10 下午4:15:58">2021-08-10</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">14 分钟读完 (大约2076个字)</span></div></div><h1 class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/">Verilog HDL 简介与基本语法 2</a></h1><div class="content"><h1 id="fpga学习-阶段一verilog-hdl-简介与基本语法-2">FPGA学习 阶段一：Verilog HDL 简介与基本语法 2</h1>
<h2 id="模块及其结构">1. 模块及其结构</h2>
<p>Verilog的基本设计单元是“模块”<code>block</code>，一部分描述接口，另一部分描述逻辑功能，比如： <figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">block</span><span class="params">(a,b,c,d)</span></span>;</span><br><span class="line">    input  a,b;     <span class="comment">//描述接口</span></span><br><span class="line">    output c,d;</span><br><span class="line">    </span><br><span class="line">    assign c = a | b;   <span class="comment">//描述逻辑功能</span></span><br><span class="line">    assign d = a &amp; b;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure> 以上是一个简单的模块，首先描述了四个接口<code>a,b,c,d</code> <img src="https://s1.ax1x.com/2020/03/13/8KGwEq.png" alt="module" /></div><a class="article-more button is-small is-size-7" href="/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/#more">阅读更多</a></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2020-02-29T16:42:10.000Z" title="2020/3/1 上午12:42:10">2020-03-01</time>发表</span><span class="level-item"><time dateTime="2021-08-10T05:21:25.117Z" title="2021/8/10 下午1:21:25">2021-08-10</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">24 分钟读完 (大约3624个字)</span></div></div><h1 class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2020/03/01/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(1)/">Verilog HDL 简介与基本语法（1）</a></h1><div class="content"><h1>FPGA学习  阶段一：Verilog HDL 简介与基本语法（1）</h1>
<h2 id="FPGA硬件开发路线学习规划："><a class="header-anchor" href="#FPGA硬件开发路线学习规划：">¶</a>FPGA硬件开发路线学习规划：</h2>
<p>由于想学习FPGA的相关内容，同时给数字电路打点基础，于是借助着B站上<a target="_blank" rel="noopener" href="https://www.bilibili.com/video/av47921291?p=1">西安电子科技大学的视频</a>开始学习Verilog HDL这门硬件描述语言，在学完语言后，将按照**《FPGA设计技巧与案例开发详解》**这本书上的相关内容在一块核心为<em>Altera Cyclone IV</em>的开发板上完成基本例程，之后在网上寻找相关项目学习、开发</p>
<h2 id="1-Verilog的基本概念"><a class="header-anchor" href="#1-Verilog的基本概念">¶</a>1. Verilog的基本概念</h2>
<ul>
<li>Verilog是一门类C语言，语法非常接近C，将电路设计转变为程序设计</li>
<li>Verilog的代码对应的是现实中的一个硬件，这个过程叫“综合”，类似于C语言的编译</li>
<li>Verilog的代码是并行执行的</li>
</ul></div><a class="article-more button is-small is-size-7" href="/2020/03/01/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(1)/#more">阅读更多</a></article></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/avatar.jpg" alt="Misaka Misaka"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Misaka Misaka</p><p class="is-size-6 is-block">穷则独善其身，达则兼济天下</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>湖北武汉</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">10</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">5</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">6</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://weibo.com/p/1005056784549537" target="_blank" rel="noopener" id="widget-follow">微博 Weibo</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Bili" href="https://space.bilibili.com/343157606">Bili</a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></div></div></div><!--!--><div class="card widget"><div class="card-content"><div class="menu"><h3 class="menu-label">链接</h3><ul class="menu-list"><li><a class="level is-mobile is-mobile" href="https://space.bilibili.com/343157606" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bilibili空间</span></span><span class="level-right"><span class="level-item tag">space.bilibili.com</span></span></a></li></ul></div><a class="link-more button is-light is-small size-small" href="/friends/">查看更多</a></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/"><span class="level-start"><span class="level-item">硬件</span></span><span class="level-end"><span class="level-item tag">6</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">5</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/"><span class="level-start"><span class="level-item">Verilog HDL</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li></ul></li></ul></li><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/"><span class="level-start"><span class="level-item">软件</span></span><span class="level-end"><span class="level-item tag">4</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/Python/"><span class="level-start"><span class="level-item">Python</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></li></ul></div></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2021/08/"><span class="level-start"><span class="level-item">八月 2021</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/03/"><span class="level-start"><span class="level-item">三月 2020</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/02/"><span class="level-start"><span class="level-item">二月 2020</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/01/"><span class="level-start"><span class="level-item">一月 2020</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-24T13:02:36.000Z">2021-08-24</time></p><p class="title"><a href="/2021/08/24/CORE%E5%AD%A6%E4%B9%A0%EF%BC%9AAMBA3--APB%E6%80%BB%E7%BA%BF%E5%8D%8F%E8%AE%AE%E5%8F%8A%E7%AE%80%E5%8D%95%E4%BE%8B%E5%AD%90/">CORE学习：AMBA3--APB总线协议及简单例子</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-11T08:39:44.000Z">2021-08-11</time></p><p class="title"><a href="/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/">FPGA学习：状态机化简&amp;Testbench</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-10T06:12:13.000Z">2021-08-10</time></p><p class="title"><a href="/2021/08/10/FPGA%E5%AD%A6%E4%B9%A0%E7%95%AA%E5%A4%96%E7%AF%87%EF%BC%9A%E5%9C%A8MacOS%E4%B8%8A%E7%BC%96%E8%AF%91%E5%92%8C%E4%BB%BF%E7%9C%9Fverilog/">FPGA学习番外篇：在MacOS上编译和仿真verilog</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2020-03-14T14:55:57.000Z">2020-03-14</time></p><p class="title"><a href="/2020/03/14/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(2)/">Verilog HDL 简介与基本语法 2</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2020-02-29T16:42:10.000Z">2020-03-01</time></p><p class="title"><a href="/2020/03/01/FPGA%E5%AD%A6%E4%B9%A0%20%20%E9%98%B6%E6%AE%B5%E4%B8%80%EF%BC%9AVerilog%20HDL%20%E7%AE%80%E4%BB%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95(1)/">Verilog HDL 简介与基本语法（1）</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/2020%E8%8A%82%E8%83%BD%E5%87%8F%E6%8E%92/"><span class="tag">2020节能减排</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">5</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Python/"><span class="tag">Python</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Verilog-HDL/"><span class="tag">Verilog HDL</span><span class="tag">5</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%A1%AC%E4%BB%B6/"><span class="tag">硬件</span><span class="tag">6</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%BD%AF%E4%BB%B6/"><span class="tag">软件</span><span class="tag">4</span></a></div></div></div></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a><p class="is-size-7"><span>&copy; 2021 Hank.Gan</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/imaegoo/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><a href="http://www.miitbeian.gov.cn" target="_blank">鄂ICP备2021002622号</a> - <span id="busuanzi_container_site_uv">共<span id="busuanzi_value_site_uv">0</span>个访客</span></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></p></div></div></div></div></footer><script src="https://cdnjs.loli.net/ajax/libs/jquery/3.3.1/jquery.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/moment.js/2.22.2/moment-with-locales.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/clipboard.js/2.0.4/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用 Cookie，以启用评论系统和分析功能。",
          dismiss: "知道了",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/js/lightgallery.min.js" defer></script><script src="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><div class="searchbox-pinyin"><label class="checkbox"><input id="search-by-pinyin" type="checkbox" checked="checked"><span> 拼音检索</span></label></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/imaegoo/pinyin.js" defer></script><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script><script type="text/javascript" src="/js/imaegoo/imaegoo.js"></script><script type="text/javascript" src="/js/imaegoo/universe.js"></script><script type="text/javascript" src="/js/live2d/autoload.js"></script></body></html>