Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_4x4_4bit_t_behav
