Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Sorter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sorter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sorter"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : Sorter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\PCSUPL\Accelerator\CMP_UNIT.vhd" into library work
Parsing entity <CMP_UNIT>.
Parsing architecture <Behavioral> of entity <cmp_unit>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Accelerator\Sorter.vhd" into library work
Parsing entity <Sorter>.
INFO:HDLCompiler:1676 - "E:\Master Degree\PCSUPL\Accelerator\Sorter.vhd" Line 38. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <sorter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Sorter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\Master Degree\PCSUPL\Accelerator\Sorter.vhd" Line 71: en should be on the sensitivity list of the process

Elaborating entity <CMP_UNIT> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Sorter>.
    Related source file is "E:\Master Degree\PCSUPL\Accelerator\Sorter.vhd".
    Found 1-bit register for signal <HALT>.
    Found 1-bit register for signal <mov>.
    Found 32-bit register for signal <cmp_in>.
    Found 32-bit register for signal <INPUTS[31]_dff_0_OUT>.
    Found 1-bit register for signal <REG<31>>.
    Found 1-bit register for signal <REG<30>>.
    Found 1-bit register for signal <REG<29>>.
    Found 1-bit register for signal <REG<28>>.
    Found 1-bit register for signal <REG<27>>.
    Found 1-bit register for signal <REG<26>>.
    Found 1-bit register for signal <REG<25>>.
    Found 1-bit register for signal <REG<24>>.
    Found 1-bit register for signal <REG<23>>.
    Found 1-bit register for signal <REG<22>>.
    Found 1-bit register for signal <REG<21>>.
    Found 1-bit register for signal <REG<20>>.
    Found 1-bit register for signal <REG<19>>.
    Found 1-bit register for signal <REG<18>>.
    Found 1-bit register for signal <REG<17>>.
    Found 1-bit register for signal <REG<16>>.
    Found 1-bit register for signal <REG<15>>.
    Found 1-bit register for signal <REG<14>>.
    Found 1-bit register for signal <REG<13>>.
    Found 1-bit register for signal <REG<12>>.
    Found 1-bit register for signal <REG<11>>.
    Found 1-bit register for signal <REG<10>>.
    Found 1-bit register for signal <REG<9>>.
    Found 1-bit register for signal <REG<8>>.
    Found 1-bit register for signal <REG<7>>.
    Found 1-bit register for signal <REG<6>>.
    Found 1-bit register for signal <REG<5>>.
    Found 1-bit register for signal <REG<4>>.
    Found 1-bit register for signal <REG<3>>.
    Found 1-bit register for signal <REG<2>>.
    Found 1-bit register for signal <REG<1>>.
    Found 1-bit register for signal <REG<0>>.
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred  81 Multiplexer(s).
Unit <Sorter> synthesized.

Synthesizing Unit <CMP_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Accelerator\CMP_UNIT.vhd".
    Found 8-bit comparator greater for signal <IN0[7]_IN1[7]_LessThan_1_o> created at line 48
    Found 8-bit comparator greater for signal <IN1[7]_IN0[7]_LessThan_2_o> created at line 48
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CMP_UNIT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 36
 1-bit register                                        : 34
 32-bit register                                       : 2
# Comparators                                          : 4
 8-bit comparator greater                              : 4
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 80
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98
# Comparators                                          : 4
 8-bit comparator greater                              : 4
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 80
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    REG_31 in unit <Sorter>
    REG_0 in unit <Sorter>
    REG_1 in unit <Sorter>
    REG_2 in unit <Sorter>
    REG_4 in unit <Sorter>
    REG_5 in unit <Sorter>
    REG_3 in unit <Sorter>
    REG_6 in unit <Sorter>
    REG_7 in unit <Sorter>
    REG_8 in unit <Sorter>
    REG_9 in unit <Sorter>
    REG_10 in unit <Sorter>
    REG_11 in unit <Sorter>
    REG_12 in unit <Sorter>
    REG_13 in unit <Sorter>
    REG_14 in unit <Sorter>
    REG_15 in unit <Sorter>
    REG_16 in unit <Sorter>
    REG_17 in unit <Sorter>
    REG_19 in unit <Sorter>
    REG_20 in unit <Sorter>
    REG_18 in unit <Sorter>
    REG_21 in unit <Sorter>
    REG_22 in unit <Sorter>
    REG_23 in unit <Sorter>
    REG_24 in unit <Sorter>
    REG_25 in unit <Sorter>
    REG_26 in unit <Sorter>
    REG_27 in unit <Sorter>
    REG_28 in unit <Sorter>
    REG_29 in unit <Sorter>
    REG_30 in unit <Sorter>


Optimizing unit <Sorter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sorter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Sorter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 231
#      LUT3                        : 100
#      LUT4                        : 9
#      LUT5                        : 94
#      LUT6                        : 25
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 162
#      FD                          : 32
#      FD_1                        : 1
#      FDC_1                       : 32
#      FDCE_1                      : 1
#      FDE                         : 32
#      FDP_1                       : 32
#      LDC                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 36
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             162  out of  126800     0%  
 Number of Slice LUTs:                  228  out of  63400     0%  
    Number used as Logic:               228  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    289
   Number with an unused Flip Flop:     127  out of    289    43%  
   Number with an unused LUT:            61  out of    289    21%  
   Number of fully used LUT-FF pairs:   101  out of    289    34%  
   Number of unique control sets:        99

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    210    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
CLK                                            | BUFGP                  | 130   |
W_INPUTS[31]_AND_8_o(W_INPUTS[31]_AND_8_o1:O)  | NONE(*)(REG_30_LDC)    | 1     |
W_INPUTS[31]_AND_10_o(W_INPUTS[31]_AND_10_o1:O)| NONE(*)(REG_29_LDC)    | 1     |
W_INPUTS[31]_AND_12_o(W_INPUTS[31]_AND_12_o1:O)| NONE(*)(REG_28_LDC)    | 1     |
W_INPUTS[31]_AND_14_o(W_INPUTS[31]_AND_14_o1:O)| NONE(*)(REG_27_LDC)    | 1     |
W_INPUTS[31]_AND_16_o(W_INPUTS[31]_AND_16_o1:O)| NONE(*)(REG_26_LDC)    | 1     |
W_INPUTS[31]_AND_18_o(W_INPUTS[31]_AND_18_o1:O)| NONE(*)(REG_25_LDC)    | 1     |
W_INPUTS[31]_AND_20_o(W_INPUTS[31]_AND_20_o1:O)| NONE(*)(REG_24_LDC)    | 1     |
W_INPUTS[31]_AND_22_o(W_INPUTS[31]_AND_22_o1:O)| NONE(*)(REG_23_LDC)    | 1     |
W_INPUTS[31]_AND_24_o(W_INPUTS[31]_AND_24_o1:O)| NONE(*)(REG_22_LDC)    | 1     |
W_INPUTS[31]_AND_26_o(W_INPUTS[31]_AND_26_o1:O)| NONE(*)(REG_21_LDC)    | 1     |
W_INPUTS[31]_AND_32_o(W_INPUTS[31]_AND_32_o1:O)| NONE(*)(REG_18_LDC)    | 1     |
W_INPUTS[31]_AND_28_o(W_INPUTS[31]_AND_28_o1:O)| NONE(*)(REG_20_LDC)    | 1     |
W_INPUTS[31]_AND_30_o(W_INPUTS[31]_AND_30_o1:O)| NONE(*)(REG_19_LDC)    | 1     |
W_INPUTS[31]_AND_34_o(W_INPUTS[31]_AND_34_o1:O)| NONE(*)(REG_17_LDC)    | 1     |
W_INPUTS[31]_AND_36_o(W_INPUTS[31]_AND_36_o1:O)| NONE(*)(REG_16_LDC)    | 1     |
W_INPUTS[31]_AND_38_o(W_INPUTS[31]_AND_38_o1:O)| NONE(*)(REG_15_LDC)    | 1     |
W_INPUTS[31]_AND_40_o(W_INPUTS[31]_AND_40_o1:O)| NONE(*)(REG_14_LDC)    | 1     |
W_INPUTS[31]_AND_42_o(W_INPUTS[31]_AND_42_o1:O)| NONE(*)(REG_13_LDC)    | 1     |
W_INPUTS[31]_AND_44_o(W_INPUTS[31]_AND_44_o1:O)| NONE(*)(REG_12_LDC)    | 1     |
W_INPUTS[31]_AND_46_o(W_INPUTS[31]_AND_46_o1:O)| NONE(*)(REG_11_LDC)    | 1     |
W_INPUTS[31]_AND_48_o(W_INPUTS[31]_AND_48_o1:O)| NONE(*)(REG_10_LDC)    | 1     |
W_INPUTS[31]_AND_50_o(W_INPUTS[31]_AND_50_o1:O)| NONE(*)(REG_9_LDC)     | 1     |
W_INPUTS[31]_AND_52_o(W_INPUTS[31]_AND_52_o1:O)| NONE(*)(REG_8_LDC)     | 1     |
W_INPUTS[31]_AND_54_o(W_INPUTS[31]_AND_54_o1:O)| NONE(*)(REG_7_LDC)     | 1     |
W_INPUTS[31]_AND_56_o(W_INPUTS[31]_AND_56_o1:O)| NONE(*)(REG_6_LDC)     | 1     |
W_INPUTS[31]_AND_62_o(W_INPUTS[31]_AND_62_o1:O)| NONE(*)(REG_3_LDC)     | 1     |
W_INPUTS[31]_AND_58_o(W_INPUTS[31]_AND_58_o1:O)| NONE(*)(REG_5_LDC)     | 1     |
W_INPUTS[31]_AND_60_o(W_INPUTS[31]_AND_60_o1:O)| NONE(*)(REG_4_LDC)     | 1     |
W_INPUTS[31]_AND_64_o(W_INPUTS[31]_AND_64_o1:O)| NONE(*)(REG_2_LDC)     | 1     |
W_INPUTS[31]_AND_66_o(W_INPUTS[31]_AND_66_o1:O)| NONE(*)(REG_1_LDC)     | 1     |
W_INPUTS[31]_AND_68_o(W_INPUTS[31]_AND_68_o1:O)| NONE(*)(REG_0_LDC)     | 1     |
W_INPUTS[31]_AND_6_o(W_INPUTS[31]_AND_6_o1:O)  | NONE(*)(REG_31_LDC)    | 1     |
-----------------------------------------------+------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.168ns (Maximum Frequency: 162.132MHz)
   Minimum input arrival time before clock: 1.942ns
   Maximum output required time after clock: 1.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.168ns (frequency: 162.132MHz)
  Total number of paths / destination ports: 4098 / 163
-------------------------------------------------------------------------
Delay:               3.084ns (Levels of Logic = 4)
  Source:            cmp_in_27 (FF)
  Destination:       REG_18_C_18 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: cmp_in_27 to REG_18_C_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.398   0.683  cmp_in_27 (cmp_in_27)
     LUT4:I0->O            2   0.105   0.604  U_CMP_0/IN0[7]_IN1[7]_LessThan_1_o1_SW0 (N2)
     LUT5:I2->O            2   0.105   0.456  U_CMP_0/IN0[7]_IN1[7]_LessThan_1_o1 (U_CMP_0/IN0[7]_IN1[7]_LessThan_1_o2)
     LUT5:I3->O           11   0.105   0.507  U_CMP_0/exch (xchg<1>)
     LUT6:I4->O            2   0.105   0.000  Mmux_REG[31]_cmp_out[31]_mux_4_OUT93 (REG[31]_cmp_out[31]_mux_4_OUT<17>)
     FDC_1:D                   0.015          REG_17_C_17
    ----------------------------------------
    Total                      3.084ns (0.833ns logic, 2.251ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 432 / 196
-------------------------------------------------------------------------
Offset:              1.942ns (Levels of Logic = 3)
  Source:            EN (PAD)
  Destination:       REG_21_C_21 (FF)
  Destination Clock: CLK falling

  Data Path: EN to REG_21_C_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           102   0.001   0.923  EN_IBUF (EN_IBUF)
     LUT5:I0->O            1   0.105   0.793  Mmux_REG[31]_cmp_out[31]_mux_4_OUT93_SW0 (N18)
     LUT6:I0->O            2   0.105   0.000  Mmux_REG[31]_cmp_out[31]_mux_4_OUT93 (REG[31]_cmp_out[31]_mux_4_OUT<17>)
     FDC_1:D                   0.015          REG_17_C_17
    ----------------------------------------
    Total                      1.942ns (0.226ns logic, 1.716ns route)
                                       (11.6% logic, 88.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_8_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_30_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_8_o falling

  Data Path: RST to REG_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_9_o1 (W_INPUTS[31]_AND_9_o)
     LDC:CLR                   0.397          REG_30_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_10_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_29_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_10_o falling

  Data Path: RST to REG_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_11_o1 (W_INPUTS[31]_AND_11_o)
     LDC:CLR                   0.397          REG_29_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_12_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_28_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_12_o falling

  Data Path: RST to REG_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_13_o1 (W_INPUTS[31]_AND_13_o)
     LDC:CLR                   0.397          REG_28_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_14_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_27_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_14_o falling

  Data Path: RST to REG_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_15_o1 (W_INPUTS[31]_AND_15_o)
     LDC:CLR                   0.397          REG_27_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_16_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_26_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_16_o falling

  Data Path: RST to REG_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_17_o1 (W_INPUTS[31]_AND_17_o)
     LDC:CLR                   0.397          REG_26_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_18_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_25_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_18_o falling

  Data Path: RST to REG_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_19_o1 (W_INPUTS[31]_AND_19_o)
     LDC:CLR                   0.397          REG_25_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_20_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_24_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_20_o falling

  Data Path: RST to REG_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_21_o1 (W_INPUTS[31]_AND_21_o)
     LDC:CLR                   0.397          REG_24_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_22_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_23_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_22_o falling

  Data Path: RST to REG_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_23_o1 (W_INPUTS[31]_AND_23_o)
     LDC:CLR                   0.397          REG_23_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_24_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_22_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_24_o falling

  Data Path: RST to REG_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_25_o1 (W_INPUTS[31]_AND_25_o)
     LDC:CLR                   0.397          REG_22_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_26_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_21_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_26_o falling

  Data Path: RST to REG_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_27_o1 (W_INPUTS[31]_AND_27_o)
     LDC:CLR                   0.397          REG_21_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_32_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_18_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_32_o falling

  Data Path: RST to REG_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_33_o1 (W_INPUTS[31]_AND_33_o)
     LDC:CLR                   0.397          REG_18_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_28_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_20_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_28_o falling

  Data Path: RST to REG_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_29_o1 (W_INPUTS[31]_AND_29_o)
     LDC:CLR                   0.397          REG_20_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_30_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_19_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_30_o falling

  Data Path: RST to REG_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_31_o1 (W_INPUTS[31]_AND_31_o)
     LDC:CLR                   0.397          REG_19_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_34_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_17_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_34_o falling

  Data Path: RST to REG_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_35_o1 (W_INPUTS[31]_AND_35_o)
     LDC:CLR                   0.397          REG_17_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_36_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_16_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_36_o falling

  Data Path: RST to REG_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_37_o1 (W_INPUTS[31]_AND_37_o)
     LDC:CLR                   0.397          REG_16_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_38_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_15_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_38_o falling

  Data Path: RST to REG_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_39_o1 (W_INPUTS[31]_AND_39_o)
     LDC:CLR                   0.397          REG_15_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_40_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_14_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_40_o falling

  Data Path: RST to REG_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_41_o1 (W_INPUTS[31]_AND_41_o)
     LDC:CLR                   0.397          REG_14_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_42_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_13_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_42_o falling

  Data Path: RST to REG_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_43_o1 (W_INPUTS[31]_AND_43_o)
     LDC:CLR                   0.397          REG_13_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_44_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_12_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_44_o falling

  Data Path: RST to REG_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_45_o1 (W_INPUTS[31]_AND_45_o)
     LDC:CLR                   0.397          REG_12_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_46_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_11_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_46_o falling

  Data Path: RST to REG_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_47_o1 (W_INPUTS[31]_AND_47_o)
     LDC:CLR                   0.397          REG_11_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_48_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_10_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_48_o falling

  Data Path: RST to REG_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_49_o1 (W_INPUTS[31]_AND_49_o)
     LDC:CLR                   0.397          REG_10_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_50_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_9_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_50_o falling

  Data Path: RST to REG_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_51_o1 (W_INPUTS[31]_AND_51_o)
     LDC:CLR                   0.397          REG_9_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_52_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_8_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_52_o falling

  Data Path: RST to REG_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_53_o1 (W_INPUTS[31]_AND_53_o)
     LDC:CLR                   0.397          REG_8_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_54_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_7_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_54_o falling

  Data Path: RST to REG_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_55_o1 (W_INPUTS[31]_AND_55_o)
     LDC:CLR                   0.397          REG_7_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_56_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_6_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_56_o falling

  Data Path: RST to REG_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_57_o1 (W_INPUTS[31]_AND_57_o)
     LDC:CLR                   0.397          REG_6_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_62_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_3_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_62_o falling

  Data Path: RST to REG_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_63_o1 (W_INPUTS[31]_AND_63_o)
     LDC:CLR                   0.397          REG_3_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_58_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_5_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_58_o falling

  Data Path: RST to REG_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_59_o1 (W_INPUTS[31]_AND_59_o)
     LDC:CLR                   0.397          REG_5_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_60_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_4_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_60_o falling

  Data Path: RST to REG_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_61_o1 (W_INPUTS[31]_AND_61_o)
     LDC:CLR                   0.397          REG_4_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_64_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_2_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_64_o falling

  Data Path: RST to REG_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_65_o1 (W_INPUTS[31]_AND_65_o)
     LDC:CLR                   0.397          REG_2_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_66_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_1_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_66_o falling

  Data Path: RST to REG_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_67_o1 (W_INPUTS[31]_AND_67_o)
     LDC:CLR                   0.397          REG_1_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_68_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_0_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_68_o falling

  Data Path: RST to REG_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_69_o1 (W_INPUTS[31]_AND_69_o)
     LDC:CLR                   0.397          REG_0_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_INPUTS[31]_AND_6_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.582ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       REG_31_LDC (LATCH)
  Destination Clock: W_INPUTS[31]_AND_6_o falling

  Data Path: RST to REG_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.735  RST_IBUF (RST_IBUF)
     LUT3:I0->O            2   0.105   0.344  W_INPUTS[31]_AND_7_o1 (W_INPUTS[31]_AND_7_o)
     LDC:CLR                   0.397          REG_31_LDC
    ----------------------------------------
    Total                      1.582ns (0.503ns logic, 1.079ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_31_LDC (LATCH)
  Destination:       REG<31> (PAD)
  Source Clock:      W_INPUTS[31]_AND_6_o falling

  Data Path: REG_31_LDC to REG<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_31_LDC (REG_31_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_311 (REG_31)
     OBUF:I->O                 0.000          REG_31_OBUF (REG<31>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 65 / 33
-------------------------------------------------------------------------
Offset:              1.330ns (Levels of Logic = 2)
  Source:            REG_21_C_21 (FF)
  Destination:       REG<21> (PAD)
  Source Clock:      CLK falling

  Data Path: REG_21_C_21 to REG<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.402   0.456  REG_21_C_21 (REG_21_C_21)
     LUT3:I1->O            6   0.105   0.367  REG_211 (REG_21)
     OBUF:I->O                 0.000          REG_21_OBUF (REG<21>)
    ----------------------------------------
    Total                      1.330ns (0.507ns logic, 0.823ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_30_LDC (LATCH)
  Destination:       REG<30> (PAD)
  Source Clock:      W_INPUTS[31]_AND_8_o falling

  Data Path: REG_30_LDC to REG<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_30_LDC (REG_30_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_301 (REG_30)
     OBUF:I->O                 0.000          REG_30_OBUF (REG<30>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_29_LDC (LATCH)
  Destination:       REG<29> (PAD)
  Source Clock:      W_INPUTS[31]_AND_10_o falling

  Data Path: REG_29_LDC to REG<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_29_LDC (REG_29_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_291 (REG_29)
     OBUF:I->O                 0.000          REG_29_OBUF (REG<29>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_28_LDC (LATCH)
  Destination:       REG<28> (PAD)
  Source Clock:      W_INPUTS[31]_AND_12_o falling

  Data Path: REG_28_LDC to REG<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_28_LDC (REG_28_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_281 (REG_28)
     OBUF:I->O                 0.000          REG_28_OBUF (REG<28>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_27_LDC (LATCH)
  Destination:       REG<27> (PAD)
  Source Clock:      W_INPUTS[31]_AND_14_o falling

  Data Path: REG_27_LDC to REG<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_27_LDC (REG_27_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_271 (REG_27)
     OBUF:I->O                 0.000          REG_27_OBUF (REG<27>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_16_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_26_LDC (LATCH)
  Destination:       REG<26> (PAD)
  Source Clock:      W_INPUTS[31]_AND_16_o falling

  Data Path: REG_26_LDC to REG<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_26_LDC (REG_26_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_261 (REG_26)
     OBUF:I->O                 0.000          REG_26_OBUF (REG<26>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_25_LDC (LATCH)
  Destination:       REG<25> (PAD)
  Source Clock:      W_INPUTS[31]_AND_18_o falling

  Data Path: REG_25_LDC to REG<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_25_LDC (REG_25_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_251 (REG_25)
     OBUF:I->O                 0.000          REG_25_OBUF (REG<25>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.576ns (Levels of Logic = 2)
  Source:            REG_24_LDC (LATCH)
  Destination:       REG<24> (PAD)
  Source Clock:      W_INPUTS[31]_AND_20_o falling

  Data Path: REG_24_LDC to REG<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.599  REG_24_LDC (REG_24_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_241 (REG_24)
     OBUF:I->O                 0.000          REG_24_OBUF (REG<24>)
    ----------------------------------------
    Total                      1.576ns (0.626ns logic, 0.950ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_23_LDC (LATCH)
  Destination:       REG<23> (PAD)
  Source Clock:      W_INPUTS[31]_AND_22_o falling

  Data Path: REG_23_LDC to REG<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.521   0.611  REG_23_LDC (REG_23_LDC)
     LUT3:I0->O            2   0.105   0.344  REG_231 (REG_23)
     OBUF:I->O                 0.000          REG_23_OBUF (REG<23>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_22_LDC (LATCH)
  Destination:       REG<22> (PAD)
  Source Clock:      W_INPUTS[31]_AND_24_o falling

  Data Path: REG_22_LDC to REG<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_22_LDC (REG_22_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_221 (REG_22)
     OBUF:I->O                 0.000          REG_22_OBUF (REG<22>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_21_LDC (LATCH)
  Destination:       REG<21> (PAD)
  Source Clock:      W_INPUTS[31]_AND_26_o falling

  Data Path: REG_21_LDC to REG<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_21_LDC (REG_21_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_211 (REG_21)
     OBUF:I->O                 0.000          REG_21_OBUF (REG<21>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_20_LDC (LATCH)
  Destination:       REG<20> (PAD)
  Source Clock:      W_INPUTS[31]_AND_28_o falling

  Data Path: REG_20_LDC to REG<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_20_LDC (REG_20_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_201 (REG_20)
     OBUF:I->O                 0.000          REG_20_OBUF (REG<20>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_19_LDC (LATCH)
  Destination:       REG<19> (PAD)
  Source Clock:      W_INPUTS[31]_AND_30_o falling

  Data Path: REG_19_LDC to REG<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_19_LDC (REG_19_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_191 (REG_19)
     OBUF:I->O                 0.000          REG_19_OBUF (REG<19>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_18_LDC (LATCH)
  Destination:       REG<18> (PAD)
  Source Clock:      W_INPUTS[31]_AND_32_o falling

  Data Path: REG_18_LDC to REG<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_18_LDC (REG_18_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_181 (REG_18)
     OBUF:I->O                 0.000          REG_18_OBUF (REG<18>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_17_LDC (LATCH)
  Destination:       REG<17> (PAD)
  Source Clock:      W_INPUTS[31]_AND_34_o falling

  Data Path: REG_17_LDC to REG<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_17_LDC (REG_17_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_171 (REG_17)
     OBUF:I->O                 0.000          REG_17_OBUF (REG<17>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_16_LDC (LATCH)
  Destination:       REG<16> (PAD)
  Source Clock:      W_INPUTS[31]_AND_36_o falling

  Data Path: REG_16_LDC to REG<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_16_LDC (REG_16_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_161 (REG_16)
     OBUF:I->O                 0.000          REG_16_OBUF (REG<16>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_15_LDC (LATCH)
  Destination:       REG<15> (PAD)
  Source Clock:      W_INPUTS[31]_AND_38_o falling

  Data Path: REG_15_LDC to REG<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_15_LDC (REG_15_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_151 (REG_15)
     OBUF:I->O                 0.000          REG_15_OBUF (REG<15>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_14_LDC (LATCH)
  Destination:       REG<14> (PAD)
  Source Clock:      W_INPUTS[31]_AND_40_o falling

  Data Path: REG_14_LDC to REG<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_14_LDC (REG_14_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_141 (REG_14)
     OBUF:I->O                 0.000          REG_14_OBUF (REG<14>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_13_LDC (LATCH)
  Destination:       REG<13> (PAD)
  Source Clock:      W_INPUTS[31]_AND_42_o falling

  Data Path: REG_13_LDC to REG<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_13_LDC (REG_13_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_131 (REG_13)
     OBUF:I->O                 0.000          REG_13_OBUF (REG<13>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_44_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_12_LDC (LATCH)
  Destination:       REG<12> (PAD)
  Source Clock:      W_INPUTS[31]_AND_44_o falling

  Data Path: REG_12_LDC to REG<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_12_LDC (REG_12_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_121 (REG_12)
     OBUF:I->O                 0.000          REG_12_OBUF (REG<12>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_46_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_11_LDC (LATCH)
  Destination:       REG<11> (PAD)
  Source Clock:      W_INPUTS[31]_AND_46_o falling

  Data Path: REG_11_LDC to REG<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_11_LDC (REG_11_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_111 (REG_11)
     OBUF:I->O                 0.000          REG_11_OBUF (REG<11>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_48_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_10_LDC (LATCH)
  Destination:       REG<10> (PAD)
  Source Clock:      W_INPUTS[31]_AND_48_o falling

  Data Path: REG_10_LDC to REG<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_10_LDC (REG_10_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_101 (REG_10)
     OBUF:I->O                 0.000          REG_10_OBUF (REG<10>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_50_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_9_LDC (LATCH)
  Destination:       REG<9> (PAD)
  Source Clock:      W_INPUTS[31]_AND_50_o falling

  Data Path: REG_9_LDC to REG<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_9_LDC (REG_9_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_91 (REG_9)
     OBUF:I->O                 0.000          REG_9_OBUF (REG<9>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_52_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_8_LDC (LATCH)
  Destination:       REG<8> (PAD)
  Source Clock:      W_INPUTS[31]_AND_52_o falling

  Data Path: REG_8_LDC to REG<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_8_LDC (REG_8_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_81 (REG_8)
     OBUF:I->O                 0.000          REG_8_OBUF (REG<8>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_54_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_7_LDC (LATCH)
  Destination:       REG<7> (PAD)
  Source Clock:      W_INPUTS[31]_AND_54_o falling

  Data Path: REG_7_LDC to REG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.521   0.611  REG_7_LDC (REG_7_LDC)
     LUT3:I0->O            2   0.105   0.344  REG_71 (REG_7)
     OBUF:I->O                 0.000          REG_7_OBUF (REG<7>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 2)
  Source:            REG_6_LDC (LATCH)
  Destination:       REG<6> (PAD)
  Source Clock:      W_INPUTS[31]_AND_56_o falling

  Data Path: REG_6_LDC to REG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_6_LDC (REG_6_LDC)
     LUT3:I0->O            3   0.105   0.351  REG_61 (REG_6)
     OBUF:I->O                 0.000          REG_6_OBUF (REG<6>)
    ----------------------------------------
    Total                      1.581ns (0.626ns logic, 0.955ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_5_LDC (LATCH)
  Destination:       REG<5> (PAD)
  Source Clock:      W_INPUTS[31]_AND_58_o falling

  Data Path: REG_5_LDC to REG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_5_LDC (REG_5_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_51 (REG_5)
     OBUF:I->O                 0.000          REG_5_OBUF (REG<5>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_4_LDC (LATCH)
  Destination:       REG<4> (PAD)
  Source Clock:      W_INPUTS[31]_AND_60_o falling

  Data Path: REG_4_LDC to REG<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_4_LDC (REG_4_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_41 (REG_4)
     OBUF:I->O                 0.000          REG_4_OBUF (REG<4>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_3_LDC (LATCH)
  Destination:       REG<3> (PAD)
  Source Clock:      W_INPUTS[31]_AND_62_o falling

  Data Path: REG_3_LDC to REG<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_3_LDC (REG_3_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_32 (REG_3)
     OBUF:I->O                 0.000          REG_3_OBUF (REG<3>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_64_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_2_LDC (LATCH)
  Destination:       REG<2> (PAD)
  Source Clock:      W_INPUTS[31]_AND_64_o falling

  Data Path: REG_2_LDC to REG<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_2_LDC (REG_2_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_21 (REG_2)
     OBUF:I->O                 0.000          REG_2_OBUF (REG<2>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_1_LDC (LATCH)
  Destination:       REG<1> (PAD)
  Source Clock:      W_INPUTS[31]_AND_66_o falling

  Data Path: REG_1_LDC to REG<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_1_LDC (REG_1_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_11 (REG_1)
     OBUF:I->O                 0.000          REG_1_OBUF (REG<1>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_INPUTS[31]_AND_68_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            REG_0_LDC (LATCH)
  Destination:       REG<0> (PAD)
  Source Clock:      W_INPUTS[31]_AND_68_o falling

  Data Path: REG_0_LDC to REG<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.521   0.604  REG_0_LDC (REG_0_LDC)
     LUT3:I0->O            6   0.105   0.367  REG_01 (REG_0)
     OBUF:I->O                 0.000          REG_0_OBUF (REG<0>)
    ----------------------------------------
    Total                      1.597ns (0.626ns logic, 0.971ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |    1.468|    3.084|         |
W_INPUTS[31]_AND_10_o|         |    1.240|    2.006|         |
W_INPUTS[31]_AND_12_o|         |    1.240|    2.006|         |
W_INPUTS[31]_AND_14_o|         |    1.240|    2.006|         |
W_INPUTS[31]_AND_16_o|         |    1.240|    2.006|         |
W_INPUTS[31]_AND_18_o|         |    1.240|    2.006|         |
W_INPUTS[31]_AND_20_o|         |    1.240|    2.006|         |
W_INPUTS[31]_AND_22_o|         |    1.719|    1.558|         |
W_INPUTS[31]_AND_24_o|         |    1.719|    1.719|         |
W_INPUTS[31]_AND_26_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_28_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_30_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_32_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_34_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_36_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_38_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_40_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_42_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_44_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_46_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_48_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_50_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_52_o|         |    1.719|    2.011|         |
W_INPUTS[31]_AND_54_o|         |    1.719|    1.558|         |
W_INPUTS[31]_AND_56_o|         |    1.719|    1.719|         |
W_INPUTS[31]_AND_58_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_60_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_62_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_64_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_66_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_68_o|         |    1.735|    2.634|         |
W_INPUTS[31]_AND_6_o |         |    1.240|    1.714|         |
W_INPUTS[31]_AND_8_o |         |    1.240|    2.006|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_10_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_12_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_16_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_18_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_22_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_24_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_26_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_36_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_42_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_44_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_46_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_48_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_52_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_54_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_56_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_58_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_60_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_62_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_64_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_66_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_68_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_6_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_INPUTS[31]_AND_8_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.607|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.95 secs
 
--> 

Total memory usage is 4699912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

