Info: Starting: Create simulation model
Info: qsys-generate C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SIMD_verilog/floatingPoint.qsys
Progress: Reading input file
Progress: Adding nios_custom_instr_floating_point_2_combi_0 [altera_nios_custom_instr_floating_point_2_combi 16.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_combi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: floatingPoint: Generating floatingPoint "floatingPoint" for SIM_VERILOG
Info: nios_custom_instr_floating_point_2_combi_0: "floatingPoint" instantiated altera_nios_custom_instr_floating_point_2_combi "nios_custom_instr_floating_point_2_combi_0"
Info: floatingPoint: Done "floatingPoint" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint\floatingPoint.spd --output-directory=C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint\floatingPoint.spd --output-directory=C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/spc/Documents/GitHub/raspberry-pi-pico-FPGA/SIMD_verilog/floatingPoint/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint.qsys --block-symbol-file --output-directory=C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SIMD_verilog/floatingPoint.qsys
Progress: Reading input file
Progress: Adding nios_custom_instr_floating_point_2_combi_0 [altera_nios_custom_instr_floating_point_2_combi 16.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_combi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint.qsys --synthesis=VERILOG --output-directory=C:\Users\spc\Documents\GitHub\raspberry-pi-pico-FPGA\SIMD_verilog\floatingPoint\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SIMD_verilog/floatingPoint.qsys
Progress: Reading input file
Progress: Adding nios_custom_instr_floating_point_2_combi_0 [altera_nios_custom_instr_floating_point_2_combi 16.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_combi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: floatingPoint: Generating floatingPoint "floatingPoint" for QUARTUS_SYNTH
Info: nios_custom_instr_floating_point_2_combi_0: "floatingPoint" instantiated altera_nios_custom_instr_floating_point_2_combi "nios_custom_instr_floating_point_2_combi_0"
Info: floatingPoint: Done "floatingPoint" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
