#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun 24 02:58:05 2021
# Process ID: 13356
# Current directory: C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1
# Command line: vivado.exe -log mod_mul_with_oled.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mod_mul_with_oled.tcl -notrace
# Log file: C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled.vdi
# Journal file: C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mod_mul_with_oled.tcl -notrace
Command: link_design -top mod_mul_with_oled -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lenovo/Desktop/lab2toSocProje/constraints.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/lab2toSocProje/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 643.855 ; gain = 350.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 655.590 ; gain = 11.734
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 250e9c5bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1209.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1faca2948

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1209.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26c890340

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1209.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 26c890340

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.941 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 26c890340

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1209.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26c890340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.941 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=93.357 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1d316eff8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1341.910 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d316eff8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.910 ; gain = 131.969
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1341.910 ; gain = 698.055
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mod_mul_with_oled_drc_opted.rpt -pb mod_mul_with_oled_drc_opted.pb -rpx mod_mul_with_oled_drc_opted.rpx
Command: report_drc -file mod_mul_with_oled_drc_opted.rpt -pb mod_mul_with_oled_drc_opted.pb -rpx mod_mul_with_oled_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/lenovo/Desktop/Vivado/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1341.910 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6d6004c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1338094ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c18193b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c18193b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1341.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c18193b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18b220027

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b220027

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1db6cea0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1504adb64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1504adb64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16edf4bba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c1b3e80e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c1b3e80e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c1b3e80e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 119d602fe

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 119d602fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=92.711. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109b73c09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1341.910 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 109b73c09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109b73c09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109b73c09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1341.910 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e7c183f0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1341.910 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e7c183f0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1341.910 ; gain = 0.000
Ending Placer Task | Checksum: c78c6a85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1341.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mod_mul_with_oled_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mod_mul_with_oled_utilization_placed.rpt -pb mod_mul_with_oled_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1341.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mod_mul_with_oled_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1341.910 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b6f8b86b ConstDB: 0 ShapeSum: 1093b21a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 85818885

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1370.035 ; gain = 28.125
Post Restoration Checksum: NetGraph: 42a5ea1f NumContArr: 42db9e66 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 85818885

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 85818885

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 85818885

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1370.035 ; gain = 28.125
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 212da0677

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1370.035 ; gain = 28.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=92.730 | TNS=0.000  | WHS=-0.144 | THS=-14.768|

Phase 2 Router Initialization | Checksum: 27dc53cd3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cffa0fb1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=92.185 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e629f875

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125
Phase 4 Rip-up And Reroute | Checksum: e629f875

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e629f875

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=92.300 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e629f875

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e629f875

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125
Phase 5 Delay and Skew Optimization | Checksum: e629f875

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d8b43e8a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=92.300 | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 136cb50e0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125
Phase 6 Post Hold Fix | Checksum: 136cb50e0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.124314 %
  Global Horizontal Routing Utilization  = 0.177485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15195c5ba

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15195c5ba

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1941bca5d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=92.300 | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1941bca5d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 1370.035 ; gain = 28.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1370.035 ; gain = 28.125
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1370.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mod_mul_with_oled_drc_routed.rpt -pb mod_mul_with_oled_drc_routed.pb -rpx mod_mul_with_oled_drc_routed.rpx
Command: report_drc -file mod_mul_with_oled_drc_routed.rpt -pb mod_mul_with_oled_drc_routed.pb -rpx mod_mul_with_oled_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mod_mul_with_oled_methodology_drc_routed.rpt -pb mod_mul_with_oled_methodology_drc_routed.pb -rpx mod_mul_with_oled_methodology_drc_routed.rpx
Command: report_methodology -file mod_mul_with_oled_methodology_drc_routed.rpt -pb mod_mul_with_oled_methodology_drc_routed.pb -rpx mod_mul_with_oled_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/EEM464/2014_4_zynq_labs/Hardware_test_SoC_Project/Hardware_test_SoC_Project.runs/impl_1/mod_mul_with_oled_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mod_mul_with_oled_power_routed.rpt -pb mod_mul_with_oled_power_summary_routed.pb -rpx mod_mul_with_oled_power_routed.rpx
Command: report_power -file mod_mul_with_oled_power_routed.rpt -pb mod_mul_with_oled_power_summary_routed.pb -rpx mod_mul_with_oled_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mod_mul_with_oled_route_status.rpt -pb mod_mul_with_oled_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mod_mul_with_oled_timing_summary_routed.rpt -rpx mod_mul_with_oled_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mod_mul_with_oled_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mod_mul_with_oled_clock_utilization_routed.rpt
Command: write_bitstream -force mod_mul_with_oled.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mod_mul_with_oled.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1818.777 ; gain = 423.504
INFO: [Common 17-206] Exiting Vivado at Thu Jun 24 03:01:28 2021...
