<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Apr 04 16:05:48 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     main
Device,speed:    LCMXO2-7000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY PORT 'CK1' 80.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "CK1" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.840ns
         The internal maximum frequency of the following component is 150.150 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:CK1">CK1</A>

   Delay:               6.660ns -- based on Minimum Pulse Width

Report:  150.150MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'CK1_c' 80.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "CK1_c" 80.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 2.132ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_223">data_addr_i0_i11</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_75">DIVIA_i0_i13</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i12">DIVIA_i0_i12</A>

   Delay:              10.119ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     10.119ns physical path delay SLICE_223 to SLICE_75 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.132ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18B.CLK,R16C18B.Q1,SLICE_223:ROUTE, 0.922,R16C18B.Q1,R16C17C.B0,data_addr_11:CTOF_DEL, 0.452,R16C17C.B0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22C.CE,CK1_c_enable_116">Data path</A> SLICE_223 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 <A href="#@comp:SLICE_223">SLICE_223</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.922<A href="#@net:data_addr_11:R16C18B.Q1:R16C17C.B0:0.922">     R16C18B.Q1 to R16C17C.B0    </A> <A href="#@net:data_addr_11">data_addr_11</A>
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22C.CE:1.793">     R14C18D.F0 to R9C22C.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                   10.119   (30.8% logic, 69.2% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18B.CLK:4.240">      142.PADDI to R16C18B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22C.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22C.CLK:4.240">      142.PADDI to R9C22C.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.132ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_223">data_addr_i0_i11</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_99">DIVIA_i0_i11</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i10">DIVIA_i0_i10</A>

   Delay:              10.119ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     10.119ns physical path delay SLICE_223 to SLICE_99 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.132ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18B.CLK,R16C18B.Q1,SLICE_223:ROUTE, 0.922,R16C18B.Q1,R16C17C.B0,data_addr_11:CTOF_DEL, 0.452,R16C17C.B0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22B.CE,CK1_c_enable_116">Data path</A> SLICE_223 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 <A href="#@comp:SLICE_223">SLICE_223</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.922<A href="#@net:data_addr_11:R16C18B.Q1:R16C17C.B0:0.922">     R16C18B.Q1 to R16C17C.B0    </A> <A href="#@net:data_addr_11">data_addr_11</A>
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22B.CE:1.793">     R14C18D.F0 to R9C22B.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                   10.119   (30.8% logic, 69.2% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18B.CLK:4.240">      142.PADDI to R16C18B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22B.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22B.CLK:4.240">      142.PADDI to R9C22B.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.167ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_224">data_addr_i0_i13</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_75">DIVIA_i0_i13</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i12">DIVIA_i0_i12</A>

   Delay:              10.084ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

     10.084ns physical path delay SLICE_224 to SLICE_75 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.167ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18C.CLK,R16C18C.Q1,SLICE_224:ROUTE, 0.887,R16C18C.Q1,R16C17C.A0,data_addr_13:CTOF_DEL, 0.452,R16C17C.A0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22C.CE,CK1_c_enable_116">Data path</A> SLICE_224 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18C.CLK to     R16C18C.Q1 <A href="#@comp:SLICE_224">SLICE_224</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         4     0.887<A href="#@net:data_addr_13:R16C18C.Q1:R16C17C.A0:0.887">     R16C18C.Q1 to R16C17C.A0    </A> <A href="#@net:data_addr_13">data_addr_13</A>
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22C.CE:1.793">     R14C18D.F0 to R9C22C.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                   10.084   (31.0% logic, 69.0% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18C.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18C.CLK:4.240">      142.PADDI to R16C18C.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22C.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22C.CLK:4.240">      142.PADDI to R9C22C.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.167ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_224">data_addr_i0_i13</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_99">DIVIA_i0_i11</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i10">DIVIA_i0_i10</A>

   Delay:              10.084ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

     10.084ns physical path delay SLICE_224 to SLICE_99 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.167ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18C.CLK,R16C18C.Q1,SLICE_224:ROUTE, 0.887,R16C18C.Q1,R16C17C.A0,data_addr_13:CTOF_DEL, 0.452,R16C17C.A0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22B.CE,CK1_c_enable_116">Data path</A> SLICE_224 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18C.CLK to     R16C18C.Q1 <A href="#@comp:SLICE_224">SLICE_224</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         4     0.887<A href="#@net:data_addr_13:R16C18C.Q1:R16C17C.A0:0.887">     R16C18C.Q1 to R16C17C.A0    </A> <A href="#@net:data_addr_13">data_addr_13</A>
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22B.CE:1.793">     R14C18D.F0 to R9C22B.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                   10.084   (31.0% logic, 69.0% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18C.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18C.CLK:4.240">      142.PADDI to R16C18C.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22B.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22B.CLK:4.240">      142.PADDI to R9C22B.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.202ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_223">data_addr_i0_i11</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_35">DIVIA_i0_i15</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i14">DIVIA_i0_i14</A>

   Delay:              10.049ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

     10.049ns physical path delay SLICE_223 to SLICE_35 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.202ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18B.CLK,R16C18B.Q1,SLICE_223:ROUTE, 0.922,R16C18B.Q1,R16C17C.B0,data_addr_11:CTOF_DEL, 0.452,R16C17C.B0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.723,R14C18D.F0,R9C21B.CE,CK1_c_enable_116">Data path</A> SLICE_223 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 <A href="#@comp:SLICE_223">SLICE_223</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.922<A href="#@net:data_addr_11:R16C18B.Q1:R16C17C.B0:0.922">     R16C18B.Q1 to R16C17C.B0    </A> <A href="#@net:data_addr_11">data_addr_11</A>
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.723<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C21B.CE:1.723">     R14C18D.F0 to R9C21B.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                   10.049   (31.1% logic, 68.9% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18B.CLK:4.240">      142.PADDI to R16C18B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C21B.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C21B.CLK:4.240">      142.PADDI to R9C21B.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_224">data_addr_i0_i13</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_35">DIVIA_i0_i15</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i14">DIVIA_i0_i14</A>

   Delay:              10.014ns  (31.2% logic, 68.8% route), 7 logic levels.

 Constraint Details:

     10.014ns physical path delay SLICE_224 to SLICE_35 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18C.CLK,R16C18C.Q1,SLICE_224:ROUTE, 0.887,R16C18C.Q1,R16C17C.A0,data_addr_13:CTOF_DEL, 0.452,R16C17C.A0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.723,R14C18D.F0,R9C21B.CE,CK1_c_enable_116">Data path</A> SLICE_224 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18C.CLK to     R16C18C.Q1 <A href="#@comp:SLICE_224">SLICE_224</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         4     0.887<A href="#@net:data_addr_13:R16C18C.Q1:R16C17C.A0:0.887">     R16C18C.Q1 to R16C17C.A0    </A> <A href="#@net:data_addr_13">data_addr_13</A>
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.723<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C21B.CE:1.723">     R14C18D.F0 to R9C21B.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                   10.014   (31.2% logic, 68.8% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18C.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18C.CLK:4.240">      142.PADDI to R16C18C.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C21B.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C21B.CLK:4.240">      142.PADDI to R9C21B.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.317ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_223">data_addr_i0_i11</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_75">DIVIA_i0_i13</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i12">DIVIA_i0_i12</A>

   Delay:               9.934ns  (36.0% logic, 64.0% route), 8 logic levels.

 Constraint Details:

      9.934ns physical path delay SLICE_223 to SLICE_75 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.317ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18B.CLK,R16C18B.Q1,SLICE_223:ROUTE, 0.922,R16C18B.Q1,R16C17C.B0,data_addr_11:CTOF_DEL, 0.452,R16C17C.B0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 0.406,R15C19B.F1,R15C19D.C1,n5574:CTOF_DEL, 0.452,R15C19D.C1,R15C19D.F1,SLICE_310:ROUTE, 0.861,R15C19D.F1,R14C18B.D1,n7527:CTOF_DEL, 0.452,R14C18B.D1,R14C18B.F1,SLICE_312:ROUTE, 0.399,R14C18B.F1,R14C18C.C0,n7523:CTOF_DEL, 0.452,R14C18C.C0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22C.CE,CK1_c_enable_116">Data path</A> SLICE_223 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 <A href="#@comp:SLICE_223">SLICE_223</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.922<A href="#@net:data_addr_11:R16C18B.Q1:R16C17C.B0:0.922">     R16C18B.Q1 to R16C17C.B0    </A> <A href="#@net:data_addr_11">data_addr_11</A>
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     0.406<A href="#@net:n5574:R15C19B.F1:R15C19D.C1:0.406">     R15C19B.F1 to R15C19D.C1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R15C19D.C1 to     R15C19D.F1 <A href="#@comp:SLICE_310">SLICE_310</A>
ROUTE         4     0.861<A href="#@net:n7527:R15C19D.F1:R14C18B.D1:0.861">     R15C19D.F1 to R14C18B.D1    </A> <A href="#@net:n7527">n7527</A>
CTOF_DEL    ---     0.452     R14C18B.D1 to     R14C18B.F1 <A href="#@comp:SLICE_312">SLICE_312</A>
ROUTE         3     0.399<A href="#@net:n7523:R14C18B.F1:R14C18C.C0:0.399">     R14C18B.F1 to R14C18C.C0    </A> <A href="#@net:n7523">n7523</A>
CTOF_DEL    ---     0.452     R14C18C.C0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22C.CE:1.793">     R14C18D.F0 to R9C22C.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    9.934   (36.0% logic, 64.0% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18B.CLK:4.240">      142.PADDI to R16C18B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22C.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22C.CLK:4.240">      142.PADDI to R9C22C.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.317ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_223">data_addr_i0_i11</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_99">DIVIA_i0_i11</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i10">DIVIA_i0_i10</A>

   Delay:               9.934ns  (36.0% logic, 64.0% route), 8 logic levels.

 Constraint Details:

      9.934ns physical path delay SLICE_223 to SLICE_99 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.317ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18B.CLK,R16C18B.Q1,SLICE_223:ROUTE, 0.922,R16C18B.Q1,R16C17C.B0,data_addr_11:CTOF_DEL, 0.452,R16C17C.B0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 0.406,R15C19B.F1,R15C19D.C1,n5574:CTOF_DEL, 0.452,R15C19D.C1,R15C19D.F1,SLICE_310:ROUTE, 0.861,R15C19D.F1,R14C18B.D1,n7527:CTOF_DEL, 0.452,R14C18B.D1,R14C18B.F1,SLICE_312:ROUTE, 0.399,R14C18B.F1,R14C18C.C0,n7523:CTOF_DEL, 0.452,R14C18C.C0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22B.CE,CK1_c_enable_116">Data path</A> SLICE_223 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 <A href="#@comp:SLICE_223">SLICE_223</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.922<A href="#@net:data_addr_11:R16C18B.Q1:R16C17C.B0:0.922">     R16C18B.Q1 to R16C17C.B0    </A> <A href="#@net:data_addr_11">data_addr_11</A>
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     0.406<A href="#@net:n5574:R15C19B.F1:R15C19D.C1:0.406">     R15C19B.F1 to R15C19D.C1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R15C19D.C1 to     R15C19D.F1 <A href="#@comp:SLICE_310">SLICE_310</A>
ROUTE         4     0.861<A href="#@net:n7527:R15C19D.F1:R14C18B.D1:0.861">     R15C19D.F1 to R14C18B.D1    </A> <A href="#@net:n7527">n7527</A>
CTOF_DEL    ---     0.452     R14C18B.D1 to     R14C18B.F1 <A href="#@comp:SLICE_312">SLICE_312</A>
ROUTE         3     0.399<A href="#@net:n7523:R14C18B.F1:R14C18C.C0:0.399">     R14C18B.F1 to R14C18C.C0    </A> <A href="#@net:n7523">n7523</A>
CTOF_DEL    ---     0.452     R14C18C.C0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22B.CE:1.793">     R14C18D.F0 to R9C22B.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    9.934   (36.0% logic, 64.0% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18B.CLK:4.240">      142.PADDI to R16C18B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22B.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22B.CLK:4.240">      142.PADDI to R9C22B.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.344ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_222">data_addr_i0_i8</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_75">DIVIA_i0_i13</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i12">DIVIA_i0_i12</A>

   Delay:               9.907ns  (31.5% logic, 68.5% route), 7 logic levels.

 Constraint Details:

      9.907ns physical path delay SLICE_222 to SLICE_75 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.344ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18A.CLK,R16C18A.Q0,SLICE_222:ROUTE, 0.710,R16C18A.Q0,R16C17C.C0,data_addr_8:CTOF_DEL, 0.452,R16C17C.C0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22C.CE,CK1_c_enable_116">Data path</A> SLICE_222 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18A.CLK to     R16C18A.Q0 <A href="#@comp:SLICE_222">SLICE_222</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.710<A href="#@net:data_addr_8:R16C18A.Q0:R16C17C.C0:0.710">     R16C18A.Q0 to R16C17C.C0    </A> <A href="#@net:data_addr_8">data_addr_8</A>
CTOF_DEL    ---     0.452     R16C17C.C0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22C.CE:1.793">     R14C18D.F0 to R9C22C.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    9.907   (31.5% logic, 68.5% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18A.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18A.CLK:4.240">      142.PADDI to R16C18A.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22C.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22C.CLK:4.240">      142.PADDI to R9C22C.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.344ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_222">data_addr_i0_i8</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_99">DIVIA_i0_i11</A>  (to <A href="#@net:CK1_c">CK1_c</A> +)
                   FF                        <A href="#@net:DIVIA_i0_i10">DIVIA_i0_i10</A>

   Delay:               9.907ns  (31.5% logic, 68.5% route), 7 logic levels.

 Constraint Details:

      9.907ns physical path delay SLICE_222 to SLICE_99 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.344ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.409,R16C18A.CLK,R16C18A.Q0,SLICE_222:ROUTE, 0.710,R16C18A.Q0,R16C17C.C0,data_addr_8:CTOF_DEL, 0.452,R16C17C.C0,R16C17C.F0,SLICE_323:ROUTE, 0.873,R16C17C.F0,R16C19C.A0,n19:CTOF_DEL, 0.452,R16C19C.A0,R16C19C.F0,SLICE_309:ROUTE, 0.563,R16C19C.F0,R15C19B.D1,n22_adj_669:CTOF_DEL, 0.452,R15C19B.D1,R15C19B.F1,SLICE_299:ROUTE, 1.434,R15C19B.F1,R14C18C.B1,n5574:CTOF_DEL, 0.452,R14C18C.B1,R14C18C.F1,SLICE_314:ROUTE, 0.869,R14C18C.F1,R14C18C.A0,n7524:CTOF_DEL, 0.452,R14C18C.A0,R14C18C.F0,SLICE_314:ROUTE, 0.544,R14C18C.F0,R14C18D.D0,n7519:CTOF_DEL, 0.452,R14C18D.D0,R14C18D.F0,SLICE_285:ROUTE, 1.793,R14C18D.F0,R9C22B.CE,CK1_c_enable_116">Data path</A> SLICE_222 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18A.CLK to     R16C18A.Q0 <A href="#@comp:SLICE_222">SLICE_222</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE        20     0.710<A href="#@net:data_addr_8:R16C18A.Q0:R16C17C.C0:0.710">     R16C18A.Q0 to R16C17C.C0    </A> <A href="#@net:data_addr_8">data_addr_8</A>
CTOF_DEL    ---     0.452     R16C17C.C0 to     R16C17C.F0 <A href="#@comp:SLICE_323">SLICE_323</A>
ROUTE         1     0.873<A href="#@net:n19:R16C17C.F0:R16C19C.A0:0.873">     R16C17C.F0 to R16C19C.A0    </A> <A href="#@net:n19">n19</A>
CTOF_DEL    ---     0.452     R16C19C.A0 to     R16C19C.F0 <A href="#@comp:SLICE_309">SLICE_309</A>
ROUTE         1     0.563<A href="#@net:n22_adj_669:R16C19C.F0:R15C19B.D1:0.563">     R16C19C.F0 to R15C19B.D1    </A> <A href="#@net:n22_adj_669">n22_adj_669</A>
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 <A href="#@comp:SLICE_299">SLICE_299</A>
ROUTE         9     1.434<A href="#@net:n5574:R15C19B.F1:R14C18C.B1:1.434">     R15C19B.F1 to R14C18C.B1    </A> <A href="#@net:n5574">n5574</A>
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         3     0.869<A href="#@net:n7524:R14C18C.F1:R14C18C.A0:0.869">     R14C18C.F1 to R14C18C.A0    </A> <A href="#@net:n7524">n7524</A>
CTOF_DEL    ---     0.452     R14C18C.A0 to     R14C18C.F0 <A href="#@comp:SLICE_314">SLICE_314</A>
ROUTE         1     0.544<A href="#@net:n7519:R14C18C.F0:R14C18D.D0:0.544">     R14C18C.F0 to R14C18D.D0    </A> <A href="#@net:n7519">n7519</A>
CTOF_DEL    ---     0.452     R14C18D.D0 to     R14C18D.F0 <A href="#@comp:SLICE_285">SLICE_285</A>
ROUTE         4     1.793<A href="#@net:CK1_c_enable_116:R14C18D.F0:R9C22B.CE:1.793">     R14C18D.F0 to R9C22B.CE     </A> <A href="#@net:CK1_c_enable_116">CK1_c_enable_116</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    9.907   (31.5% logic, 68.5% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R16C18A.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R16C18A.CLK:4.240">      142.PADDI to R16C18A.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 4.240,142.PADDI,R9C22B.CLK,CK1_c">Destination Clock Path</A> CK1 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     4.240<A href="#@net:CK1_c:142.PADDI:R9C22B.CLK:4.240">      142.PADDI to R9C22B.CLK    </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

Report:   96.451MHz is the maximum frequency for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "CK1" 80.000000 MHz ;    |   80.000 MHz|  150.150 MHz|   0  
                                        |             |             |
FREQUENCY NET "CK1_c" 80.000000 MHz ;   |   80.000 MHz|   96.451 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:CK1_c">CK1_c</A>   Source: CK1.PAD   Loads: 193
   Covered under: FREQUENCY NET "CK1_c" 80.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10063 paths, 1 nets, and 2069 connections (80.63% coverage)

