# jmRocket TODO
* FPGA compose flow
  * Take freedom fpga flow as reference
  * FPGA default configure for rocket chip
  * RTL simulation environment

* ASIC compose flow
  * ASIC default configure

* common.mk and Makefrag should be merged to one file
* README.md update
