library ieee;
use ieee.std_logic_1164.all;


entity extSig is
    port(
        entrada: in std_logic_vector(25 downto 0);
        sortida: out std_logic_vector(27 downto 0)
    );
end extSig;

architecture behavior of extSig is
begin
    sortida <= entrada & "00";
end behavior;
