# RTL-Design-of-a-4-Bit-Arithmetic-Logic-Unit-ALU-using-Verilog-HDL
RTL design of a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL. Includes basic arithmetic and logic operations, a custom testbench, and waveform verification via EDA Playground. Focused on synthesizable RTL modeling and functional simulation.
