// Seed: 3311458674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = 1 - id_9;
  wire id_16, id_17, id_18;
  always if (-1) id_1 <= -1;
  wire id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_24 = id_3;
  always id_16 <= 1'b0;
  assign id_18 = -1;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_20,
      id_5,
      id_17,
      id_17,
      id_19,
      id_15,
      id_19,
      id_17,
      id_20,
      id_13,
      id_8,
      id_2,
      id_6
  );
  localparam id_25 = -1 + id_7;
  always_latch id_18 <= id_22;
  id_26 :
  assert property (@(posedge (-1) or -1 ? -1 : id_18 or -1) id_3) begin : LABEL_0
    begin : LABEL_0
      id_4 <= 1;
    end
  end
endmodule
