<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: MICRO 2000</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2000">33. MICRO 2000: Monterey, California, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2000">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2000">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2000">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2000">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p>


<ul>
<li id="Keukes00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Keukes:Phil">Phil Keukes</a>:<br /><b>Defect tolerant molecular electronics: algorithms, architectures, and atoms.</b> 7<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10003"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Keukes00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Keukes00.xml">XML</a></small></small></li>
<li id="LeeTF00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>:<br /><b>Eager writeback - a technique for improving bandwidth utilization.</b> 11-21<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898054"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeTF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeTF00.xml">XML</a></small></small></li>
<li id="LepakL00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lepak:Kevin_M=">Kevin M. Lepak</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Silent stores for free.</b> 22-31<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898055"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LepakL00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LepakL00.xml">XML</a></small></small></li>
<li id="ZhangZZ00"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zhao">Zhao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Zhichun">Zhichun Zhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0001:Xiaodong">Xiaodong Zhang</a>:<br /><b>A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality.</b> 32-41<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898056"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhangZZ00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhangZZ00.xml">XML</a></small></small></li>
<li id="SherwoodSC00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sair:Suleyman">Suleyman Sair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Predictor-directed stream buffers.</b> 42-53<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898057"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SherwoodSC00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SherwoodSC00.xml">XML</a></small></small></li>
<li id="StarkBP00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stark:Jared">Jared Stark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brown:Mary_D=">Mary D. Brown</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>On pipelining dynamic instruction scheduling logic.</b> 57-66<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898058"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/StarkBP00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/StarkBP00.xml">XML</a></small></small></li>
<li id="JimenezKL00"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Calvin">Calvin Lin</a>:<br /><b>The impact of delay on the design of branch predictors.</b> 67-76<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898059"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JimenezKL00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JimenezKL00.xml">XML</a></small></small></li>
<li id="VlaovicDT00"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vlaovic:Stevan_A=">Stevan A. Vlaovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Edward_S=">Edward S. Davidson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>:<br /><b>Improving BTB performance in the presence of DLLs.</b> 77-86<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898060"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VlaovicDT00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VlaovicDT00.xml">XML</a></small></small></li>
<li id="ChatterjeeWA00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chatterjee:Saugata">Saugata Chatterjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Weaver:Christopher_T=">Christopher T. Weaver</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Efficient checker processor design.</b> 87-97<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898061"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChatterjeeWA00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChatterjeeWA00.xml">XML</a></small></small></li>
<li id="EichenbergerMM00"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Meleis:Waleed">Waleed Meleis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maradani:Suman">Suman Maradani</a>:<br /><b>An integrated approach to accelerate data and predicate computations in hyperblocks.</b> 101-111<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898062"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EichenbergerMM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EichenbergerMM00.xml">XML</a></small></small></li>
<li id="SiasHA00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sias:John_W=">John W. Sias</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Accurate and efficient predicate analysis with binary decision diagrams.</b> 112-123<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898063"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SiasHA00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SiasHA00.xml">XML</a></small></small></li>
<li id="SanchezG00"><a href="http://dblp.dagstuhl.de/pers/hc/s/S=aacute=nchez:F=_Jes=uacute=s">F. Jes&#250;s S&#225;nchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Modulo scheduling for a fully-distributed clustered VLIW architecture.</b> 124-133<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.898064"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SanchezG00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SanchezG00.xml">XML</a></small></small></li>
<li id="ZalameaLAV00"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zalamea:Javier">Javier Zalamea</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Two-level hierarchical register file organization for VLIW processors.</b> 137-146<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898065"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZalameaLAV00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZalameaLAV00.xml">XML</a></small></small></li>
<li id="ChouPSS00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chou:Yuan_C=">Yuan C. Chou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pillai:Pazhani">Pazhani Pillai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schmit:Herman">Herman Schmit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>PipeRench implementation of the instruction path coprocessor.</b> 147-158<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898066"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChouPSS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChouPSS00.xml">XML</a></small></small></li>
<li id="KapasiDRMOK00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kapasi:Ujval_J=">Ujval J. Kapasi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mattson:Peter_R=">Peter R. Mattson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Owens:John_D=">John D. Owens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khailany:Brucek">Brucek Khailany</a>:<br /><b>Efficient conditional operations for data-parallel architectures.</b> 159-170<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898067"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KapasiDRMOK00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KapasiDRMOK00.xml">XML</a></small></small></li>
<li id="VermeulenNCVM00"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vermeulen:Frederik">Frederik Vermeulen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nachtergaele:Lode">Lode Nachtergaele</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Catthoor:Francky">Francky Catthoor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Verkest:Diederik">Diederik Verkest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Man:Hugo_De">Hugo De Man</a>:<br /><b>Flexible hardware acceleration for multimedia oriented microprocessors.</b> 171-177<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898068"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VermeulenNCVM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VermeulenNCVM00.xml">XML</a></small></small></li>
<li id="CanalGS00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Canal:Ramon">Ramon Canal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Very low power pipelines using significance compression.</b> 181-190<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898069"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CanalGS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CanalGS00.xml">XML</a></small></small></li>
<li id="ButtsS00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Butts:J=_Adam">J. Adam Butts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>A static power model for architects.</b> 191-201<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898070"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ButtsS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ButtsS00.xml">XML</a></small></small></li>
<li id="HuangRYT00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renau:Jose">Jose Renau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoo:Seung=Moon">Seung-Moon Yoo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>A framework for dynamic energy efficiency and temperature management.</b> 202-213<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898071"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HuangRYT00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HuangRYT00.xml">XML</a></small></small></li>
<li id="VillaZA00"><a href="http://dblp.dagstuhl.de/pers/hc/v/Villa:Luis">Luis Villa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Michael">Michael Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Dynamic zero compression for cache energy reduction.</b> 214-220<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898072"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VillaZA00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VillaZA00.xml">XML</a></small></small></li>
<li id="RothS00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Register integration: a simple and efficient implementation of squash reuse.</b> 223-234<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898073"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RothS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RothS00.xml">XML</a></small></small></li>
<li id="PostiffGM00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Postiff:Matt">Matt Postiff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greene:David_A=">David A. Greene</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>The store-load address table and speculative register promotion.</b> 235-244<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898074"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PostiffGM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PostiffGM00.xml">XML</a></small></small></li>
<li id="BalasubramonianABD00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>:<br /><b>Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures.</b> 245-257<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898075"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BalasubramonianABD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BalasubramonianABD00.xml">XML</a></small></small></li>
<li id="YangZG00"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>Frequent value compression in data caches.</b> 258-265<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898076"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YangZG00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YangZG00.xml">XML</a></small></small></li>
<li id="PurserSR00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Purser:Zachary">Zachary Purser</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sundaramoorthy:Karthik">Karthik Sundaramoorthy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>A study of slipstream processors.</b> 269-280<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898077"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PurserSR00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PurserSR00.xml">XML</a></small></small></li>
<li id="HeilS00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heil:Timothy_H=">Timothy H. Heil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Relational profiling: enabling thread-level parallelism in virtual machines.</b> 281-290<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898078"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HeilS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HeilS00.xml">XML</a></small></small></li>
<li id="MockCE00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mock:Markus">Markus Mock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chambers:Craig">Craig Chambers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>:<br /><b>Calpa: a tool for automating selective dynamic compilation.</b> 291-302<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898079"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MockCE00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MockCE00.xml">XML</a></small></small></li>
<li id="PatelTBC00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tung:Tony">Tony Tung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Satarupa">Satarupa Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crum:Matthew_M=">Matthew M. Crum</a>:<br /><b>Increasing the size of atomic instruction blocks using control flow assertions.</b> 303-313<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898080"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PatelTBC00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PatelTBC00.xml">XML</a></small></small></li>
<li id="ParcerisaG00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Reducing wire delay penalty through value prediction.</b> 317-326<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.898081"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ParcerisaG00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ParcerisaG00.xml">XML</a></small></small></li>
<li id="LarsonA00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Larson:Eric">Eric Larson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Compiler controlled value prediction using branch predictor based confidence.</b> 327-336<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898082"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LarsonA00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LarsonA00.xml">XML</a></small></small></li>
<li id="BaniasadiM00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Baniasadi:Amirali">Amirali Baniasadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors.</b> 337-347<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898083"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BaniasadiM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BaniasadiM00.xml">XML</a></small></small></li>
<li id="LiuL00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Tong">Tong Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shih=Lien">Shih-Lien Lu</a>:<br /><b>Performance improvement with circuit-level speculation.</b> 348-355<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2000.898084"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LiuL00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LiuL00.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
