;redcode
;assert 1
	SPL 0, <407
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <1
	ADD 210, 30
	SLT 20, @12
	SUB @-127, 100
	SUB @-127, 100
	SUB @3, 0
	SUB @121, 103
	SUB @3, 0
	CMP @3, 0
	SUB @470, @3
	SUB @3, 0
	SUB @470, @3
	SUB @121, 106
	ADD @-148, 106
	SUB @128, 106
	SUB 3, 20
	SLT #560, <61
	SUB 1, <-1
	SUB 1, <-1
	SUB @3, 0
	SLT 20, @12
	MOV @-127, 100
	ADD #270, <61
	ADD #270, <61
	DJN 210, <20
	ADD #270, <1
	ADD #270, <1
	SUB 3, 20
	MOV -7, <-20
	MOV #-7, <20
	MOV #-7, <20
	SUB @127, 106
	SUB 8, @401
	SLT 210, 60
	JMZ -207, @-120
	ADD #270, <1
	SUB #72, @406
	SUB 8, @401
	JMZ <3, 0
	JMZ <3, 0
	JMZ <3, 0
	JMZ @-127, 100
	SUB @127, 106
	SLT #270, <61
	SUB @127, 106
