// Seed: 4082111320
module module_0 (
    output wand id_0,
    input supply0 id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  module_2 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_9,
      id_5,
      id_6,
      id_7,
      id_10,
      id_10,
      id_9,
      id_8,
      id_3,
      id_3,
      id_3
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign id_0 = -1 ? 1 - 1 : 1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_15;
  assign id_4 = id_3;
endmodule
