// Seed: 1579554627
module module_0;
  wor id_1;
  ;
  assign id_1 = -1;
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  localparam id_4[1 : 1] = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output logic [7:0] id_5;
  not primCall (id_2, id_4);
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_5[1 :-1][1 : id_1] = id_1;
endmodule
