library ieee;
use ieee.std_logic_1164.all;

Entity BufferDois is 
generic (n : integer := 7); --tamanho da palavra;
	Port(
		clk: in  std_logic;
		enable: in  bit;
		saidaRamdois: in std_logic_vector(n downto 0);
		ModEndDois: in integer range 0 to 128;
		EndControler: in integer range 0 to 128;
		ativa: in bit;
		saida: out std_logic_vector(n downto 0)
	);
end Entity;

Architecture arch of BufferDois is
type lista is array (0 to n)  of std_logic_vector(n downto 0);
signal saidalista : lista;
	Begin
	Process(clk, enable)
	Begin
		if clk'event and clk = '1' and enable = '1' then
			saidalista(ModEndDois) <= saidaRamdois;
			if ativa = '1' then
			 saida <= saidalista(EndControler);
			end if;
		end if;
		end Process;
end arch;