// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_entry120.h"
#include "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s.h"
#include "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.h"
#include "klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.h"
#include "fifo_w912_d2_A.h"
#include "fifo_w16_d2_A.h"
#include "start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0.h"
#include "start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 10
    sc_in< sc_lv<912> > input_5_V;
    sc_out< sc_lv<16> > layer6_out_0_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > input_5_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > layer6_out_0_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_entry120* myproject_entry120_U0;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s* pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s* pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0;
    klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s* klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0;
    fifo_w912_d2_A* input_5_V_c_U;
    fifo_w912_d2_A* input_5_V_c7_U;
    fifo_w16_d2_A* layer9_out_0_V_U;
    fifo_w16_d2_A* layer9_out_1_V_U;
    fifo_w16_d2_A* layer9_out_2_V_U;
    fifo_w16_d2_A* layer9_out_3_V_U;
    fifo_w16_d2_A* layer9_out_4_V_U;
    fifo_w16_d2_A* layer9_out_5_V_U;
    fifo_w16_d2_A* layer9_out_6_V_U;
    fifo_w16_d2_A* layer9_out_7_V_U;
    fifo_w16_d2_A* layer9_out_8_V_U;
    fifo_w16_d2_A* layer9_out_9_V_U;
    fifo_w16_d2_A* layer9_out_10_V_U;
    fifo_w16_d2_A* layer9_out_11_V_U;
    fifo_w16_d2_A* layer9_out_12_V_U;
    fifo_w16_d2_A* layer9_out_13_V_U;
    fifo_w16_d2_A* layer9_out_14_V_U;
    fifo_w16_d2_A* layer9_out_15_V_U;
    fifo_w16_d2_A* layer9_out_16_V_U;
    fifo_w16_d2_A* layer9_out_17_V_U;
    fifo_w16_d2_A* layer9_out_18_V_U;
    fifo_w16_d2_A* layer10_out_0_V_U;
    fifo_w16_d2_A* layer10_out_1_V_U;
    fifo_w16_d2_A* layer10_out_2_V_U;
    fifo_w16_d2_A* layer10_out_3_V_U;
    fifo_w16_d2_A* layer10_out_4_V_U;
    fifo_w16_d2_A* layer10_out_5_V_U;
    fifo_w16_d2_A* layer10_out_6_V_U;
    fifo_w16_d2_A* layer10_out_7_V_U;
    fifo_w16_d2_A* layer10_out_8_V_U;
    fifo_w16_d2_A* layer10_out_9_V_U;
    fifo_w16_d2_A* layer10_out_10_V_U;
    fifo_w16_d2_A* layer10_out_11_V_U;
    fifo_w16_d2_A* layer10_out_12_V_U;
    fifo_w16_d2_A* layer10_out_13_V_U;
    fifo_w16_d2_A* layer10_out_14_V_U;
    fifo_w16_d2_A* layer10_out_15_V_U;
    fifo_w16_d2_A* layer10_out_16_V_U;
    fifo_w16_d2_A* layer10_out_17_V_U;
    fifo_w16_d2_A* layer10_out_18_V_U;
    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0* start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_U;
    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0* start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_U;
    sc_signal< sc_logic > myproject_entry120_U0_ap_start;
    sc_signal< sc_logic > myproject_entry120_U0_start_full_n;
    sc_signal< sc_logic > myproject_entry120_U0_ap_done;
    sc_signal< sc_logic > myproject_entry120_U0_ap_continue;
    sc_signal< sc_logic > myproject_entry120_U0_ap_idle;
    sc_signal< sc_logic > myproject_entry120_U0_ap_ready;
    sc_signal< sc_logic > myproject_entry120_U0_start_out;
    sc_signal< sc_logic > myproject_entry120_U0_start_write;
    sc_signal< sc_lv<912> > myproject_entry120_U0_input_5_V_out_din;
    sc_signal< sc_logic > myproject_entry120_U0_input_5_V_out_write;
    sc_signal< sc_lv<912> > myproject_entry120_U0_input_5_V_out1_din;
    sc_signal< sc_logic > myproject_entry120_U0_input_5_V_out1_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_16;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_17;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_18;
    sc_signal< sc_logic > ap_channel_done_layer9_out_18_V;
    sc_signal< sc_logic > layer9_out_18_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_18_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_18_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_17_V;
    sc_signal< sc_logic > layer9_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_16_V;
    sc_signal< sc_logic > layer9_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_15_V;
    sc_signal< sc_logic > layer9_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_14_V;
    sc_signal< sc_logic > layer9_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_13_V;
    sc_signal< sc_logic > layer9_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_12_V;
    sc_signal< sc_logic > layer9_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_11_V;
    sc_signal< sc_logic > layer9_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_10_V;
    sc_signal< sc_logic > layer9_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_9_V;
    sc_signal< sc_logic > layer9_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_8_V;
    sc_signal< sc_logic > layer9_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_7_V;
    sc_signal< sc_logic > layer9_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_6_V;
    sc_signal< sc_logic > layer9_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_5_V;
    sc_signal< sc_logic > layer9_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_4_V;
    sc_signal< sc_logic > layer9_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_3_V;
    sc_signal< sc_logic > layer9_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_2_V;
    sc_signal< sc_logic > layer9_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_1_V;
    sc_signal< sc_logic > layer9_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_0_V;
    sc_signal< sc_logic > layer9_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_0_V;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18;
    sc_signal< sc_logic > ap_channel_done_layer10_out_18_V;
    sc_signal< sc_logic > layer10_out_18_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_18_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_18_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_17_V;
    sc_signal< sc_logic > layer10_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_16_V;
    sc_signal< sc_logic > layer10_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_15_V;
    sc_signal< sc_logic > layer10_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_14_V;
    sc_signal< sc_logic > layer10_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_13_V;
    sc_signal< sc_logic > layer10_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_12_V;
    sc_signal< sc_logic > layer10_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_11_V;
    sc_signal< sc_logic > layer10_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_10_V;
    sc_signal< sc_logic > layer10_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_9_V;
    sc_signal< sc_logic > layer10_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_8_V;
    sc_signal< sc_logic > layer10_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_7_V;
    sc_signal< sc_logic > layer10_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_6_V;
    sc_signal< sc_logic > layer10_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_5_V;
    sc_signal< sc_logic > layer10_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_4_V;
    sc_signal< sc_logic > layer10_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_3_V;
    sc_signal< sc_logic > layer10_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_2_V;
    sc_signal< sc_logic > layer10_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_1_V;
    sc_signal< sc_logic > layer10_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_0_V;
    sc_signal< sc_logic > layer10_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_0_V;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready;
    sc_signal< sc_lv<16> > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > input_5_V_c_full_n;
    sc_signal< sc_lv<912> > input_5_V_c_dout;
    sc_signal< sc_logic > input_5_V_c_empty_n;
    sc_signal< sc_logic > input_5_V_c7_full_n;
    sc_signal< sc_lv<912> > input_5_V_c7_dout;
    sc_signal< sc_logic > input_5_V_c7_empty_n;
    sc_signal< sc_lv<16> > layer9_out_0_V_dout;
    sc_signal< sc_logic > layer9_out_0_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_1_V_dout;
    sc_signal< sc_logic > layer9_out_1_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_2_V_dout;
    sc_signal< sc_logic > layer9_out_2_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_3_V_dout;
    sc_signal< sc_logic > layer9_out_3_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_4_V_dout;
    sc_signal< sc_logic > layer9_out_4_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_5_V_dout;
    sc_signal< sc_logic > layer9_out_5_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_6_V_dout;
    sc_signal< sc_logic > layer9_out_6_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_7_V_dout;
    sc_signal< sc_logic > layer9_out_7_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_8_V_dout;
    sc_signal< sc_logic > layer9_out_8_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_9_V_dout;
    sc_signal< sc_logic > layer9_out_9_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_10_V_dout;
    sc_signal< sc_logic > layer9_out_10_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_11_V_dout;
    sc_signal< sc_logic > layer9_out_11_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_12_V_dout;
    sc_signal< sc_logic > layer9_out_12_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_13_V_dout;
    sc_signal< sc_logic > layer9_out_13_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_14_V_dout;
    sc_signal< sc_logic > layer9_out_14_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_15_V_dout;
    sc_signal< sc_logic > layer9_out_15_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_16_V_dout;
    sc_signal< sc_logic > layer9_out_16_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_17_V_dout;
    sc_signal< sc_logic > layer9_out_17_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_18_V_dout;
    sc_signal< sc_logic > layer9_out_18_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_0_V_dout;
    sc_signal< sc_logic > layer10_out_0_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_1_V_dout;
    sc_signal< sc_logic > layer10_out_1_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_2_V_dout;
    sc_signal< sc_logic > layer10_out_2_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_3_V_dout;
    sc_signal< sc_logic > layer10_out_3_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_4_V_dout;
    sc_signal< sc_logic > layer10_out_4_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_5_V_dout;
    sc_signal< sc_logic > layer10_out_5_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_6_V_dout;
    sc_signal< sc_logic > layer10_out_6_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_7_V_dout;
    sc_signal< sc_logic > layer10_out_7_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_8_V_dout;
    sc_signal< sc_logic > layer10_out_8_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_9_V_dout;
    sc_signal< sc_logic > layer10_out_9_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_10_V_dout;
    sc_signal< sc_logic > layer10_out_10_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_11_V_dout;
    sc_signal< sc_logic > layer10_out_11_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_12_V_dout;
    sc_signal< sc_logic > layer10_out_12_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_13_V_dout;
    sc_signal< sc_logic > layer10_out_13_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_14_V_dout;
    sc_signal< sc_logic > layer10_out_14_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_15_V_dout;
    sc_signal< sc_logic > layer10_out_15_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_16_V_dout;
    sc_signal< sc_logic > layer10_out_16_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_17_V_dout;
    sc_signal< sc_logic > layer10_out_17_V_empty_n;
    sc_signal< sc_lv<16> > layer10_out_18_V_dout;
    sc_signal< sc_logic > layer10_out_18_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n;
    sc_signal< sc_logic > klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_layer10_out_0_V();
    void thread_ap_channel_done_layer10_out_10_V();
    void thread_ap_channel_done_layer10_out_11_V();
    void thread_ap_channel_done_layer10_out_12_V();
    void thread_ap_channel_done_layer10_out_13_V();
    void thread_ap_channel_done_layer10_out_14_V();
    void thread_ap_channel_done_layer10_out_15_V();
    void thread_ap_channel_done_layer10_out_16_V();
    void thread_ap_channel_done_layer10_out_17_V();
    void thread_ap_channel_done_layer10_out_18_V();
    void thread_ap_channel_done_layer10_out_1_V();
    void thread_ap_channel_done_layer10_out_2_V();
    void thread_ap_channel_done_layer10_out_3_V();
    void thread_ap_channel_done_layer10_out_4_V();
    void thread_ap_channel_done_layer10_out_5_V();
    void thread_ap_channel_done_layer10_out_6_V();
    void thread_ap_channel_done_layer10_out_7_V();
    void thread_ap_channel_done_layer10_out_8_V();
    void thread_ap_channel_done_layer10_out_9_V();
    void thread_ap_channel_done_layer9_out_0_V();
    void thread_ap_channel_done_layer9_out_10_V();
    void thread_ap_channel_done_layer9_out_11_V();
    void thread_ap_channel_done_layer9_out_12_V();
    void thread_ap_channel_done_layer9_out_13_V();
    void thread_ap_channel_done_layer9_out_14_V();
    void thread_ap_channel_done_layer9_out_15_V();
    void thread_ap_channel_done_layer9_out_16_V();
    void thread_ap_channel_done_layer9_out_17_V();
    void thread_ap_channel_done_layer9_out_18_V();
    void thread_ap_channel_done_layer9_out_1_V();
    void thread_ap_channel_done_layer9_out_2_V();
    void thread_ap_channel_done_layer9_out_3_V();
    void thread_ap_channel_done_layer9_out_4_V();
    void thread_ap_channel_done_layer9_out_5_V();
    void thread_ap_channel_done_layer9_out_6_V();
    void thread_ap_channel_done_layer9_out_7_V();
    void thread_ap_channel_done_layer9_out_8_V();
    void thread_ap_channel_done_layer9_out_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_layer10_out_0_V();
    void thread_ap_sync_channel_write_layer10_out_10_V();
    void thread_ap_sync_channel_write_layer10_out_11_V();
    void thread_ap_sync_channel_write_layer10_out_12_V();
    void thread_ap_sync_channel_write_layer10_out_13_V();
    void thread_ap_sync_channel_write_layer10_out_14_V();
    void thread_ap_sync_channel_write_layer10_out_15_V();
    void thread_ap_sync_channel_write_layer10_out_16_V();
    void thread_ap_sync_channel_write_layer10_out_17_V();
    void thread_ap_sync_channel_write_layer10_out_18_V();
    void thread_ap_sync_channel_write_layer10_out_1_V();
    void thread_ap_sync_channel_write_layer10_out_2_V();
    void thread_ap_sync_channel_write_layer10_out_3_V();
    void thread_ap_sync_channel_write_layer10_out_4_V();
    void thread_ap_sync_channel_write_layer10_out_5_V();
    void thread_ap_sync_channel_write_layer10_out_6_V();
    void thread_ap_sync_channel_write_layer10_out_7_V();
    void thread_ap_sync_channel_write_layer10_out_8_V();
    void thread_ap_sync_channel_write_layer10_out_9_V();
    void thread_ap_sync_channel_write_layer9_out_0_V();
    void thread_ap_sync_channel_write_layer9_out_10_V();
    void thread_ap_sync_channel_write_layer9_out_11_V();
    void thread_ap_sync_channel_write_layer9_out_12_V();
    void thread_ap_sync_channel_write_layer9_out_13_V();
    void thread_ap_sync_channel_write_layer9_out_14_V();
    void thread_ap_sync_channel_write_layer9_out_15_V();
    void thread_ap_sync_channel_write_layer9_out_16_V();
    void thread_ap_sync_channel_write_layer9_out_17_V();
    void thread_ap_sync_channel_write_layer9_out_18_V();
    void thread_ap_sync_channel_write_layer9_out_1_V();
    void thread_ap_sync_channel_write_layer9_out_2_V();
    void thread_ap_sync_channel_write_layer9_out_3_V();
    void thread_ap_sync_channel_write_layer9_out_4_V();
    void thread_ap_sync_channel_write_layer9_out_5_V();
    void thread_ap_sync_channel_write_layer9_out_6_V();
    void thread_ap_sync_channel_write_layer9_out_7_V();
    void thread_ap_sync_channel_write_layer9_out_8_V();
    void thread_ap_sync_channel_write_layer9_out_9_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue();
    void thread_klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start();
    void thread_klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n();
    void thread_klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write();
    void thread_layer6_out_0_V();
    void thread_layer6_out_0_V_ap_vld();
    void thread_myproject_entry120_U0_ap_continue();
    void thread_myproject_entry120_U0_ap_start();
    void thread_myproject_entry120_U0_start_full_n();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n();
    void thread_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write();
    void thread_start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din();
    void thread_start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
