<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///D:/intelFPGA/16.1/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>nmwtest/dut/scale1</NAME>
<BUILD_YEAR>2016</BUILD_YEAR>
<LATENCY block='lastTStep'>0</LATENCY>
<DOCPATH>file:///D:/intelFPGA/16.1/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'nmwtest_dut_scale1' of the SCALE block
</DESCRIPTION>
<HELP>file:///D:/intelFPGA/16.1/quartus/dspba/Docs/Help/SCALE_help.html</HELP>
<BLOCKTYPE>SCALE</BLOCKTYPE>
<INFO>
 <TEXT>Created using Altera DSP Builder Advanced software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Mon Mar 16 22:23:12 2020
</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical buses: 4</TEXT>
</INFO>
<INFO>
 <TEXT>Calculated Bitwidth of output stage: 14</TEXT>
</INFO>
<PARAMETER>
 <NAME>Rounding Mode </NAME>
 <VALUE> TRUNCATE </VALUE>
 <DESCRIPTION> How to treat discarded lsbs</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Saturation Mode </NAME>
 <VALUE> NONE </VALUE>
 <DESCRIPTION> How to treat discarded msbs</DESCRIPTION>
</PARAMETER>
<PORTS>
<PORT>
 <NAME>xIn_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_0</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_1</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_2</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_3</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>gain_i</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_0</NAME>
 <WIDTH>14</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_1</NAME>
 <WIDTH>14</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_2</NAME>
 <WIDTH>14</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_3</NAME>
 <WIDTH>14</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_0</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_1</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_2</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_3</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<TOTAL>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
