INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
