{'acc': {'CDeps': [[[], ['rst']],
                   [[], ['rst'], ['cnt'], ['cnt', 'pTaps']],
                   [[], ['rst'], ['cnt']]],
         'CLines': [[None, '92:C'],
                    [None, '92:C', '94:C', '96:C'],
                    [None, '92:C', '94:C']],
         'Clocked': True,
         'DDeps': [[],
                   ['sgn', 'cnt', 'acc', 'mult', 'acc', 'mult'],
                   ['sgn', 'cnt', 'mult', 'mult']],
         'DLines': ['93:D', '97:D', '95:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af044d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af04fd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af049d0>]},
 'coeff': {'CDeps': [[[], ['wr']]],
           'CLines': [[None, '75:C']],
           'Clocked': True,
           'DDeps': [['din']],
           'DLines': ['76:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74aafbe50>]},
 'mult': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['coeff', 'cnt', 'tap', 'cnt']],
          'DLines': ['89:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc74af04150>]},
 'o': {'CDeps': [[[], ['rst'], ['cnt']], [[], ['rst']]],
       'CLines': [[None, '100:C', '102:C'], [None, '100:C']],
       'Clocked': True,
       'DDeps': [['acc'], []],
       'DLines': ['103:D', '101:D'],
       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af09610>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af09290>]},
 'sgn': {'CDeps': [[[], ['wr']]],
         'CLines': [[None, '75:C']],
         'Clocked': True,
         'DDeps': [['din']],
         'DLines': ['77:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab2f150>]},
 'tap': {'CDeps': [[[], ['cnt']]],
         'CLines': [[None, '83:C']],
         'Clocked': True,
         'DDeps': [['i']],
         'DLines': ['84:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab2f550>]}}
