Protel Design System Design Rule Check
PCB File : C:\Users\jakem\OneDrive\Documents\Git\WaterNet23\PCB\WaterNet23BotPCB\Main.PcbDoc
Date     : 9/9/2022
Time     : 12:37:22 AM

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=0.762mm) (Preferred=0.381mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.254mm) Between Pad C12-2(136.28mm,99.5mm) on Top Layer And Via (137.5mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad C20-2(116.28mm,121mm) on Top Layer And Via (117.458mm,119.914mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad C2-1(65.78mm,72.5mm) on Bottom Layer And Via (66.5mm,74mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C25-2(148.22mm,115mm) on Top Layer And Via (148.5mm,116.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.254mm) Between Pad C28-2(144.78mm,119mm) on Top Layer And Via (146mm,120mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C8-2(144.5mm,101.72mm) on Top Layer And Via (143.22mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad Free-MH(193mm,29.5mm) on Multi-Layer And Track (195.967mm,25.757mm)(195.967mm,126.743mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad Free-MH(193mm,29.5mm) on Multi-Layer And Track (195.967mm,25.757mm)(195.967mm,126.743mm) on Top Solder [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad J1-A1_B12(33.075mm,67.69mm) on Top Layer And Pad J1-S1(32.5mm,68.81mm) on Multi-Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad J1-B1_A12(33.075mm,61.29mm) on Top Layer And Pad J1-S4(32.5mm,60.17mm) on Multi-Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-1(29.84mm,79.44mm) on Bottom Layer And Pad J2-2(30.24mm,78.34mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-2(30.24mm,78.34mm) on Bottom Layer And Pad J2-3(29.84mm,77.24mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-3(29.84mm,77.24mm) on Bottom Layer And Pad J2-4(29.64mm,76.14mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-4(29.64mm,76.14mm) on Bottom Layer And Pad J2-5(29.84mm,75.04mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-5(29.84mm,75.04mm) on Bottom Layer And Pad J2-6(29.64mm,73.94mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad J2-5(29.84mm,75.04mm) on Bottom Layer And Via (31.5mm,74.972mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-6(29.64mm,73.94mm) on Bottom Layer And Pad J2-7(29.84mm,72.84mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-7(29.84mm,72.84mm) on Bottom Layer And Pad J2-8(29.84mm,71.74mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad J2-9(40.925mm,73.94mm) on Bottom Layer And Pad J2-P1(40.7mm,72.55mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad J2-P3(26.55mm,84.1mm) on Bottom Layer And Track (25.371mm,82.939mm)(25.371mm,85.447mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad J2-P4(27.55mm,70.95mm) on Bottom Layer And Via (26.065mm,72.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad P22-1(164mm,89.5mm) on Multi-Layer And Via (162.5mm,87.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm] / [Bottom Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad P5-(188.9mm,117.46mm) on Multi-Layer And Via (189.077mm,114.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm] / [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad P5-4(180mm,117mm) on Multi-Layer And Via (179.077mm,114.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm] / [Bottom Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.254mm) Between Pad R21-2(144.78mm,121mm) on Top Layer And Via (146mm,120mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.254mm) Between Pad R6-2(136.28mm,101.5mm) on Top Layer And Via (137.5mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad U10-1(158.475mm,39.555mm) on Top Layer And Via (160.5mm,40mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-1(53.45mm,68.25mm) on Top Layer And Pad U1-S1(54.225mm,67.15mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad U1-14(61mm,71.5mm) on Top Layer And Via (59.157mm,71.841mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad U1-16(61mm,72mm) on Top Layer And Via (59.157mm,71.841mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad U12-1(129.475mm,39.555mm) on Top Layer And Via (131.5mm,39.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad U12-3(129.475mm,42.095mm) on Top Layer And Via (131.5mm,42mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.254mm) Between Pad U1-71(53.45mm,85.75mm) on Top Layer And Via (55.008mm,86.463mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-75(53.45mm,86.75mm) on Top Layer And Pad U1-S2(54.225mm,87.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-S2(54.225mm,87.85mm) on Top Layer And Via (54mm,89.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-1(139.065mm,101.75mm) on Top Layer And Pad U2-2(139.065mm,101.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-10(141.935mm,100.75mm) on Top Layer And Pad U2-11(141.935mm,101.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-10(141.935mm,100.75mm) on Top Layer And Pad U2-9(141.935mm,100.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U2-10(141.935mm,100.75mm) on Top Layer And Via (143.22mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-11(141.935mm,101.25mm) on Top Layer And Pad U2-12(141.935mm,101.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Pad U2-11(141.935mm,101.25mm) on Top Layer And Via (143.22mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-2(139.065mm,101.25mm) on Top Layer And Pad U2-3(139.065mm,100.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-3(139.065mm,100.75mm) on Top Layer And Pad U2-4(139.065mm,100.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-4(139.065mm,100.25mm) on Top Layer And Pad U2-5(139.065mm,99.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-5(139.065mm,99.75mm) on Top Layer And Pad U2-6(139.065mm,99.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-7(141.935mm,99.25mm) on Top Layer And Pad U2-8(141.935mm,99.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-8(141.935mm,99.75mm) on Top Layer And Pad U2-9(141.935mm,100.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Pad U2-8(141.935mm,99.75mm) on Top Layer And Via (143.22mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U2-9(141.935mm,100.25mm) on Top Layer And Via (143.22mm,100.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-1(119.065mm,120.25mm) on Top Layer And Pad U4-2(119.065mm,119.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-10(121.935mm,119.25mm) on Top Layer And Pad U4-11(121.935mm,119.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-10(121.935mm,119.25mm) on Top Layer And Pad U4-9(121.935mm,118.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-11(121.935mm,119.75mm) on Top Layer And Pad U4-12(121.935mm,120.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad U4-13(120.5mm,119mm) on Top Layer And Via (122mm,121.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-2(119.065mm,119.75mm) on Top Layer And Pad U4-3(119.065mm,119.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-3(119.065mm,119.25mm) on Top Layer And Pad U4-4(119.065mm,118.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-4(119.065mm,118.75mm) on Top Layer And Pad U4-5(119.065mm,118.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-5(119.065mm,118.25mm) on Top Layer And Pad U4-6(119.065mm,117.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-7(121.935mm,117.75mm) on Top Layer And Pad U4-8(121.935mm,118.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U4-8(121.935mm,118.25mm) on Top Layer And Pad U4-9(121.935mm,118.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-1(147.565mm,121.25mm) on Top Layer And Pad U6-2(147.565mm,120.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-10(150.435mm,120.25mm) on Top Layer And Pad U6-11(150.435mm,120.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-10(150.435mm,120.25mm) on Top Layer And Pad U6-9(150.435mm,119.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-11(150.435mm,120.75mm) on Top Layer And Pad U6-12(150.435mm,121.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-2(147.565mm,120.75mm) on Top Layer And Pad U6-3(147.565mm,120.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-3(147.565mm,120.25mm) on Top Layer And Pad U6-4(147.565mm,119.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-4(147.565mm,119.75mm) on Top Layer And Pad U6-5(147.565mm,119.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-5(147.565mm,119.25mm) on Top Layer And Pad U6-6(147.565mm,118.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-7(150.435mm,118.75mm) on Top Layer And Pad U6-8(150.435mm,119.25mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-8(150.435mm,119.25mm) on Top Layer And Pad U6-9(150.435mm,119.75mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,126.967mm)(195.967mm,126.743mm) on Bottom Solder And Track (196.5mm,25.223mm)(196.5mm,127.277mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,126.967mm)(195.967mm,126.743mm) on Bottom Solder And Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,126.967mm)(195.967mm,126.743mm) on Top Solder And Track (196.5mm,25.223mm)(196.5mm,127.277mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,126.967mm)(195.967mm,126.743mm) on Top Solder And Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,25.533mm)(195.967mm,25.757mm) on Bottom Solder And Track (196.5mm,25.223mm)(196.5mm,127.277mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,25.533mm)(195.967mm,25.757mm) on Bottom Solder And Track (25.223mm,25mm)(196.277mm,25mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,25.533mm)(195.967mm,25.757mm) on Top Solder And Track (196.5mm,25.223mm)(196.5mm,127.277mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.743mm,25.533mm)(195.967mm,25.757mm) on Top Solder And Track (25.223mm,25mm)(196.277mm,25mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.967mm,25.757mm)(195.967mm,126.743mm) on Bottom Solder And Track (196.5mm,25.223mm)(196.5mm,127.277mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (195.967mm,25.757mm)(195.967mm,126.743mm) on Top Solder And Track (196.5mm,25.223mm)(196.5mm,127.277mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Track (24.952mm,83.132mm)(24.952mm,127.229mm) on Bottom Solder And Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (24.952mm,83.132mm)(24.952mm,127.229mm) on Bottom Solder And Track (25.371mm,82.939mm)(25.371mm,85.447mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Track (24.952mm,83.132mm)(24.952mm,127.229mm) on Bottom Solder And Track (25.371mm,82.939mm)(25.533mm,82.777mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (24.952mm,83.132mm)(24.952mm,127.229mm) on Bottom Solder And Track (25.371mm,85.447mm)(25.533mm,85.609mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Track (24.952mm,83.132mm)(24.952mm,127.229mm) on Bottom Solder And Track (25.533mm,126.743mm)(25.757mm,126.967mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Track (24.952mm,83.132mm)(24.952mm,127.229mm) on Bottom Solder And Track (25.533mm,85.609mm)(25.533mm,126.743mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Track (24.952mm,83.132mm)(25mm,83.084mm) on Bottom Solder And Track (25.371mm,82.939mm)(25.371mm,85.447mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Track (24.952mm,83.132mm)(25mm,83.084mm) on Bottom Solder And Track (25.371mm,82.939mm)(25.533mm,82.777mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Track (24.952mm,83.132mm)(25mm,83.084mm) on Bottom Solder And Track (25.533mm,73.207mm)(25.533mm,82.777mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Bottom Solder And Track (25.533mm,126.743mm)(25.757mm,126.967mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Bottom Solder And Track (25.757mm,126.967mm)(195.743mm,126.967mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Top Solder And Track (25.533mm,126.743mm)(25.757mm,126.967mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,127.5mm)(196.277mm,127.5mm) on Top Solder And Track (25.757mm,126.967mm)(195.743mm,126.967mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,25mm)(196.277mm,25mm) on Bottom Solder And Track (25.533mm,25.757mm)(25.757mm,25.533mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,25mm)(196.277mm,25mm) on Bottom Solder And Track (25.757mm,25.533mm)(195.743mm,25.533mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,25mm)(196.277mm,25mm) on Top Solder And Track (25.533mm,25.757mm)(25.757mm,25.533mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.223mm,25mm)(196.277mm,25mm) on Top Solder And Track (25.757mm,25.533mm)(195.743mm,25.533mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Track (25.371mm,82.939mm)(25.371mm,85.447mm) on Bottom Solder And Track (25mm,70.223mm)(25mm,83.084mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Track (25.371mm,82.939mm)(25.533mm,82.777mm) on Bottom Solder And Track (25mm,70.223mm)(25mm,83.084mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,126.743mm)(25.757mm,126.967mm) on Top Solder And Track (25mm,69.78mm)(25mm,127.277mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,25.757mm)(25.533mm,69mm) on Bottom Solder And Track (25mm,68mm)(25mm,25.223mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,25.757mm)(25.533mm,69mm) on Top Solder And Track (25mm,68mm)(25mm,25.223mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,25.757mm)(25.757mm,25.533mm) on Bottom Solder And Track (25mm,68mm)(25mm,25.223mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,25.757mm)(25.757mm,25.533mm) on Top Solder And Track (25mm,68mm)(25mm,25.223mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,73.207mm)(25.533mm,126.743mm) on Top Solder And Track (25mm,69.78mm)(25mm,127.277mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,73.207mm)(25.533mm,82.777mm) on Bottom Solder And Track (25mm,70.223mm)(25mm,83.084mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,73.207mm)(26mm,72.741mm) on Bottom Solder And Track (25mm,70.223mm)(25mm,83.084mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Track (25.533mm,73.207mm)(26mm,72.741mm) on Top Solder And Track (25mm,69.78mm)(25mm,127.277mm) on Top Solder [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Track (25mm,69.78mm)(25mm,127.277mm) on Top Solder And Via (26.065mm,72.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Track (25mm,70.223mm)(25mm,83.084mm) on Bottom Solder And Via (25.092mm,69.688mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Track (25mm,70.223mm)(25mm,83.084mm) on Bottom Solder And Via (26.065mm,72.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (25.092mm,69.688mm) from Top Layer to Bottom Layer And Via (25.533mm,69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm] / [Bottom Solder] Mask Sliver [0.212mm]
Rule Violations :112

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad C3-1(140.5mm,84.22mm) on Top Layer And Text "C3" (142.762mm,83.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad C3-2(140.5mm,85.78mm) on Top Layer And Text "C3" (142.762mm,83.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C6-1(35mm,59.82mm) on Top Layer And Text "C6" (35.73mm,59.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad Free-4(152.5mm,91.5mm) on Top Layer And Track (153.5mm,88.5mm)(153.5mm,106.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad Free-4(35.5mm,70.5mm) on Top Layer And Track (25.5mm,71.5mm)(43mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-4(39.5mm,96.5mm) on Top Layer And Text "MCU_RGBR" (30.754mm,95.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-4(66.5mm,96.5mm) on Top Layer And Text "MCU_RGBG" (57.754mm,95.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-4(94mm,96.5mm) on Top Layer And Text "MCU_RGBB" (85.254mm,95.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-MH(193mm,29.5mm) on Multi-Layer And Track (192.5mm,25.5mm)(192.5mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-P3(26.55mm,84.1mm) on Bottom Layer And Track (27.8mm,84.5mm)(41.1mm,84.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J2-P4(27.55mm,70.95mm) on Bottom Layer And Track (26.9mm,72mm)(26.9mm,82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-4(129.035mm,33.625mm) on Multi-Layer And Text "3V3 General" (126.961mm,32.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P10-1(169.84mm,29mm) on Multi-Layer And Track (166mm,27.725mm)(179.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-1(169.84mm,29mm) on Multi-Layer And Track (168.57mm,27.73mm)(168.57mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-1(169.84mm,29mm) on Multi-Layer And Track (168.57mm,27.73mm)(176.19mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-1(169.84mm,29mm) on Multi-Layer And Track (168.57mm,30.27mm)(176.19mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P10-2(172.38mm,29mm) on Multi-Layer And Track (166mm,27.725mm)(179.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-2(172.38mm,29mm) on Multi-Layer And Track (168.57mm,27.73mm)(176.19mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-2(172.38mm,29mm) on Multi-Layer And Track (168.57mm,30.27mm)(176.19mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P10-3(174.92mm,29mm) on Multi-Layer And Track (166mm,27.725mm)(179.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-3(174.92mm,29mm) on Multi-Layer And Track (168.57mm,27.73mm)(176.19mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-3(174.92mm,29mm) on Multi-Layer And Track (168.57mm,30.27mm)(176.19mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P10-3(174.92mm,29mm) on Multi-Layer And Track (176.19mm,27.73mm)(176.19mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad P1-1(184.5mm,96mm) on Multi-Layer And Text "Batt GND" (181.5mm,97.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-1(184.5mm,96mm) on Multi-Layer And Track (186mm,95mm)(187.5mm,95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-1(184.5mm,96mm) on Multi-Layer And Track (186mm,97mm)(187.5mm,97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P11-1(110.92mm,29mm) on Multi-Layer And Track (107mm,27.725mm)(120.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-1(110.92mm,29mm) on Multi-Layer And Track (109.65mm,27.73mm)(109.65mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-1(110.92mm,29mm) on Multi-Layer And Track (109.65mm,27.73mm)(117.27mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-1(110.92mm,29mm) on Multi-Layer And Track (109.65mm,30.27mm)(117.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P11-2(113.46mm,29mm) on Multi-Layer And Track (107mm,27.725mm)(120.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-2(113.46mm,29mm) on Multi-Layer And Track (109.65mm,27.73mm)(117.27mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-2(113.46mm,29mm) on Multi-Layer And Track (109.65mm,30.27mm)(117.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P11-3(116mm,29mm) on Multi-Layer And Track (107mm,27.725mm)(120.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-3(116mm,29mm) on Multi-Layer And Track (109.65mm,27.73mm)(117.27mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-3(116mm,29mm) on Multi-Layer And Track (109.65mm,30.27mm)(117.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P11-3(116mm,29mm) on Multi-Layer And Track (117.27mm,27.73mm)(117.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-2(184.5mm,91mm) on Multi-Layer And Track (185.5mm,90mm)(187.5mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-2(184.5mm,91mm) on Multi-Layer And Track (185.5mm,92mm)(187.5mm,92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad P12-1(110.92mm,46.78mm) on Multi-Layer And Track (107mm,48.045mm)(120.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-1(110.92mm,46.78mm) on Multi-Layer And Track (109.65mm,45.51mm)(109.65mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-1(110.92mm,46.78mm) on Multi-Layer And Track (109.65mm,45.51mm)(117.27mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-1(110.92mm,46.78mm) on Multi-Layer And Track (109.65mm,48.05mm)(117.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P12-2(113.46mm,46.78mm) on Multi-Layer And Track (107mm,48.045mm)(120.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-2(113.46mm,46.78mm) on Multi-Layer And Track (109.65mm,45.51mm)(117.27mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-2(113.46mm,46.78mm) on Multi-Layer And Track (109.65mm,48.05mm)(117.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P12-3(116mm,46.78mm) on Multi-Layer And Track (107mm,48.045mm)(120.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-3(116mm,46.78mm) on Multi-Layer And Track (109.65mm,45.51mm)(117.27mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-3(116mm,46.78mm) on Multi-Layer And Track (109.65mm,48.05mm)(117.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P12-3(116mm,46.78mm) on Multi-Layer And Track (117.27mm,45.51mm)(117.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P13-1(80.92mm,29mm) on Multi-Layer And Track (77mm,27.725mm)(90.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-1(80.92mm,29mm) on Multi-Layer And Track (79.65mm,27.73mm)(79.65mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-1(80.92mm,29mm) on Multi-Layer And Track (79.65mm,27.73mm)(87.27mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-1(80.92mm,29mm) on Multi-Layer And Track (79.65mm,30.27mm)(87.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P13-2(83.46mm,29mm) on Multi-Layer And Track (77mm,27.725mm)(90.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-2(83.46mm,29mm) on Multi-Layer And Track (79.65mm,27.73mm)(87.27mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-2(83.46mm,29mm) on Multi-Layer And Track (79.65mm,30.27mm)(87.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P13-3(86mm,29mm) on Multi-Layer And Track (77mm,27.725mm)(90.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-3(86mm,29mm) on Multi-Layer And Track (79.65mm,27.73mm)(87.27mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-3(86mm,29mm) on Multi-Layer And Track (79.65mm,30.27mm)(87.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P13-3(86mm,29mm) on Multi-Layer And Track (87.27mm,27.73mm)(87.27mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad P14-1(80.92mm,46.78mm) on Multi-Layer And Track (77mm,48.045mm)(90.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-1(80.92mm,46.78mm) on Multi-Layer And Track (79.65mm,45.51mm)(79.65mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-1(80.92mm,46.78mm) on Multi-Layer And Track (79.65mm,45.51mm)(87.27mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-1(80.92mm,46.78mm) on Multi-Layer And Track (79.65mm,48.05mm)(87.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P14-2(83.46mm,46.78mm) on Multi-Layer And Track (77mm,48.045mm)(90.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-2(83.46mm,46.78mm) on Multi-Layer And Track (79.65mm,45.51mm)(87.27mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-2(83.46mm,46.78mm) on Multi-Layer And Track (79.65mm,48.05mm)(87.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P14-3(86mm,46.78mm) on Multi-Layer And Track (77mm,48.045mm)(90.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-3(86mm,46.78mm) on Multi-Layer And Track (79.65mm,45.51mm)(87.27mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-3(86mm,46.78mm) on Multi-Layer And Track (79.65mm,48.05mm)(87.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P14-3(86mm,46.78mm) on Multi-Layer And Track (87.27mm,45.51mm)(87.27mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P15-1(49.667mm,29mm) on Multi-Layer And Track (46mm,27.725mm)(59.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-1(49.667mm,29mm) on Multi-Layer And Track (48.397mm,27.73mm)(48.397mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-1(49.667mm,29mm) on Multi-Layer And Track (48.397mm,27.73mm)(56.017mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-1(49.667mm,29mm) on Multi-Layer And Track (48.397mm,30.27mm)(56.017mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P15-2(52.207mm,29mm) on Multi-Layer And Track (46mm,27.725mm)(59.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-2(52.207mm,29mm) on Multi-Layer And Track (48.397mm,27.73mm)(56.017mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-2(52.207mm,29mm) on Multi-Layer And Track (48.397mm,30.27mm)(56.017mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P15-3(54.747mm,29mm) on Multi-Layer And Track (46mm,27.725mm)(59.97mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-3(54.747mm,29mm) on Multi-Layer And Track (48.397mm,27.73mm)(56.017mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-3(54.747mm,29mm) on Multi-Layer And Track (48.397mm,30.27mm)(56.017mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P15-3(54.747mm,29mm) on Multi-Layer And Track (56.017mm,27.73mm)(56.017mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad P16-1(49.667mm,46.78mm) on Multi-Layer And Track (46mm,48.045mm)(59.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-1(49.667mm,46.78mm) on Multi-Layer And Track (48.397mm,45.51mm)(48.397mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-1(49.667mm,46.78mm) on Multi-Layer And Track (48.397mm,45.51mm)(56.017mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-1(49.667mm,46.78mm) on Multi-Layer And Track (48.397mm,48.05mm)(56.017mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P16-2(52.207mm,46.78mm) on Multi-Layer And Track (46mm,48.045mm)(59.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-2(52.207mm,46.78mm) on Multi-Layer And Track (48.397mm,45.51mm)(56.017mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-2(52.207mm,46.78mm) on Multi-Layer And Track (48.397mm,48.05mm)(56.017mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P16-3(54.747mm,46.78mm) on Multi-Layer And Track (46mm,48.045mm)(59.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-3(54.747mm,46.78mm) on Multi-Layer And Track (48.397mm,45.51mm)(56.017mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-3(54.747mm,46.78mm) on Multi-Layer And Track (48.397mm,48.05mm)(56.017mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P16-3(54.747mm,46.78mm) on Multi-Layer And Track (56.017mm,45.51mm)(56.017mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P17-1(149.5mm,72.5mm) on Multi-Layer And Track (148.23mm,71.23mm)(148.23mm,76.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P17-1(149.5mm,72.5mm) on Multi-Layer And Track (148.23mm,71.23mm)(150.77mm,71.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P17-1(149.5mm,72.5mm) on Multi-Layer And Track (150.77mm,71.23mm)(150.77mm,76.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P17-2(149.5mm,75.04mm) on Multi-Layer And Track (148.23mm,71.23mm)(148.23mm,76.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P17-2(149.5mm,75.04mm) on Multi-Layer And Track (148.23mm,76.31mm)(150.77mm,76.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P17-2(149.5mm,75.04mm) on Multi-Layer And Track (150.77mm,71.23mm)(150.77mm,76.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P18-1(153mm,81.96mm) on Multi-Layer And Track (151.73mm,80.69mm)(151.73mm,85.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P18-1(153mm,81.96mm) on Multi-Layer And Track (151.73mm,80.69mm)(154.27mm,80.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P18-1(153mm,81.96mm) on Multi-Layer And Track (154.27mm,80.69mm)(154.27mm,85.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P18-2(153mm,84.5mm) on Multi-Layer And Track (151.73mm,80.69mm)(151.73mm,85.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P18-2(153mm,84.5mm) on Multi-Layer And Track (151.73mm,85.77mm)(154.27mm,85.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P18-2(153mm,84.5mm) on Multi-Layer And Track (154.27mm,80.69mm)(154.27mm,85.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-1(46.12mm,84.92mm) on Multi-Layer And Track (42.31mm,83.65mm)(47.39mm,83.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-1(46.12mm,84.92mm) on Multi-Layer And Track (47.39mm,83.65mm)(47.39mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-2(43.58mm,84.92mm) on Multi-Layer And Track (42.31mm,83.65mm)(42.31mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-2(43.58mm,84.92mm) on Multi-Layer And Track (42.31mm,83.65mm)(47.39mm,83.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-3(46.12mm,87.46mm) on Multi-Layer And Track (47.39mm,83.65mm)(47.39mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-4(43.58mm,87.46mm) on Multi-Layer And Track (42.31mm,83.65mm)(42.31mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-5(46.12mm,90mm) on Multi-Layer And Track (47.39mm,83.65mm)(47.39mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-6(43.58mm,90mm) on Multi-Layer And Track (42.31mm,83.65mm)(42.31mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-7(46.12mm,92.54mm) on Multi-Layer And Track (42.31mm,93.81mm)(47.39mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-7(46.12mm,92.54mm) on Multi-Layer And Track (47.39mm,83.65mm)(47.39mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-8(43.58mm,92.54mm) on Multi-Layer And Track (42.31mm,83.65mm)(42.31mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P19-8(43.58mm,92.54mm) on Multi-Layer And Track (42.31mm,93.81mm)(47.39mm,93.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P20-1(126.54mm,90.5mm) on Multi-Layer And Track (122.73mm,89.23mm)(127.81mm,89.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P20-1(126.54mm,90.5mm) on Multi-Layer And Track (122.73mm,91.77mm)(127.81mm,91.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P20-1(126.54mm,90.5mm) on Multi-Layer And Track (127.81mm,89.23mm)(127.81mm,91.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P20-2(124mm,90.5mm) on Multi-Layer And Track (122.73mm,89.23mm)(122.73mm,91.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P20-2(124mm,90.5mm) on Multi-Layer And Track (122.73mm,89.23mm)(127.81mm,89.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P20-2(124mm,90.5mm) on Multi-Layer And Track (122.73mm,91.77mm)(127.81mm,91.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P21-1(39.5mm,51.389mm) on Multi-Layer And Track (38.23mm,47.579mm)(38.23mm,52.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P21-1(39.5mm,51.389mm) on Multi-Layer And Track (38.23mm,52.659mm)(40.77mm,52.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P21-1(39.5mm,51.389mm) on Multi-Layer And Track (40.77mm,47.579mm)(40.77mm,52.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P21-2(39.5mm,48.849mm) on Multi-Layer And Track (38.23mm,47.579mm)(38.23mm,52.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P21-2(39.5mm,48.849mm) on Multi-Layer And Track (38.23mm,47.579mm)(40.77mm,47.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P21-2(39.5mm,48.849mm) on Multi-Layer And Track (40.77mm,47.579mm)(40.77mm,52.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P22-1(164mm,89.5mm) on Multi-Layer And Track (162.73mm,88.23mm)(162.73mm,93.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P22-1(164mm,89.5mm) on Multi-Layer And Track (162.73mm,88.23mm)(165.27mm,88.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P22-1(164mm,89.5mm) on Multi-Layer And Track (165.27mm,88.23mm)(165.27mm,93.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P22-2(164mm,92.04mm) on Multi-Layer And Track (162.73mm,88.23mm)(162.73mm,93.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P22-2(164mm,92.04mm) on Multi-Layer And Track (162.73mm,93.31mm)(165.27mm,93.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P22-2(164mm,92.04mm) on Multi-Layer And Track (165.27mm,88.23mm)(165.27mm,93.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P23-1(150mm,64.5mm) on Multi-Layer And Track (146.19mm,63.23mm)(151.27mm,63.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P23-1(150mm,64.5mm) on Multi-Layer And Track (146.19mm,65.77mm)(151.27mm,65.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P23-1(150mm,64.5mm) on Multi-Layer And Track (151.27mm,63.23mm)(151.27mm,65.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P23-2(147.46mm,64.5mm) on Multi-Layer And Track (146.19mm,63.23mm)(146.19mm,65.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P23-2(147.46mm,64.5mm) on Multi-Layer And Track (146.19mm,63.23mm)(151.27mm,63.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P23-2(147.46mm,64.5mm) on Multi-Layer And Track (146.19mm,65.77mm)(151.27mm,65.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-1(33.42mm,87.46mm) on Multi-Layer And Track (32.15mm,86.19mm)(32.15mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-1(33.42mm,87.46mm) on Multi-Layer And Track (32.15mm,86.19mm)(39.77mm,86.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-2(33.42mm,90mm) on Multi-Layer And Track (32.15mm,86.19mm)(32.15mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-2(33.42mm,90mm) on Multi-Layer And Track (32.15mm,91.27mm)(39.77mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-3(35.96mm,87.46mm) on Multi-Layer And Track (32.15mm,86.19mm)(39.77mm,86.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-3(35.96mm,87.46mm) on Multi-Layer And Track (34.902mm,86.19mm)(39.77mm,86.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-4(35.96mm,90mm) on Multi-Layer And Track (32.15mm,91.27mm)(39.77mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-5(38.5mm,87.46mm) on Multi-Layer And Track (32.15mm,86.19mm)(39.77mm,86.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-5(38.5mm,87.46mm) on Multi-Layer And Track (34.902mm,86.19mm)(39.77mm,86.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-5(38.5mm,87.46mm) on Multi-Layer And Track (39.77mm,86.19mm)(39.77mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-6(38.5mm,90mm) on Multi-Layer And Track (32.15mm,91.27mm)(39.77mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P24-6(38.5mm,90mm) on Multi-Layer And Track (39.77mm,86.19mm)(39.77mm,91.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-1(184.5mm,75.5mm) on Multi-Layer And Track (186mm,74.5mm)(187.5mm,74.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-1(184.5mm,75.5mm) on Multi-Layer And Track (186mm,76.5mm)(187.5mm,76.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-2(184.5mm,70.5mm) on Multi-Layer And Track (185.5mm,69.5mm)(187.5mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-2(184.5mm,70.5mm) on Multi-Layer And Track (185.5mm,71.5mm)(187.5mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P7-1(140.76mm,29mm) on Multi-Layer And Track (136.402mm,27.725mm)(150.372mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-1(140.76mm,29mm) on Multi-Layer And Track (139.49mm,27.73mm)(139.49mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-1(140.76mm,29mm) on Multi-Layer And Track (139.49mm,27.73mm)(147.11mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-1(140.76mm,29mm) on Multi-Layer And Track (139.49mm,30.27mm)(147.11mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P7-2(143.3mm,29mm) on Multi-Layer And Track (136.402mm,27.725mm)(150.372mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-2(143.3mm,29mm) on Multi-Layer And Track (139.49mm,27.73mm)(147.11mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-2(143.3mm,29mm) on Multi-Layer And Track (139.49mm,30.27mm)(147.11mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P7-3(145.84mm,29mm) on Multi-Layer And Track (136.402mm,27.725mm)(150.372mm,27.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-3(145.84mm,29mm) on Multi-Layer And Track (139.49mm,27.73mm)(147.11mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-3(145.84mm,29mm) on Multi-Layer And Track (139.49mm,30.27mm)(147.11mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P7-3(145.84mm,29mm) on Multi-Layer And Track (147.11mm,27.73mm)(147.11mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad P8-1(169.84mm,46.78mm) on Multi-Layer And Track (166mm,48.045mm)(179.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-1(169.84mm,46.78mm) on Multi-Layer And Track (168.57mm,45.51mm)(168.57mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-1(169.84mm,46.78mm) on Multi-Layer And Track (168.57mm,45.51mm)(176.19mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-1(169.84mm,46.78mm) on Multi-Layer And Track (168.57mm,48.05mm)(176.19mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P8-2(172.38mm,46.78mm) on Multi-Layer And Track (166mm,48.045mm)(179.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-2(172.38mm,46.78mm) on Multi-Layer And Track (168.57mm,45.51mm)(176.19mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-2(172.38mm,46.78mm) on Multi-Layer And Track (168.57mm,48.05mm)(176.19mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P8-3(174.92mm,46.78mm) on Multi-Layer And Track (166mm,48.045mm)(179.97mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-3(174.92mm,46.78mm) on Multi-Layer And Track (168.57mm,45.51mm)(176.19mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-3(174.92mm,46.78mm) on Multi-Layer And Track (168.57mm,48.05mm)(176.19mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P8-3(174.92mm,46.78mm) on Multi-Layer And Track (176.19mm,45.51mm)(176.19mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad P9-1(140.76mm,46.78mm) on Multi-Layer And Track (136.402mm,48.045mm)(150.372mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-1(140.76mm,46.78mm) on Multi-Layer And Track (139.49mm,45.51mm)(139.49mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-1(140.76mm,46.78mm) on Multi-Layer And Track (139.49mm,45.51mm)(147.11mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-1(140.76mm,46.78mm) on Multi-Layer And Track (139.49mm,48.05mm)(147.11mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P9-2(143.3mm,46.78mm) on Multi-Layer And Track (136.402mm,48.045mm)(150.372mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-2(143.3mm,46.78mm) on Multi-Layer And Track (139.49mm,45.51mm)(147.11mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-2(143.3mm,46.78mm) on Multi-Layer And Track (139.49mm,48.05mm)(147.11mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad P9-3(145.84mm,46.78mm) on Multi-Layer And Track (136.402mm,48.045mm)(150.372mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-3(145.84mm,46.78mm) on Multi-Layer And Track (139.49mm,45.51mm)(147.11mm,45.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-3(145.84mm,46.78mm) on Multi-Layer And Track (139.49mm,48.05mm)(147.11mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad P9-3(145.84mm,46.78mm) on Multi-Layer And Track (147.11mm,45.51mm)(147.11mm,48.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad Q1-1(175.95mm,62mm) on Top Layer And Text "Q1" (174.484mm,65.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R13-1(156.22mm,69mm) on Top Layer And Text "R13" (156.096mm,69.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R13-2(157.78mm,69mm) on Top Layer And Text "R13" (156.096mm,69.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-1(180.66mm,77mm) on Top Layer And Track (174.85mm,75.135mm)(181.15mm,75.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-1(180.66mm,77mm) on Top Layer And Track (174.85mm,78.865mm)(181.15mm,78.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-2(175.34mm,77mm) on Top Layer And Track (174.85mm,75.135mm)(181.15mm,75.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-2(175.34mm,77mm) on Top Layer And Track (174.85mm,78.865mm)(181.15mm,78.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R3-1(37mm,67.38mm) on Top Layer And Text "R3" (37.73mm,65.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R3-2(37mm,65.82mm) on Top Layer And Text "R3" (37.73mm,65.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R4-1(37mm,61.82mm) on Top Layer And Text "R4" (37.73mm,61.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R4-2(37mm,63.38mm) on Top Layer And Text "R4" (37.73mm,61.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-1(180.66mm,90.5mm) on Top Layer And Track (174.85mm,88.635mm)(181.15mm,88.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-1(180.66mm,90.5mm) on Top Layer And Track (174.85mm,92.365mm)(181.15mm,92.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-2(175.34mm,90.5mm) on Top Layer And Track (174.85mm,88.635mm)(181.15mm,88.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-2(175.34mm,90.5mm) on Top Layer And Track (174.85mm,92.365mm)(181.15mm,92.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(26.5mm,45mm) on Top Layer And Track (26.7mm,41.2mm)(26.7mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S1-1(26.5mm,45mm) on Top Layer And Track (26.7mm,45.8mm)(31.3mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S1-1(31.5mm,45mm) on Top Layer And Track (26.7mm,45.8mm)(31.3mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(31.5mm,45mm) on Top Layer And Track (31.3mm,41.2mm)(31.3mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(26.5mm,42mm) on Top Layer And Track (26.7mm,41.2mm)(26.7mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S1-2(26.5mm,42mm) on Top Layer And Track (26.7mm,41.2mm)(31.3mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S1-2(31.5mm,42mm) on Top Layer And Track (26.7mm,41.2mm)(31.3mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(31.5mm,42mm) on Top Layer And Track (31.3mm,41.2mm)(31.3mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(26.5mm,37.4mm) on Top Layer And Track (26.7mm,33.6mm)(26.7mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S2-1(26.5mm,37.4mm) on Top Layer And Track (26.7mm,38.2mm)(31.3mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(31.5mm,37.4mm) on Top Layer And Text "S2" (31.73mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S2-1(31.5mm,37.4mm) on Top Layer And Track (26.7mm,38.2mm)(31.3mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(31.5mm,37.4mm) on Top Layer And Track (31.3mm,33.6mm)(31.3mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(26.5mm,34.4mm) on Top Layer And Track (26.7mm,33.6mm)(26.7mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S2-2(26.5mm,34.4mm) on Top Layer And Track (26.7mm,33.6mm)(31.3mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(31.5mm,34.4mm) on Top Layer And Text "C5" (31.73mm,33.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad S2-2(31.5mm,34.4mm) on Top Layer And Track (26.7mm,33.6mm)(31.3mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(31.5mm,34.4mm) on Top Layer And Track (31.3mm,33.6mm)(31.3mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U11-1(159.84mm,55mm) on Multi-Layer And Track (149.84mm,56mm)(161.84mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U11-2(157.3mm,55mm) on Multi-Layer And Track (149.84mm,56mm)(161.84mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U11-3(154.76mm,55mm) on Multi-Layer And Track (149.84mm,56mm)(161.84mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U11-4(152.22mm,55mm) on Multi-Layer And Track (149.84mm,56mm)(161.84mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U13-1(130.46mm,55mm) on Multi-Layer And Track (120.46mm,56mm)(132.46mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U13-2(127.92mm,55mm) on Multi-Layer And Track (120.46mm,56mm)(132.46mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U13-3(125.38mm,55mm) on Multi-Layer And Track (120.46mm,56mm)(132.46mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U13-4(122.84mm,55mm) on Multi-Layer And Track (120.46mm,56mm)(132.46mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U15-1(100.46mm,55.22mm) on Multi-Layer And Track (90.46mm,56.22mm)(102.46mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U15-2(97.92mm,55.22mm) on Multi-Layer And Track (90.46mm,56.22mm)(102.46mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U15-3(95.38mm,55.22mm) on Multi-Layer And Track (90.46mm,56.22mm)(102.46mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U15-4(92.84mm,55.22mm) on Multi-Layer And Track (90.46mm,56.22mm)(102.46mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U17-1(69.747mm,55.357mm) on Multi-Layer And Track (59.747mm,56.357mm)(71.747mm,56.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U17-2(67.207mm,55.357mm) on Multi-Layer And Track (59.747mm,56.357mm)(71.747mm,56.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U17-3(64.667mm,55.357mm) on Multi-Layer And Track (59.747mm,56.357mm)(71.747mm,56.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U17-4(62.127mm,55.357mm) on Multi-Layer And Track (59.747mm,56.357mm)(71.747mm,56.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U1-S2(54.225mm,87.85mm) on Top Layer And Text "U1" (55.484mm,88.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U7-1(42.35mm,103.72mm) on Top Layer And Track (42.7mm,104.374mm)(42.7mm,104.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U7-3(42.35mm,100.72mm) on Top Layer And Track (42.7mm,99.92mm)(42.7mm,100.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U7-4(45.65mm,100.72mm) on Top Layer And Track (45.3mm,99.92mm)(45.3mm,100.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U7-5(45.65mm,103.72mm) on Top Layer And Track (45.3mm,104.374mm)(45.3mm,104.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U8-1(69.35mm,104.72mm) on Top Layer And Track (69.7mm,105.374mm)(69.7mm,105.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U8-3(69.35mm,101.72mm) on Top Layer And Track (69.7mm,100.92mm)(69.7mm,101.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U8-4(72.65mm,101.72mm) on Top Layer And Track (72.3mm,100.92mm)(72.3mm,101.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U8-5(72.65mm,104.72mm) on Top Layer And Track (72.3mm,105.374mm)(72.3mm,105.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U9-1(96.35mm,104.72mm) on Top Layer And Track (96.7mm,105.374mm)(96.7mm,105.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U9-3(96.35mm,101.72mm) on Top Layer And Track (96.7mm,100.92mm)(96.7mm,101.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U9-4(99.65mm,101.72mm) on Top Layer And Track (99.3mm,100.92mm)(99.3mm,101.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U9-5(99.65mm,104.72mm) on Top Layer And Track (99.3mm,105.374mm)(99.3mm,105.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :253

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Arc (130.7mm,120.2mm) on Top Overlay And Text "C21" (130.262mm,116.223mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (130.7mm,120.2mm) on Top Overlay And Text "C22" (132.262mm,115.969mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3V3" (150.754mm,92.754mm) on Top Overlay And Track (153.5mm,88.5mm)(153.5mm,106.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "3V3" (32mm,83.359mm) on Top Overlay And Track (32.15mm,86.19mm)(39.77mm,86.19mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "3V3" (46mm,75.359mm) on Top Overlay And Text "A4" (46mm,77.359mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "A4" (46mm,77.359mm) on Top Overlay And Text "A5" (46mm,79.359mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "A5" (46mm,79.359mm) on Top Overlay And Text "A7" (46mm,81.359mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "A7" (46mm,81.359mm) on Top Overlay And Track (42.31mm,83.65mm)(47.39mm,83.65mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADC1" (144.754mm,74.254mm) on Top Overlay And Track (148.23mm,71.23mm)(148.23mm,76.31mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "ADC2" (147.754mm,81.254mm) on Top Overlay And Track (151.73mm,80.69mm)(151.73mm,85.77mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "ADC3" (147.754mm,83.754mm) on Top Overlay And Track (151.73mm,80.69mm)(151.73mm,85.77mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "Batt GND" (181.107mm,64.18mm) on Top Overlay And Track (187.5mm,68mm)(187.5mm,78mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "Batt GND" (181.107mm,64.18mm) on Top Overlay And Track (187.5mm,68mm)(196.5mm,68mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Batt VCC" (182mm,85mm) on Top Overlay And Track (187.5mm,88.5mm)(187.5mm,98.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Batt VCC" (182mm,85mm) on Top Overlay And Track (187.5mm,88.5mm)(196.5mm,88.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C10" (129.596mm,96.738mm) on Top Overlay And Text "C11" (129.85mm,94.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C10" (129.596mm,96.738mm) on Top Overlay And Text "C12" (129.596mm,98.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C12" (129.596mm,98.738mm) on Top Overlay And Text "R6" (130.23mm,100.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C13" (152.262mm,96.596mm) on Top Overlay And Text "C14" (150.262mm,96.596mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C16" (123.262mm,121.096mm) on Top Overlay And Text "R10" (121.262mm,121.096mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (123.262mm,121.096mm) on Top Overlay And Track (119mm,121mm)(122mm,121mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C17" (118.596mm,112.238mm) on Top Overlay And Text "L2" (119.23mm,110.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C18" (109.596mm,116.238mm) on Top Overlay And Text "C19" (109.596mm,114.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C18" (109.596mm,116.238mm) on Top Overlay And Text "R15" (109.596mm,118.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C20" (109.469mm,120.238mm) on Top Overlay And Text "R15" (109.596mm,118.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C20" (109.469mm,120.238mm) on Top Overlay And Text "R16" (109.596mm,122.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C21" (130.262mm,116.223mm) on Top Overlay And Text "C22" (132.262mm,115.969mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C24" (160.762mm,120.969mm) on Top Overlay And Text "R19" (158.762mm,121.096mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C25" (146.969mm,112.238mm) on Top Overlay And Text "L3" (147.73mm,110.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C26" (137.969mm,114.238mm) on Top Overlay And Text "C27" (137.969mm,116.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C27" (137.969mm,116.238mm) on Top Overlay And Text "C28" (137.969mm,118.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C28" (137.969mm,118.238mm) on Top Overlay And Text "R21" (138.223mm,120.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C29" (158.762mm,115.969mm) on Top Overlay And Text "C30" (160.762mm,115.969mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "C33" (103.969mm,106.238mm) on Top Overlay And Track (108.5mm,95mm)(108.5mm,126mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "C4" (29.73mm,46.238mm) on Top Overlay And Track (26.7mm,45.8mm)(31.3mm,45.8mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C5" (31.73mm,33.738mm) on Top Overlay And Text "S2" (31.73mm,35.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "C5" (31.73mm,33.738mm) on Top Overlay And Track (31.3mm,33.6mm)(31.3mm,38.2mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C8" (149.262mm,101.23mm) on Top Overlay And Text "R5" (151.262mm,101.23mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C9" (139.23mm,92.738mm) on Top Overlay And Text "L1" (139.484mm,90.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CS" (36mm,91.359mm) on Top Overlay And Track (32.15mm,91.27mm)(39.77mm,91.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.254mm) Between Text "D22" (145.254mm,71.754mm) on Top Overlay And Track (148.23mm,71.23mm)(148.23mm,76.31mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "D3" (42.5mm,74.859mm) on Top Overlay And Text "PWM2" (42.5mm,76.859mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (38.5mm,91.359mm) on Top Overlay And Track (32.15mm,91.27mm)(39.77mm,91.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "GND" (42.5mm,80.859mm) on Top Overlay And Text "PWM3" (42.5mm,78.859mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "GND" (42.5mm,80.859mm) on Top Overlay And Track (42.31mm,83.65mm)(47.39mm,83.65mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J7" (64.57mm,35.238mm) on Top Overlay And Track (64.772mm,35.057mm)(66.722mm,35.057mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "MISO" (36.5mm,82.859mm) on Top Overlay And Track (32.15mm,86.19mm)(39.77mm,86.19mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "MISO" (36.5mm,82.859mm) on Top Overlay And Track (34.902mm,86.19mm)(39.77mm,86.19mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "MOSI" (34mm,82.859mm) on Top Overlay And Track (32.15mm,86.19mm)(39.77mm,86.19mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "MOSI" (34mm,82.859mm) on Top Overlay And Track (34.902mm,86.19mm)(39.77mm,86.19mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "P1" (187.784mm,98.738mm) on Top Overlay And Track (187.5mm,88.5mm)(187.5mm,98.5mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P1" (187.784mm,98.738mm) on Top Overlay And Track (187.5mm,98.5mm)(196.5mm,98.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "P10" (178.602mm,28.096mm) on Top Overlay And Track (166mm,27.725mm)(179.97mm,27.725mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P12" (119.602mm,44.096mm) on Top Overlay And Track (107mm,48.045mm)(120.97mm,48.045mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "P13" (89.602mm,28.096mm) on Top Overlay And Track (77mm,27.725mm)(90.97mm,27.725mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P14" (89.602mm,44.096mm) on Top Overlay And Track (77mm,48.045mm)(90.97mm,48.045mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "P15" (58.602mm,28.096mm) on Top Overlay And Track (46mm,27.725mm)(59.97mm,27.725mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P16" (58.602mm,44.096mm) on Top Overlay And Track (46mm,48.045mm)(59.97mm,48.045mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "P2" (157.73mm,87.238mm) on Top Overlay And Track (157.55mm,89mm)(157.55mm,95.007mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.048mm < 0.254mm) Between Text "P2" (157.73mm,87.238mm) on Top Overlay And Track (157.55mm,89mm)(162.25mm,89mm) on Top Overlay Silk Text to Silk Clearance [0.048mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P3" (188.53mm,78.238mm) on Top Overlay And Track (187.5mm,78mm)(196.5mm,78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "P6" (45.08mm,124.118mm) on Top Overlay And Track (26mm,126mm)(108.5mm,126mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.254mm) Between Text "P6" (45.08mm,124.118mm) on Top Overlay And Track (47.84mm,118.19mm)(47.84mm,125.81mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "P6" (45.08mm,124.118mm) on Top Overlay And Track (47.84mm,125.81mm)(74.51mm,125.81mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "PWM2" (42.5mm,76.859mm) on Top Overlay And Text "PWM3" (42.5mm,78.859mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q2" (128.23mm,124.238mm) on Top Overlay And Track (108.5mm,126mm)(133.5mm,126mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "R10" (121.262mm,121.096mm) on Top Overlay And Text "U4" (119.262mm,121.73mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (121.262mm,121.096mm) on Top Overlay And Track (119mm,121mm)(122mm,121mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "R18" (176.096mm,79.238mm) on Top Overlay And Track (174.85mm,78.865mm)(181.15mm,78.865mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R21" (138.223mm,120.238mm) on Top Overlay And Text "R22" (137.969mm,122.238mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "R25" (103.969mm,102.238mm) on Top Overlay And Track (108.5mm,95mm)(108.5mm,126mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R26" (147.602mm,52.969mm) on Top Overlay And Text "R27" (145.602mm,52.969mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R26" (147.602mm,52.969mm) on Top Overlay And Text "U11" (149.602mm,53.35mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R28" (117.602mm,52.969mm) on Top Overlay And Text "R29" (115.602mm,52.969mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R28" (117.602mm,52.969mm) on Top Overlay And Text "U13" (119.602mm,53.096mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R32" (88.222mm,52.969mm) on Top Overlay And Text "R33" (86.222mm,52.969mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R32" (88.222mm,52.969mm) on Top Overlay And Text "U15" (90.222mm,53.096mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R34" (57.509mm,53.326mm) on Top Overlay And Text "R35" (55.509mm,53.326mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R34" (57.509mm,53.326mm) on Top Overlay And Text "U17" (59.509mm,53.453mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R6" (130.23mm,100.738mm) on Top Overlay And Text "R7" (130.23mm,102.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "R8" (176.73mm,86.738mm) on Top Overlay And Track (174.85mm,88.635mm)(181.15mm,88.635mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "S2" (31.73mm,35.738mm) on Top Overlay And Track (31.3mm,33.6mm)(31.3mm,38.2mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SCK" (33.5mm,91.359mm) on Top Overlay And Track (32.15mm,91.27mm)(39.77mm,91.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "SCL" (150mm,66.089mm) on Top Overlay And Track (146.19mm,65.77mm)(151.27mm,65.77mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "SDA" (147.46mm,66.089mm) on Top Overlay And Track (146.19mm,65.77mm)(151.27mm,65.77mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.254mm) Between Text "U1" (55.484mm,88.738mm) on Top Overlay And Track (55.92mm,88.45mm)(57.605mm,88.45mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U11" (149.602mm,53.35mm) on Top Overlay And Track (149.84mm,50mm)(149.84mm,56mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "U11" (149.602mm,53.35mm) on Top Overlay And Track (149.84mm,56mm)(161.84mm,56mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U15" (90.222mm,53.096mm) on Top Overlay And Track (90.46mm,50.22mm)(90.46mm,56.22mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U15" (90.222mm,53.096mm) on Top Overlay And Track (90.46mm,56.22mm)(102.46mm,56.22mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U17" (59.509mm,53.453mm) on Top Overlay And Track (59.747mm,50.357mm)(59.747mm,56.357mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "U17" (59.509mm,53.453mm) on Top Overlay And Track (59.747mm,56.357mm)(71.747mm,56.357mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U3" (168.73mm,83.238mm) on Top Overlay And Track (168.15mm,84.95mm)(171.85mm,84.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U5" (168.73mm,76.738mm) on Top Overlay And Track (168.15mm,78.45mm)(171.85mm,78.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U8" (69.73mm,99.238mm) on Top Overlay And Track (69.7mm,100.92mm)(69.7mm,101.066mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U8" (69.73mm,99.238mm) on Top Overlay And Track (69.7mm,100.92mm)(72.3mm,100.92mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "U8" (69.73mm,99.238mm) on Top Overlay And Track (72.3mm,100.92mm)(72.3mm,101.066mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
Rule Violations :97

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (25mm,68mm)(25mm,25.223mm) on Bottom Layer 
   Violation between Net Antennae: Track (25mm,68mm)(25mm,25.223mm) on Top Layer 
Rule Violations :2

Processing Rule : Room UserInputs (Bounding Region = (25.303mm, 24.6mm, 44.607mm, 88.6mm) (InComponentClass('UserInputs'))
Rule Violations :0

Processing Rule : Room LEDs (Bounding Region = (26mm, 95.594mm, 108mm, 126.32mm) (InComponentClass('LEDs'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 464
Waived Violations : 0
Time Elapsed        : 00:00:04