{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544671336769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544671336773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 21:22:16 2018 " "Processing started: Wed Dec 12 21:22:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544671336773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544671336773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_32_bit -c adder_32_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_32_bit -c adder_32_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544671336773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544671337294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544671337295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_32_bit-rtl " "Found design unit 1: adder_32_bit-rtl" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544671346908 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544671346908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544671346908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_32_bit " "Elaborating entity \"adder_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544671346942 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "adder_32_bit " "Entity \"adder_32_bit\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1544671346971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544671347698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544671347698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "98 " "Design contains 98 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[0\] " "No output dependent on input pin \"i_a\[0\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[1\] " "No output dependent on input pin \"i_a\[1\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[2\] " "No output dependent on input pin \"i_a\[2\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[3\] " "No output dependent on input pin \"i_a\[3\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[4\] " "No output dependent on input pin \"i_a\[4\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[5\] " "No output dependent on input pin \"i_a\[5\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[6\] " "No output dependent on input pin \"i_a\[6\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[7\] " "No output dependent on input pin \"i_a\[7\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[8\] " "No output dependent on input pin \"i_a\[8\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[9\] " "No output dependent on input pin \"i_a\[9\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[10\] " "No output dependent on input pin \"i_a\[10\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[11\] " "No output dependent on input pin \"i_a\[11\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[12\] " "No output dependent on input pin \"i_a\[12\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[13\] " "No output dependent on input pin \"i_a\[13\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[14\] " "No output dependent on input pin \"i_a\[14\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[15\] " "No output dependent on input pin \"i_a\[15\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[16\] " "No output dependent on input pin \"i_a\[16\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[17\] " "No output dependent on input pin \"i_a\[17\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[18\] " "No output dependent on input pin \"i_a\[18\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[19\] " "No output dependent on input pin \"i_a\[19\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[20\] " "No output dependent on input pin \"i_a\[20\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[21\] " "No output dependent on input pin \"i_a\[21\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[22\] " "No output dependent on input pin \"i_a\[22\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[23\] " "No output dependent on input pin \"i_a\[23\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[24\] " "No output dependent on input pin \"i_a\[24\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[25\] " "No output dependent on input pin \"i_a\[25\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[26\] " "No output dependent on input pin \"i_a\[26\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[27\] " "No output dependent on input pin \"i_a\[27\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[28\] " "No output dependent on input pin \"i_a\[28\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[29\] " "No output dependent on input pin \"i_a\[29\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[30\] " "No output dependent on input pin \"i_a\[30\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_a\[31\] " "No output dependent on input pin \"i_a\[31\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_a[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[0\] " "No output dependent on input pin \"i_b\[0\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[1\] " "No output dependent on input pin \"i_b\[1\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[2\] " "No output dependent on input pin \"i_b\[2\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[3\] " "No output dependent on input pin \"i_b\[3\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[4\] " "No output dependent on input pin \"i_b\[4\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[5\] " "No output dependent on input pin \"i_b\[5\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[6\] " "No output dependent on input pin \"i_b\[6\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[7\] " "No output dependent on input pin \"i_b\[7\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[8\] " "No output dependent on input pin \"i_b\[8\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[9\] " "No output dependent on input pin \"i_b\[9\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[10\] " "No output dependent on input pin \"i_b\[10\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[11\] " "No output dependent on input pin \"i_b\[11\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[12\] " "No output dependent on input pin \"i_b\[12\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[13\] " "No output dependent on input pin \"i_b\[13\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[14\] " "No output dependent on input pin \"i_b\[14\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[15\] " "No output dependent on input pin \"i_b\[15\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[16\] " "No output dependent on input pin \"i_b\[16\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[17\] " "No output dependent on input pin \"i_b\[17\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[18\] " "No output dependent on input pin \"i_b\[18\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[19\] " "No output dependent on input pin \"i_b\[19\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[20\] " "No output dependent on input pin \"i_b\[20\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[21\] " "No output dependent on input pin \"i_b\[21\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[22\] " "No output dependent on input pin \"i_b\[22\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[23\] " "No output dependent on input pin \"i_b\[23\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[24\] " "No output dependent on input pin \"i_b\[24\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[25\] " "No output dependent on input pin \"i_b\[25\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[26\] " "No output dependent on input pin \"i_b\[26\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[27\] " "No output dependent on input pin \"i_b\[27\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[28\] " "No output dependent on input pin \"i_b\[28\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[29\] " "No output dependent on input pin \"i_b\[29\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[30\] " "No output dependent on input pin \"i_b\[30\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_b\[31\] " "No output dependent on input pin \"i_b\[31\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_b[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_cin " "No output dependent on input pin \"i_cin\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|i_cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[0\] " "No output dependent on input pin \"o_sum\[0\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[1\] " "No output dependent on input pin \"o_sum\[1\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[2\] " "No output dependent on input pin \"o_sum\[2\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[3\] " "No output dependent on input pin \"o_sum\[3\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[4\] " "No output dependent on input pin \"o_sum\[4\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[5\] " "No output dependent on input pin \"o_sum\[5\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[6\] " "No output dependent on input pin \"o_sum\[6\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[7\] " "No output dependent on input pin \"o_sum\[7\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[8\] " "No output dependent on input pin \"o_sum\[8\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[9\] " "No output dependent on input pin \"o_sum\[9\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[10\] " "No output dependent on input pin \"o_sum\[10\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[11\] " "No output dependent on input pin \"o_sum\[11\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[12\] " "No output dependent on input pin \"o_sum\[12\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[13\] " "No output dependent on input pin \"o_sum\[13\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[14\] " "No output dependent on input pin \"o_sum\[14\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[15\] " "No output dependent on input pin \"o_sum\[15\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[16\] " "No output dependent on input pin \"o_sum\[16\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[17\] " "No output dependent on input pin \"o_sum\[17\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[18\] " "No output dependent on input pin \"o_sum\[18\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[19\] " "No output dependent on input pin \"o_sum\[19\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[20\] " "No output dependent on input pin \"o_sum\[20\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[21\] " "No output dependent on input pin \"o_sum\[21\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[22\] " "No output dependent on input pin \"o_sum\[22\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[23\] " "No output dependent on input pin \"o_sum\[23\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[24\] " "No output dependent on input pin \"o_sum\[24\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[25\] " "No output dependent on input pin \"o_sum\[25\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[26\] " "No output dependent on input pin \"o_sum\[26\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[27\] " "No output dependent on input pin \"o_sum\[27\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[28\] " "No output dependent on input pin \"o_sum\[28\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[29\] " "No output dependent on input pin \"o_sum\[29\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[30\] " "No output dependent on input pin \"o_sum\[30\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_sum\[31\] " "No output dependent on input pin \"o_sum\[31\]\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_sum[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "o_cout " "No output dependent on input pin \"o_cout\"" {  } { { "adder_32_bit.vhd" "" { Text "D:/intelFPGA_lite/18.1/adder_32_bit/adder_32_bit.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544671348039 "|adder_32_bit|o_cout"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544671348039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544671348044 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544671348044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544671348044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544671348079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 21:22:28 2018 " "Processing ended: Wed Dec 12 21:22:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544671348079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544671348079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544671348079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544671348079 ""}
