// Seed: 785156963
module module_0 ();
  assign id_1 = id_1;
  assign module_1.type_8 = 0;
  assign id_2 = -1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5
);
  assign id_4 = -1;
  and primCall (id_0, id_1, id_2, id_3, id_5);
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  wire id_13, id_14;
  wire id_15, id_16, id_17;
endmodule
