Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 22 15:10:07 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                20          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning           Missing input or output delay                              19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fDiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fDiv/tclkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.467        0.000                      0                21140        0.231        0.000                      0                21140        3.750        0.000                       0                  2165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        66.467        0.000                      0                21140        0.231        0.000                      0                21140        3.750        0.000                       0                  2165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       66.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.467ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.584ns  (logic 7.169ns (22.001%)  route 25.415ns (77.999%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    37.733    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439   104.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.199    DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.199    
                         arrival time                         -37.733    
  -------------------------------------------------------------------
                         slack                                 66.467    

Slack (MET) :             66.609ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.441ns  (logic 7.169ns (22.098%)  route 25.272ns (77.902%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    37.590    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438   104.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180   104.959    
                         clock uncertainty           -0.035   104.923    
    SLICE_X42Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.198    DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.198    
                         arrival time                         -37.590    
  -------------------------------------------------------------------
                         slack                                 66.609    

Slack (MET) :             66.754ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.584ns  (logic 7.169ns (22.001%)  route 25.415ns (77.999%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    37.733    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439   104.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C/CLK
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438   104.486    DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        104.486    
                         arrival time                         -37.733    
  -------------------------------------------------------------------
                         slack                                 66.754    

Slack (MET) :             66.755ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.584ns  (logic 7.169ns (22.001%)  route 25.415ns (77.999%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    37.733    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439   104.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B/CLK
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437   104.487    DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        104.487    
                         arrival time                         -37.733    
  -------------------------------------------------------------------
                         slack                                 66.755    

Slack (MET) :             66.894ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.154ns  (logic 7.169ns (22.296%)  route 24.985ns (77.704%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 104.777 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.471    37.302    DATAMEM/mem_reg_14336_14591_1_1/D
    SLICE_X38Y52         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.436   104.777    DATAMEM/mem_reg_14336_14591_1_1/WCLK
    SLICE_X38Y52         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180   104.957    
                         clock uncertainty           -0.035   104.921    
    SLICE_X38Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.196    DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.196    
                         arrival time                         -37.302    
  -------------------------------------------------------------------
                         slack                                 66.894    

Slack (MET) :             66.896ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.441ns  (logic 7.169ns (22.098%)  route 25.272ns (77.902%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    37.590    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438   104.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C/CLK
                         clock pessimism              0.180   104.959    
                         clock uncertainty           -0.035   104.923    
    SLICE_X42Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438   104.485    DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        104.485    
                         arrival time                         -37.590    
  -------------------------------------------------------------------
                         slack                                 66.896    

Slack (MET) :             66.897ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.441ns  (logic 7.169ns (22.098%)  route 25.272ns (77.902%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    37.590    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438   104.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B/CLK
                         clock pessimism              0.180   104.959    
                         clock uncertainty           -0.035   104.923    
    SLICE_X42Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437   104.486    DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        104.486    
                         arrival time                         -37.590    
  -------------------------------------------------------------------
                         slack                                 66.897    

Slack (MET) :             67.008ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.584ns  (logic 7.169ns (22.001%)  route 25.415ns (77.999%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    37.733    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439   104.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D/CLK
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.184   104.740    DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                         -37.733    
  -------------------------------------------------------------------
                         slack                                 67.008    

Slack (MET) :             67.048ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_14848_15103_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.000ns  (logic 7.169ns (22.402%)  route 24.831ns (77.598%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 104.777 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.317    37.149    DATAMEM/mem_reg_14848_15103_1_1/D
    SLICE_X38Y50         RAMS64E                                      r  DATAMEM/mem_reg_14848_15103_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.436   104.777    DATAMEM/mem_reg_14848_15103_1_1/WCLK
    SLICE_X38Y50         RAMS64E                                      r  DATAMEM/mem_reg_14848_15103_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180   104.957    
                         clock uncertainty           -0.035   104.921    
    SLICE_X38Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   104.196    DATAMEM/mem_reg_14848_15103_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        104.196    
                         arrival time                         -37.149    
  -------------------------------------------------------------------
                         slack                                 67.048    

Slack (MET) :             67.150ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.441ns  (logic 7.169ns (22.098%)  route 25.272ns (77.902%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.627     5.148    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          1.397     7.002    CPU/REGFILE/p_address[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.126 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.324     9.449    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X64Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.830    10.403    CPU/REGFILE/B[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.553 r  CPU/REGFILE/S0_carry_i_7__0/O
                         net (fo=4, routed)           0.830    11.383    CPU/REGFILE/pc_reg[7]_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    11.709 r  CPU/REGFILE/S0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.709    CPU/ALU/S[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.936 r  CPU/ALU/S0_carry/O[1]
                         net (fo=1, routed)           0.815    12.751    CPU/REGFILE/mem_reg_0_255_0_0_i_7_1[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.303    13.054 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    13.054    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    13.292 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        6.902    20.194    DATAMEM/mem_reg_32512_32767_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      3.477    23.671 r  DATAMEM/mem_reg_32512_32767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.671    DATAMEM/mem_reg_32512_32767_1_1/OA
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    23.885 r  DATAMEM/mem_reg_32512_32767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    23.885    DATAMEM/mem_reg_32512_32767_1_1/O1
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I1_O)      0.088    23.973 r  DATAMEM/mem_reg_32512_32767_1_1/F8/O
                         net (fo=1, routed)           1.140    25.113    DATAMEM/mem_reg_32512_32767_1_1_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319    25.432 r  DATAMEM/mem_reg_0_255_1_1_i_37/O
                         net (fo=1, routed)           0.000    25.432    DATAMEM/mem_reg_0_255_1_1_i_37_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.649 r  DATAMEM/mem_reg_0_255_1_1_i_19/O
                         net (fo=1, routed)           0.000    25.649    DATAMEM/mem_reg_0_255_1_1_i_19_n_0
    SLICE_X35Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    25.743 r  DATAMEM/mem_reg_0_255_1_1_i_9/O
                         net (fo=1, routed)           1.712    27.455    DATAMEM/mem_reg_0_255_1_1_i_9_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.316    27.771 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.642    28.413    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.537 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=2, routed)           0.866    29.404    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.528 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488    30.016    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124    30.140 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567    30.707    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.831 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    37.590    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438   104.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D/CLK
                         clock pessimism              0.180   104.959    
                         clock uncertainty           -0.035   104.923    
    SLICE_X42Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.184   104.739    DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        104.739    
                         arrival time                         -37.590    
  -------------------------------------------------------------------
                         slack                                 67.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.636%)  route 0.137ns (42.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          0.137     1.749    CPU/REGFILE/p_address[0]
    SLICE_X65Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  CPU/REGFILE/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    CPU/REGFILE_n_191
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.857     1.984    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.092     1.563    CPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAMEM/genblk1[0].fDiv/tclkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.356%)  route 0.287ns (60.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.592     1.475    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X58Y38         FDRE                                         r  DATAMEM/genblk1[0].fDiv/tclkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  DATAMEM/genblk1[0].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.287     1.903    DATAMEM/genblk1[0].fDiv/tclk
    SLICE_X58Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  DATAMEM/genblk1[0].fDiv/tclkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.948    DATAMEM/genblk1[0].fDiv/tclkDiv_i_1_n_0
    SLICE_X58Y38         FDRE                                         r  DATAMEM/genblk1[0].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.862     1.989    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X58Y38         FDRE                                         r  DATAMEM/genblk1[0].fDiv/tclkDiv_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.091     1.566    DATAMEM/genblk1[0].fDiv/tclkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.234%)  route 0.497ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.588     1.471    CPU/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/pc_reg[4]/Q
                         net (fo=35, routed)          0.231     1.843    CPU/REGFILE/p_address[2]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=92, routed)          0.266     2.154    CPU/REGFILE/regs_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y29         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.853     1.980    CPU/REGFILE/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.756    CPU/REGFILE/regs_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X59Y33   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y31   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y31   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y31   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y31   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X65Y31   CPU/pc_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X63Y28   CPU/pc_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y22   DATAMEM/num0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y22   DATAMEM/num0_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y25   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.468ns (49.740%)  route 4.515ns (50.260%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.350     1.806    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.100     3.030    DATAMEM/q7seg/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.154     3.184 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.249    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     8.984 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.984    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.781ns  (logic 4.436ns (50.524%)  route 4.344ns (49.476%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.608     2.064    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.188 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.018     3.206    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.150     3.356 r  DATAMEM/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.074    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     8.781 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.781    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.215ns (48.136%)  route 4.541ns (51.864%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.608     2.064    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.188 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.018     3.206    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.330 r  DATAMEM/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     5.245    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.756 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.756    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.476ns (52.120%)  route 4.112ns (47.880%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.350     1.806    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.099     3.029    DATAMEM/q7seg/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     3.181 r  DATAMEM/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.844    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.587 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.587    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.224ns (50.104%)  route 4.206ns (49.896%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.608     2.064    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.188 f  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.695     2.883    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.007 r  DATAMEM/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.910    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.430 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.430    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.239ns (50.711%)  route 4.120ns (49.289%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.350     1.806    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.100     3.030    DATAMEM/q7seg/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.154 r  DATAMEM/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.824    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.359 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.359    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.233ns (50.642%)  route 4.126ns (49.358%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.608     2.064    DATAMEM/q7seg/ps[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.188 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.850     3.038    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.162 r  DATAMEM/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.830    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.359 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.359    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.324ns (58.699%)  route 3.043ns (41.301%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.207     1.663    DATAMEM/q7seg/ps[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.150     1.813 r  DATAMEM/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.836     3.649    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.367 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.367    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 4.331ns (59.386%)  route 2.962ns (40.614%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.209     1.665    DATAMEM/q7seg/ps[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.815 r  DATAMEM/q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.753     3.568    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.293 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.293    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.079ns (56.817%)  route 3.100ns (43.183%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.209     1.665    DATAMEM/q7seg/ps[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.789 r  DATAMEM/q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.892     3.680    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.179 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.179    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/genblk1[11].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[11].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE                         0.000     0.000 r  DATAMEM/genblk1[11].fDiv/tclkDiv_reg/C
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[11].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[11].fDiv/tclkDiv_reg_0
    SLICE_X63Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[11].fDiv/tclkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[11].fDiv/tclkDiv_i_1__10_n_0
    SLICE_X63Y37         FDRE                                         r  DATAMEM/genblk1[11].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[13].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[13].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/genblk1[13].fDiv/tclkDiv_reg/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[13].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[13].fDiv/tclkDiv_reg_0
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[13].fDiv/tclkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[13].fDiv/tclkDiv_i_1__12_n_0
    SLICE_X65Y37         FDRE                                         r  DATAMEM/genblk1[13].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[16].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[16].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE                         0.000     0.000 r  DATAMEM/genblk1[16].fDiv/tclkDiv_reg/C
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[16].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[16].fDiv/tclkDiv_reg_0
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[16].fDiv/tclkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[16].fDiv/tclkDiv_i_1__15_n_0
    SLICE_X65Y36         FDRE                                         r  DATAMEM/genblk1[16].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[1].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[1].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE                         0.000     0.000 r  DATAMEM/genblk1[1].fDiv/tclkDiv_reg/C
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[1].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[1].fDiv/tclkDiv_reg_0
    SLICE_X59Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[1].fDiv/tclkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[1].fDiv/tclkDiv_i_1__0_n_0
    SLICE_X59Y38         FDRE                                         r  DATAMEM/genblk1[1].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[2].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[2].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE                         0.000     0.000 r  DATAMEM/genblk1[2].fDiv/tclkDiv_reg/C
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[2].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[2].fDiv/tclkDiv_reg_0
    SLICE_X61Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[2].fDiv/tclkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[2].fDiv/tclkDiv_i_1__1_n_0
    SLICE_X61Y38         FDRE                                         r  DATAMEM/genblk1[2].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[4].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[4].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  DATAMEM/genblk1[4].fDiv/tclkDiv_reg/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[4].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[4].fDiv/tclkDiv_reg_0
    SLICE_X61Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[4].fDiv/tclkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[4].fDiv/tclkDiv_i_1__3_n_0
    SLICE_X61Y39         FDRE                                         r  DATAMEM/genblk1[4].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[6].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[6].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE                         0.000     0.000 r  DATAMEM/genblk1[6].fDiv/tclkDiv_reg/C
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[6].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[6].fDiv/tclkDiv_reg_0
    SLICE_X63Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[6].fDiv/tclkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[6].fDiv/tclkDiv_i_1__5_n_0
    SLICE_X63Y39         FDRE                                         r  DATAMEM/genblk1[6].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[9].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[9].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE                         0.000     0.000 r  DATAMEM/genblk1[9].fDiv/tclkDiv_reg/C
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[9].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[9].fDiv/tclkDiv_reg_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[9].fDiv/tclkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[9].fDiv/tclkDiv_i_1__8_n_0
    SLICE_X61Y37         FDRE                                         r  DATAMEM/genblk1[9].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[17].fDiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[17].fDiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  DATAMEM/genblk1[17].fDiv/tclkDiv_reg/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[17].fDiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[17].fDiv/tclkDiv_reg_0
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[17].fDiv/tclkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[17].fDiv/tclkDiv_i_1__16_n_0
    SLICE_X65Y35         FDRE                                         r  DATAMEM/genblk1[17].fDiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/q7seg/ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[0]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DATAMEM/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.170     0.311    DATAMEM/q7seg/ps[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.043     0.354 r  DATAMEM/q7seg/ps[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/q7seg/ps[1]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  DATAMEM/q7seg/ps_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.468ns (51.932%)  route 4.136ns (48.068%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.621     5.142    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  DATAMEM/num0_reg[0]/Q
                         net (fo=2, routed)           1.020     6.618    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.742 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050     7.793    DATAMEM/q7seg/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.154     7.947 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.012    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    13.747 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.747    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.224ns (51.494%)  route 3.979ns (48.506%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.621     5.142    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  DATAMEM/num0_reg[0]/Q
                         net (fo=2, routed)           1.020     6.618    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.742 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.055     7.798    DATAMEM/q7seg/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.922 r  DATAMEM/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.825    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.345 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.345    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 4.438ns (54.689%)  route 3.677ns (45.311%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.618     5.139    DATAMEM/CLK
    SLICE_X62Y25         FDRE                                         r  DATAMEM/num3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DATAMEM/num3_reg[2]/Q
                         net (fo=2, routed)           0.859     6.454    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_1[2]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.578 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.100     7.678    DATAMEM/q7seg/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     7.830 r  DATAMEM/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     9.549    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.255 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.255    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.476ns (55.263%)  route 3.623ns (44.737%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.618     5.139    DATAMEM/CLK
    SLICE_X63Y25         FDRE                                         r  DATAMEM/num3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DATAMEM/num3_reg[1]/Q
                         net (fo=2, routed)           1.117     6.713    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.837 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.843     7.680    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.832 r  DATAMEM/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.494    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.238 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.238    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.215ns (52.105%)  route 3.874ns (47.895%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.618     5.139    DATAMEM/CLK
    SLICE_X62Y25         FDRE                                         r  DATAMEM/num3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DATAMEM/num3_reg[2]/Q
                         net (fo=2, routed)           0.859     6.454    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_1[2]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.578 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.100     7.678    DATAMEM/q7seg/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  DATAMEM/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     9.717    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.228 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.228    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 4.239ns (53.121%)  route 3.741ns (46.879%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.621     5.142    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  DATAMEM/num0_reg[0]/Q
                         net (fo=2, routed)           1.020     6.618    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.742 f  DATAMEM/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050     7.793    DATAMEM/q7seg/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.917 r  DATAMEM/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.587    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.122 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.122    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.233ns (53.848%)  route 3.628ns (46.152%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.618     5.139    DATAMEM/CLK
    SLICE_X63Y25         FDRE                                         r  DATAMEM/num3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DATAMEM/num3_reg[1]/Q
                         net (fo=2, routed)           1.117     6.713    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.837 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.843     7.680    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.804 r  DATAMEM/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.471    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.001 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.001    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.467ns (70.286%)  route 0.620ns (29.714%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.231     1.950    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.995 r  DATAMEM/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.319    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.555 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.555    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.461ns (67.686%)  route 0.698ns (32.314%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.292     2.011    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.056 r  DATAMEM/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.397    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.627 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.627    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.452ns (67.159%)  route 0.710ns (32.841%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 f  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     1.949    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.994 r  DATAMEM/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.409    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.630 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.630    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.498ns (67.649%)  route 0.716ns (32.351%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     2.012    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.044     2.056 r  DATAMEM/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.414    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.682 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.682    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.534ns (69.091%)  route 0.686ns (30.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.292     2.011    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.056 r  DATAMEM/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.386    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.689 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.689    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.443ns (63.538%)  route 0.828ns (36.462%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     2.012    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.057 r  DATAMEM/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.527    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.739 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.739    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.525ns (66.049%)  route 0.784ns (33.951%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.585     1.468    DATAMEM/CLK
    SLICE_X62Y22         FDRE                                         r  DATAMEM/num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DATAMEM/num0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.674    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.231     1.950    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.042     1.992 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.480    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     3.778 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.778    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2072 Endpoints
Min Delay          2072 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.136ns  (logic 1.833ns (13.957%)  route 11.302ns (86.043%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    13.136    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439     4.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.136ns  (logic 1.833ns (13.957%)  route 11.302ns (86.043%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    13.136    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439     4.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.136ns  (logic 1.833ns (13.957%)  route 11.302ns (86.043%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    13.136    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439     4.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.136ns  (logic 1.833ns (13.957%)  route 11.302ns (86.043%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.901    13.136    DATAMEM/mem_reg_28672_28927_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.439     4.780    DATAMEM/mem_reg_28672_28927_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.993ns  (logic 1.833ns (14.111%)  route 11.159ns (85.889%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    12.993    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438     4.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.993ns  (logic 1.833ns (14.111%)  route 11.159ns (85.889%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    12.993    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438     4.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.993ns  (logic 1.833ns (14.111%)  route 11.159ns (85.889%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    12.993    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438     4.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.993ns  (logic 1.833ns (14.111%)  route 11.159ns (85.889%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.758    12.993    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.438     4.779    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.705ns  (logic 1.833ns (14.430%)  route 10.872ns (85.570%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.471    12.705    DATAMEM/mem_reg_14336_14591_1_1/D
    SLICE_X38Y52         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.436     4.777    DATAMEM/mem_reg_14336_14591_1_1/WCLK
    SLICE_X38Y52         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.705ns  (logic 1.833ns (14.430%)  route 10.872ns (85.570%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.346     4.807    CPU/REGFILE/sw_IBUF[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.488     5.419    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.543 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.567     6.110    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         6.471    12.705    DATAMEM/mem_reg_14336_14591_1_1/D
    SLICE_X38Y52         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        1.436     4.777    DATAMEM/mem_reg_14336_14591_1_1/WCLK
    SLICE_X38Y52         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_1_1/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            DATAMEM/num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.361ns (24.374%)  route 1.120ns (75.626%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.730     0.956    CPU/REGFILE/sw_IBUF[10]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.001 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.082     1.084    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.129 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.155     1.284    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.329 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         0.152     1.481    DATAMEM/d_data[2]
    SLICE_X62Y23         FDRE                                         r  DATAMEM/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.851     1.978    DATAMEM/CLK
    SLICE_X62Y23         FDRE                                         r  DATAMEM/num2_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.358ns (23.576%)  route 1.159ns (76.424%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.228     1.517    DATAMEM/mem_reg_11008_11263_0_0/D
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.851     1.978    DATAMEM/mem_reg_11008_11263_0_0/WCLK
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.358ns (23.576%)  route 1.159ns (76.424%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.228     1.517    DATAMEM/mem_reg_11008_11263_0_0/D
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.851     1.978    DATAMEM/mem_reg_11008_11263_0_0/WCLK
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.358ns (23.576%)  route 1.159ns (76.424%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.228     1.517    DATAMEM/mem_reg_11008_11263_0_0/D
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.851     1.978    DATAMEM/mem_reg_11008_11263_0_0/WCLK
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.358ns (23.576%)  route 1.159ns (76.424%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.228     1.517    DATAMEM/mem_reg_11008_11263_0_0/D
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.851     1.978    DATAMEM/mem_reg_11008_11263_0_0/WCLK
    SLICE_X64Y23         RAMS64E                                      r  DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.358ns (23.391%)  route 1.171ns (76.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.239     1.529    DATAMEM/mem_reg_10240_10495_0_0/D
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.852     1.979    DATAMEM/mem_reg_10240_10495_0_0/WCLK
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.358ns (23.391%)  route 1.171ns (76.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.239     1.529    DATAMEM/mem_reg_10240_10495_0_0/D
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.852     1.979    DATAMEM/mem_reg_10240_10495_0_0/WCLK
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.358ns (23.391%)  route 1.171ns (76.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.239     1.529    DATAMEM/mem_reg_10240_10495_0_0/D
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.852     1.979    DATAMEM/mem_reg_10240_10495_0_0/WCLK
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.358ns (23.391%)  route 1.171ns (76.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.239     1.529    DATAMEM/mem_reg_10240_10495_0_0/D
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.852     1.979    DATAMEM/mem_reg_10240_10495_0_0/WCLK
    SLICE_X60Y21         RAMS64E                                      r  DATAMEM/mem_reg_10240_10495_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/num2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.358ns (23.379%)  route 1.172ns (76.621%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.723     0.946    CPU/REGFILE/sw_IBUF[8]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.049     1.040    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.159     1.244    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         0.240     1.530    DATAMEM/d_data[0]
    SLICE_X63Y23         FDRE                                         r  DATAMEM/num2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2164, routed)        0.851     1.978    DATAMEM/CLK
    SLICE_X63Y23         FDRE                                         r  DATAMEM/num2_reg[0]/C





