<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="falcon.xml" />
<import file="nv_defs.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<bitset name="G98_PPPP_INTR" varset="chipset">
	<bitfield low="0" high="7" name="FALCON" type="falcon_intr"/>
	<bitfield pos="8" name="MEMIF_TARGET_INVALID" variants="GT215:GF100"/>
	<bitfield pos="9" name="MEMIF_FAULT" variants="GT215:GF100"/>
	<bitfield pos="9" name="MEMIF_BREAK" variants="GF100-"/>
	<bitfield pos="10" name="POUT_DONE"/>
	<bitfield pos="11" name="POUT_ERR"/>
	<bitfield pos="12" name="FE_ERR"/>
	<bitfield pos="13" name="VC1_ERR"/>
	<bitfield pos="14" name="FG_ERR"/>
</bitset>
<bitset name="G98_PPPP_STATUS" varset="chipset">
	<bitfield pos="0" name="FALCON"/>
	<bitfield pos="1" name="MEMIF"/>
	<bitfield pos="2" name="POUT"/>
	<bitfield pos="3" name="UNKE4"/>
	<bitfield pos="4" name="VC1"/>
	<bitfield pos="5" name="FG"/>
	<bitfield pos="6" name="UNK6"/>
	<bitfield pos="7" name="HIST"/>
	<bitfield pos="8" name="UNK480" variants="GT215:GF119"/>
</bitset>

<bitset name="g98_pppp_unit_status" inline="yes">
	<bitfield pos="0" name="BUSY"/>
	<bitfield pos="4" name="IDLE"/>
	<bitfield pos="28" name="ERR_UNK0"/>
	<bitfield pos="29" name="ERR_UNK1"/>
	<bitfield pos="30" name="ERR_WATCHDOG"/>
</bitset>

<array name="PPPP" offset="0x86000" stride="0x1000" length="1" variants="G98:G200 MCP77:GM107">
	<use-group name="falcon_base"/>
	<use-group name="falcon_memif"/>
	<array offset="0x400" stride="0x80" length="1" name="FE">
		<reg32 offset="0x00" name="ENABLE">
			<bitfield pos="4" name="FG"/>
			<bitfield pos="8" name="VC1"/>
			<bitfield pos="12" name="POUT"/>
			<bitfield pos="16" name="UNKE4"/>
		</reg32>
		<reg32 offset="0x04" name="DIMS">
			<bitfield low="0" high="7" name="PIC_WIDTH" shr="4"/>
			<bitfield low="8" high="15" name="PIC_HEIGHT" shr="4"/>
			<bitfield low="16" high="23" name="SURF_WIDTH" shr="4"/>
			<bitfield pos="24" name="UNK24"/> <!-- used only for VC-1 -->
			<bitfield low="28" high="29" name="UNK28">
				<value value="0" name="FG_UNK0"/>
				<value value="1" name="VC1"/>
				<value value="2" name="FG_UNK2"/>
			</bitfield>
		</reg32>	<!-- for surface layout purposes -->
		<reg32 offset="0x08" name="POUT_CONFIG">
			<bitfield low="0" high="2" name="LAYOUT">
				<value value="0" name="LINEAR"/> <!-- like PITCH, but SURF_WIDTH is ignored and PIC_WIDTH is used instead -->
				<value value="1" name="PITCH"/>
				<value value="2" name="MACROBLOCK"/>
				<value value="3" name="BLOCKLINEAR_2_SWZ"/> <!-- like BLOCKLINEAR_2, but with bits 4-5 of address swapped with 6-7 -->
				<value value="4" name="BLOCKLINEAR_2"/> <!-- blocklinear, with BLOCK_DIMENSIONS = { WIDTH = 0, HEIGHT = 2, DEPTH = 0 } -->
			</bitfield>
			<bitfield pos="4" name="MODE">
				<value value="0" name="FRAME"/>
				<value value="1" name="FIELDS"/>
			</bitfield>
		</reg32>
		<reg32 offset="0x0c" name="PIN_ADDR" length="2" shr="8"/> <!-- in COPY_RAW mode, [0] is source base, [1] is size -->
		<reg32 offset="0x14" name="MODE">
			<bitfield low="0" high="1" name="MODE">
				<value value="0" name="PPP"/> <!-- performs postprocessing -->
				<value value="1" name="COPY_2D"/> <!-- just copies PIN to POUT, with format conversion but without any processing -->
				<value value="2" name="COPY_RAW"/> <!-- raw, unformatted memory copy: memcpy(POUT_ADDR[0] << 8, PIN_ADDR[0] << 8, PIN_ADDR[1] << 8) -->
			</bitfield>
			<bitfield low="28" high="31" name="UNK28"/>
		</reg32>
		<reg32 offset="0x18" name="INTR_ENABLE">
			<bitfield pos="0" name="ERR"/>
			<bitfield pos="31" name="SOFTWARE"/>
		</reg32>
		<reg32 offset="0x1c" name="INTR">
			<bitfield pos="0" name="ERR"/>
		</reg32>
		<reg32 offset="0x20" name="WATCHDOG_TIME"/>
		<reg32 offset="0x24" name="STATUS" type="g98_pppp_unit_status"/>
		<reg32 offset="0x28" name="Y_PUT" shr="4"/>
		<reg32 offset="0x38" name="UNK38"/> <!-- RO 0x07010001 -->
	</array>
	<array offset="0x480" stride="0x80" name="UNK480" variants="GT215:GF119">
		<reg32 offset="0x00" name="UNK00"/>
		<reg32 offset="0x04" name="UNK04_ADDR" shr="8"/>
		<reg32 offset="0x08" name="UNK08_ADDR" shr="8"/>
		<reg32 offset="0x0c" name="CTRL">
			<bitfield pos="0" name="ENABLE"/>
			<bitfield pos="4" name="UNK4"/>
		</reg32>
		<reg32 offset="0x18" name="UNK18" access="r"/>
	</array>
	<array offset="0x500" stride="0xc0" name="FG">
		<reg32 offset="0x00" name="STATUS" type="g98_pppp_unit_status"/>
		<reg32 offset="0x04" name="INTR_ENABLE">
			<bitfield pos="0" name="ERR"/>
			<bitfield pos="31" name="SOFTWARE"/>
		</reg32>
		<reg32 offset="0x08" name="INTR">
			<bitfield pos="0" name="ERR"/>
		</reg32>
		<reg32 offset="0x0c" name="TRIGGER">
			<bitfield pos="0" name="LUMA_TRIGGER"/>
			<bitfield pos="4" name="CHROMA_TRIGGER"/>
			<bitfield pos="8" name="FG_ENABLE"/>
			<bitfield low="30" high="31" name="UNK30"/>
		</reg32>
		<reg32 offset="0x10" name="UNK10" length="2"/> <!-- 0 is LUMA and CHROMA_0, 1 is CHROMA_1 -->
		<bitset name="g98_pppp_fg_ctrl" inline="yes">
			<bitfield pos="0" name="ENABLE"/>
			<bitfield low="1" high="7" name="UNK1"/>
		</bitset>
		<reg32 offset="0x18" name="CTRL">
			<bitfield low="4" high="7" name="SCALE"/> <!-- the smaller, the more powerful the effect -->
			<bitfield low="8" high="15" name="LUMA" type="g98_pppp_fg_ctrl"/>
			<bitfield low="16" high="23" name="CHROMA_0" type="g98_pppp_fg_ctrl"/>
			<bitfield low="24" high="31" name="CHROMA_1" type="g98_pppp_fg_ctrl"/>
		</reg32>
		<reg32 offset="0x1c" name="UNK1C_ADDR" shr="8"/>
		<reg32 offset="0x40" name="UNK40" stride="4" length="0x10"/><!-- a different program uploaded array for luma/chroma -->
		<reg32 offset="0x80" name="UNK80" stride="4" length="0x10"/><!-- a different program uploaded array for luma/chroma -->
	</array>
	<array offset="0x5c0" stride="0x40" name="VC1">
		<reg32 offset="0x00" name="STATUS" type="g98_pppp_unit_status"/>
		<reg32 offset="0x04" name="INTR_ENABLE">
			<bitfield pos="0" name="ERR"/>
			<bitfield pos="31" name="SOFTWARE"/>
		</reg32>
		<reg32 offset="0x08" name="INTR">
			<bitfield pos="0" name="ERR"/>
		</reg32>
		<reg32 offset="0x0c" name="TRIGGER">
			<bitfield pos="0" name="LUMA_TRIGGER"/>
			<bitfield pos="4" name="CHROMA_TRIGGER"/>
			<bitfield low="30" high="31" name="UNK30"/>
		</reg32>
		<reg32 offset="0x10" name="RANGE_MAP">
			<bitfield pos="0" name="ENABLE"/>
			<bitfield low="4" high="6" name="COEFF"/>
		</reg32>
		<reg32 offset="0x14" name="DEBLOCK">
			<bitfield pos="0" name="ENABLE"/>
			<bitfield low="4" high="8" name="PQUANT"/>
		</reg32>
		<reg32 offset="0x3c" name="UNK3C"/> <!-- RO 0x40 -->
	</array>
	<array offset="0x640" stride="0x40" length="1" name="POUT">
		<reg32 offset="0x00" name="STATUS" type="g98_pppp_unit_status"/>
		<reg32 offset="0x04" name="INTR_ENABLE">
			<bitfield pos="0" name="DONE_LUMA"/>
			<bitfield pos="4" name="DONE_CHROMA"/>
			<bitfield pos="8" name="ERR"/>
			<bitfield pos="30" name="UNK30"/>
			<bitfield pos="31" name="SOFTWARE"/>
		</reg32>
		<reg32 offset="0x08" name="INTR">
			<bitfield pos="0" name="DONE_LUMA"/>
			<bitfield pos="4" name="DONE_CHROMA"/>
			<bitfield pos="8" name="ERR"/>
		</reg32>
		<reg32 offset="0x0c" name="SURF_WIDTH" shr="4"/> <!-- for surface layout purposes -->
		<reg32 offset="0x10" name="SURF_ADDR" length="2" shr="8"/>
		<reg32 offset="0x18" name="UNK18"/> <!-- single bit -->
		<reg32 offset="0x1c" name="UNK1C"/> <!-- RO 0xffffffff -->
	</array>
	<array offset="0x680" length="1" stride="0xc0" name="HIST">
		<reg32 offset="0x00" name="COUNT" length="0x20"/> <!-- indexed by COUNT_INDEX -->
		<reg32 offset="0x80" name="CTRL">
			<bitfield pos="0" name="ENABLE"/>
			<bitfield pos="4" name="CLEAR_TRIGGER"/>
			<bitfield pos="5" name="DIRTY"/>
			<bitfield low="6" high="29" name="UNK6" variants="GT215-"/>
			<bitfield low="30" high="31" name="UNK30"/>
		</reg32>
		<reg32 offset="0x84" name="WINDOW_START" type="xy16"/> <!-- On G98: X aligned to 16, Y to 8; on GT215: no alignment -->
		<reg32 offset="0x88" name="WINDOW_END" type="xy16"/> <!-- not included -->
		<reg32 offset="0x8c" name="STATUS" type="g98_pppp_unit_status"/>
		<reg32 offset="0x90" name="COUNT_INDEX" min="0" max="7" variants="GT215-"/>
	</array>
	<reg32 offset="0x740" name="JOE" variants="GT215-"/>
	<array offset="0x780" stride="0x80" name="UNK780" variants="GF100-">
		<reg32 offset="0x00" name="UNK00">
			<bitfield low="0" high="6" name="UNK0"/>
			<bitfield low="8" high="14" name="UNK8"/>
			<bitfield low="16" high="22" name="UNK16"/>
			<bitfield low="24" high="31" name="UNK24"/>
		</reg32>
		<reg32 offset="0x0c" name="UNK0C" length="5" variants="GF119-"/>
	</array>
</array>

</domain>

</database>
