0.7
2020.1
May 27 2020
20:09:33
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1754287091,verilog,,,,glbl,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/pool_tb.sv,1754287091,systemVerilog,,,,pool_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_comp.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v,,comp_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v,1754287091,systemVerilog,,,,conv_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v,1754287091,verilog,,,,conv_control_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counter.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v,,counter_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counters.v,1754287091,verilog,,,,counters_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v,1754287091,verilog,,,,tb_image_mem,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v,1754287091,systemVerilog,,,,tb_layer1,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1_mem.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,,tb_layer1_mem,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v,,tb_layer2,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer_control.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v,,layer_control_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v,1754287091,verilog,,,,load_bias_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_kernel.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v,,tb_load_kernel,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v,,mult_mux_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v,,products_reg_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v,1754287091,verilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v,,result_registerFile_tb,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,1754394440,systemVerilog,,,,tb_top,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,adder_tree,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v,1754460360,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,comp,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v,1754372524,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v,,compD,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v,1754460146,systemVerilog,,,,conv,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v,1754287091,verilog,,,,conv_control,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v,1754287091,systemVerilog,,,,channel_counter,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v,1754287091,verilog,,,,counters,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v,1754474842,systemVerilog,,,,dense,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v,1754372790,verilog,,,,ftCounter,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,1754287091,systemVerilog,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v;C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v;C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v,,$unit_functions_v,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v,1754458219,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v,,image_mem,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv,1754460350,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v,,layer,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v,,layer_control,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,layer_mem,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v,,load_bias,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv,,load_kernels,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v,,mem,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v,1754372524,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/output.sv,,memory,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/output.sv,1754394359,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_control.sv,,max,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,patch_addr_gen,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv,,patch_data_latch,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v,,pool,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv,,pool_data,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv,1754287091,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv,,pool_control,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v,1754474632,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v,,cnn,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_control.sv,1754394043,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_top.sv,,top_control,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_top.sv,1754394210,systemVerilog,,,,,,,,,,,,
C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v,1754372520,systemVerilog,,C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v,,weightMem,,,,,,,,
