This project is about how to build a 16-bit RISC CPU in Vivado.
References:
https://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html
https://github.com/michaelriri/16-bit-risc-processor
