Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 12 23:20:29 2020
| Host         : DESKTOP-4FDJK74 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/challenge_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_master_fsm/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.565        0.000                      0                  383        0.146        0.000                      0                  383        3.000        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
iclk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  oclk_clk_wiz_0      {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  oclk_clk_wiz_0           18.565        0.000                      0                  383        0.146        0.000                      0                  383       12.000        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iclk
  To Clock:  iclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ist_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ist_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oclk_clk_wiz_0
  To Clock:  oclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.565ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.436ns (23.600%)  route 4.649ns (76.400%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 23.486 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 r  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 r  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 f  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.040     3.639    inst_master_fsm/bad_challenge
    SLICE_X17Y101        LUT2 (Prop_lut2_I0_O)        0.152     3.791 f  inst_master_fsm/resp_num[9]_i_3/O
                         net (fo=2, routed)           0.821     4.612    inst_master_fsm/resp_num[9]_i_3_n_0
    SLICE_X15Y98         LUT5 (Prop_lut5_I2_O)        0.332     4.944 r  inst_master_fsm/k[4]_i_3/O
                         net (fo=1, routed)           0.288     5.232    inst_master_fsm/k[4]_i_3_n_0
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.356 r  inst_master_fsm/k[4]_i_2/O
                         net (fo=1, routed)           0.000     5.356    inst_master_fsm/k[4]_i_2_n_0
    SLICE_X13Y98         FDRE                                         r  inst_master_fsm/k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.438    23.486    inst_master_fsm/iclk
    SLICE_X13Y98         FDRE                                         r  inst_master_fsm/k_reg[4]/C
                         clock pessimism              0.493    23.979    
                         clock uncertainty           -0.087    23.892    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)        0.029    23.921    inst_master_fsm/k_reg[4]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                 18.565    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.993     5.127    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y103        FDSE                                         r  inst_master_fsm/resp24_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y103        FDSE                                         r  inst_master_fsm/resp24_reg[12]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y103        FDSE (Setup_fdse_C_S)       -0.429    23.715    inst_master_fsm/resp24_reg[12]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.993     5.127    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[13]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y103        FDRE (Setup_fdre_C_R)       -0.429    23.715    inst_master_fsm/resp24_reg[13]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.993     5.127    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[14]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y103        FDRE (Setup_fdre_C_R)       -0.429    23.715    inst_master_fsm/resp24_reg[14]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.993     5.127    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[15]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y103        FDRE (Setup_fdre_C_R)       -0.429    23.715    inst_master_fsm/resp24_reg[15]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.993     5.127    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y103        FDSE                                         r  inst_master_fsm/resp24_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y103        FDSE                                         r  inst_master_fsm/resp24_reg[16]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y103        FDSE (Setup_fdse_C_S)       -0.429    23.715    inst_master_fsm/resp24_reg[16]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.952ns (16.400%)  route 4.853ns (83.600%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.942     5.076    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y104        FDSE                                         r  inst_master_fsm/resp24_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y104        FDSE                                         r  inst_master_fsm/resp24_reg[0]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y104        FDSE (Setup_fdse_C_S)       -0.429    23.715    inst_master_fsm/resp24_reg[0]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 18.639    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.952ns (16.400%)  route 4.853ns (83.600%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.942     5.076    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[1]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y104        FDRE (Setup_fdre_C_R)       -0.429    23.715    inst_master_fsm/resp24_reg[1]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 18.639    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.952ns (16.400%)  route 4.853ns (83.600%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.942     5.076    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[2]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y104        FDRE (Setup_fdre_C_R)       -0.429    23.715    inst_master_fsm/resp24_reg[2]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 18.639    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 inst_master_fsm/resp24_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp24_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (oclk_clk_wiz_0 rise@25.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.952ns (16.400%)  route 4.853ns (83.600%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 23.659 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.738    -0.729    inst_master_fsm/iclk
    SLICE_X18Y103        FDRE                                         r  inst_master_fsm/resp24_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  inst_master_fsm/resp24_reg[17]/Q
                         net (fo=4, routed)           0.995     0.722    inst_master_fsm/p_0_out[18]
    SLICE_X20Y103        LUT6 (Prop_lut6_I3_O)        0.124     0.846 f  inst_master_fsm/bad_challenge_inferred_i_7/O
                         net (fo=1, routed)           1.014     1.860    inst_master_fsm/bad_challenge_inferred_i_7_n_0
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.984 r  inst_master_fsm/bad_challenge_inferred_i_6/O
                         net (fo=1, routed)           0.491     2.475    inst_master_fsm/bad_challenge_inferred_i_6_n_0
    SLICE_X18Y103        LUT5 (Prop_lut5_I4_O)        0.124     2.599 r  inst_master_fsm/bad_challenge_inferred_i_1/O
                         net (fo=40, routed)          1.411     4.010    inst_master_fsm/bad_challenge
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  inst_master_fsm/resp24[23]_i_1/O
                         net (fo=24, routed)          0.942     5.076    inst_master_fsm/resp24[23]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  iclk (IN)
                         net (fo=0)                   0.000    25.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         1.610    23.659    inst_master_fsm/iclk
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[3]/C
                         clock pessimism              0.573    24.231    
                         clock uncertainty           -0.087    24.144    
    SLICE_X20Y104        FDRE (Setup_fdre_C_R)       -0.429    23.715    inst_master_fsm/resp24_reg[3]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 18.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_ws2812b/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.644    -0.503    inst_ws2812b/oclk
    SLICE_X21Y102        FDRE                                         r  inst_ws2812b/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  inst_ws2812b/rd_en_reg/Q
                         net (fo=25, routed)          0.080    -0.281    inst_master_fsm/ird_en
    SLICE_X21Y102        FDRE                                         r  inst_master_fsm/data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.918    -0.737    inst_master_fsm/iclk
    SLICE_X21Y102        FDRE                                         r  inst_master_fsm/data_valid_reg/C
                         clock pessimism              0.234    -0.503    
    SLICE_X21Y102        FDRE (Hold_fdre_C_D)         0.075    -0.428    inst_master_fsm/data_valid_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_master_fsm/resp24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.593%)  route 0.074ns (34.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.643    -0.504    inst_master_fsm/iclk
    SLICE_X20Y104        FDRE                                         r  inst_master_fsm/resp24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  inst_master_fsm/resp24_reg[1]/Q
                         net (fo=4, routed)           0.074    -0.289    inst_master_fsm/p_0_out[2]
    SLICE_X21Y104        FDRE                                         r  inst_master_fsm/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.917    -0.738    inst_master_fsm/iclk
    SLICE_X21Y104        FDRE                                         r  inst_master_fsm/data_reg[1]/C
                         clock pessimism              0.247    -0.491    
    SLICE_X21Y104        FDRE (Hold_fdre_C_D)         0.047    -0.444    inst_master_fsm/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 inst_master_fsm/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/resp_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.587%)  route 0.368ns (61.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.563    -0.584    inst_master_fsm/iclk
    SLICE_X13Y98         FDRE                                         r  inst_master_fsm/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.443 f  inst_master_fsm/k_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.323    inst_master_fsm/k[4]
    SLICE_X14Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  inst_master_fsm/resp_num[2]_i_2/O
                         net (fo=2, routed)           0.247    -0.030    inst_master_fsm/resp_num[2]_i_2_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  inst_master_fsm/resp_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.015    inst_master_fsm/p_0_in__1[2]
    SLICE_X16Y102        FDRE                                         r  inst_master_fsm/resp_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.918    -0.737    inst_master_fsm/iclk
    SLICE_X16Y102        FDRE                                         r  inst_master_fsm/resp_num_reg[2]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X16Y102        FDRE (Hold_fdre_C_D)         0.091    -0.143    inst_master_fsm/resp_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_master_fsm/resp24_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.695%)  route 0.132ns (48.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.644    -0.503    inst_master_fsm/iclk
    SLICE_X19Y105        FDRE                                         r  inst_master_fsm/resp24_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  inst_master_fsm/resp24_reg[6]/Q
                         net (fo=4, routed)           0.132    -0.230    inst_master_fsm/p_0_out[7]
    SLICE_X20Y105        FDRE                                         r  inst_master_fsm/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.917    -0.738    inst_master_fsm/iclk
    SLICE_X20Y105        FDRE                                         r  inst_master_fsm/data_reg[6]/C
                         clock pessimism              0.270    -0.468    
    SLICE_X20Y105        FDRE (Hold_fdre_C_D)         0.072    -0.396    inst_master_fsm/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_ws2812b/bit_num_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_ws2812b/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.643    -0.504    inst_ws2812b/oclk
    SLICE_X22Y104        FDSE                                         r  inst_ws2812b/bit_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  inst_ws2812b/bit_num_reg[4]/Q
                         net (fo=5, routed)           0.088    -0.274    inst_ws2812b/bit_num_reg_n_0_[4]
    SLICE_X23Y104        LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  inst_ws2812b/bit_num[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_ws2812b/bit_num[3]_i_1_n_0
    SLICE_X23Y104        FDRE                                         r  inst_ws2812b/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.917    -0.738    inst_ws2812b/oclk
    SLICE_X23Y104        FDRE                                         r  inst_ws2812b/bit_num_reg[3]/C
                         clock pessimism              0.247    -0.491    
    SLICE_X23Y104        FDRE (Hold_fdre_C_D)         0.091    -0.400    inst_ws2812b/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_ws2812b/led_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_ws2812b/led_num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.644    -0.503    inst_ws2812b/oclk
    SLICE_X20Y101        FDRE                                         r  inst_ws2812b/led_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  inst_ws2812b/led_num_reg[0]/Q
                         net (fo=7, routed)           0.095    -0.266    inst_ws2812b/led_num_reg_n_0_[0]
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  inst_ws2812b/led_num[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    inst_ws2812b/led_num[4]_i_1_n_0
    SLICE_X21Y101        FDRE                                         r  inst_ws2812b/led_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.918    -0.737    inst_ws2812b/oclk
    SLICE_X21Y101        FDRE                                         r  inst_ws2812b/led_num_reg[4]/C
                         clock pessimism              0.247    -0.490    
    SLICE_X21Y101        FDRE (Hold_fdre_C_D)         0.092    -0.398    inst_ws2812b/led_num_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_master_fsm/resp24_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.031%)  route 0.130ns (47.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.643    -0.504    inst_master_fsm/iclk
    SLICE_X20Y103        FDRE                                         r  inst_master_fsm/resp24_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  inst_master_fsm/resp24_reg[14]/Q
                         net (fo=4, routed)           0.130    -0.233    inst_master_fsm/p_0_out[15]
    SLICE_X21Y105        FDRE                                         r  inst_master_fsm/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.917    -0.738    inst_master_fsm/iclk
    SLICE_X21Y105        FDRE                                         r  inst_master_fsm/data_reg[14]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X21Y105        FDRE (Hold_fdre_C_D)         0.070    -0.418    inst_master_fsm/data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_master_fsm/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_master_fsm/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.645    -0.502    inst_master_fsm/iclk
    SLICE_X14Y101        FDRE                                         r  inst_master_fsm/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.338 f  inst_master_fsm/state_reg[2]/Q
                         net (fo=10, routed)          0.083    -0.255    inst_master_fsm/state[2]
    SLICE_X15Y101        LUT4 (Prop_lut4_I2_O)        0.045    -0.210 r  inst_master_fsm/shift_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_master_fsm/shift_i_1_n_0
    SLICE_X15Y101        FDRE                                         r  inst_master_fsm/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.919    -0.736    inst_master_fsm/iclk
    SLICE_X15Y101        FDRE                                         r  inst_master_fsm/shift_reg/C
                         clock pessimism              0.247    -0.489    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.092    -0.397    inst_master_fsm/shift_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_ws2812b/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_ws2812b/cnt_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.232%)  route 0.151ns (51.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.643    -0.504    inst_ws2812b/oclk
    SLICE_X22Y103        FDRE                                         r  inst_ws2812b/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  inst_ws2812b/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.151    -0.211    inst_ws2812b/FSM_onehot_state_reg_n_0_[4]
    SLICE_X25Y104        FDRE                                         r  inst_ws2812b/cnt_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.916    -0.739    inst_ws2812b/oclk
    SLICE_X25Y104        FDRE                                         r  inst_ws2812b/cnt_value_reg[2]/C
                         clock pessimism              0.270    -0.469    
    SLICE_X25Y104        FDRE (Hold_fdre_C_D)         0.070    -0.399    inst_ws2812b/cnt_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_ws2812b/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst_ws2812b/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oclk_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             oclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oclk_clk_wiz_0 rise@0.000ns - oclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.905%)  route 0.089ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.643    -0.504    inst_ws2812b/oclk
    SLICE_X22Y103        FDRE                                         r  inst_ws2812b/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  inst_ws2812b/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.089    -0.286    inst_ws2812b/FSM_onehot_state_reg_n_0_[6]
    SLICE_X23Y103        FDRE                                         r  inst_ws2812b/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    ist_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ist_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ist_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ist_clk_wiz/inst/oclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ist_clk_wiz/inst/clkout1_buf/O
                         net (fo=168, routed)         0.917    -0.738    inst_ws2812b/oclk
    SLICE_X23Y103        FDRE                                         r  inst_ws2812b/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.247    -0.491    
    SLICE_X23Y103        FDRE (Hold_fdre_C_D)         0.016    -0.475    inst_ws2812b/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oclk_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   ist_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y103    inst_master_fsm/challenge_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X14Y103    inst_master_fsm/challenge_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y103    inst_master_fsm/challenge_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y103    inst_master_fsm/challenge_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X14Y103    inst_master_fsm/challenge_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y101    inst_master_fsm/challenge_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  ist_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y103    inst_master_fsm/challenge_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y103    inst_master_fsm/challenge_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y103    inst_master_fsm/challenge_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y103    inst_master_fsm/challenge_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y103    inst_master_fsm/challenge_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y101    inst_master_fsm/challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y103    inst_master_fsm/challenge_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y103    inst_master_fsm/challenge_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y101    inst_master_fsm/challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y101    inst_master_fsm/challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y101    inst_master_fsm/challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y101    inst_master_fsm/challenge_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y102    inst_master_fsm/challenge_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y102    inst_master_fsm/challenge_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y102    inst_master_fsm/challenge_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y102    inst_master_fsm/challenge_reg[8]/C



