;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -97, <-20
	JMP 12, #10
	MOV -7, <-20
	MOV -8, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SUB 201, 120
	SUB 201, 120
	SPL 12, #10
	SUB -207, <-120
	SUB @127, 106
	SUB @121, 106
	SUB 100, @600
	JMP -7, @-20
	JMP -207, @-120
	CMP @128, 106
	CMP @128, 106
	ADD 210, 60
	MOV -8, <-20
	SUB 20, @12
	SUB 20, @12
	MOV 2, -1
	SUB 201, 120
	SPL 12, #10
	SPL 12, #10
	JMP <127, 106
	SUB @-1, 0
	JMP -207, @-120
	JMZ -1, @-20
	SUB @121, 103
	ADD #10, <0
	SUB 10, -0
	JMN 9, <2
	SUB 10, -0
	SUB <-207, <-620
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL <121, 106
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
