$date
        2025-Jun-25 17:02:45
$end
$version
        Vivado v2023.1 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 8 " design_1_i/vio_0_probe_out0_1 [7:0] $end
$var reg 8 * design_1_i/UART_Tx_Rx_0_rxout_1 [7:0] $end
$var reg 1 2 design_1_i/UART_Tx_Rx_0_rxdone $end
$var reg 1 3 design_1_i/UART_Tx_Rx_0_txdone $end
$var reg 1 4 design_1_i/UART_Tx_Rx_0_tx $end
$var reg 1 5 design_1_i/rx_0_1 $end
$var reg 1 6 design_1_i/start_0_1 $end
$var reg 1 7 _TRIGGER $end
$var reg 1 8 _WINDOW $end
$var reg 1 9 _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101000 "
b11000000 *
02
03
04
15
16
07
18
09
$end
#6916
14
#17331
13
#17332
03
#17333
04
#17335
14
#17336
04
#32768
17
#59005
14
