// Seed: 741557362
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
endmodule
program module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign id_1 = -1;
endmodule
module module_2 (
    input uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input tri id_6,
    input supply1 id_7,
    inout supply0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    output tri id_12,
    output wire id_13,
    input tri id_14,
    output supply0 id_15,
    output tri1 id_16,
    output supply1 id_17,
    output tri id_18,
    output uwire id_19,
    output wire id_20,
    input tri1 id_21,
    input tri1 id_22,
    input wor id_23,
    input wand id_24,
    output tri0 id_25,
    output uwire id_26,
    output wire id_27,
    input supply0 id_28
);
  always #1
    #1 begin : LABEL_0
      id_18 = id_7;
    end
  module_0 modCall_1 ();
endmodule
