module monitor(
	input clk;
	input[13:0] tim;
	input rdy;
);

always@(posedge clk)begin
	
	if(tim == 3001 && rdy)begin
		
	end
end
endmodule
