// Seed: 1104822402
module module_0;
  wire id_2;
  tri  id_3 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output tri  id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2
);
  assign id_0 = 1 ? "" == id_1 : id_1 >>> id_1 ? 1 : id_1;
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  assign id_9[1] = 1;
  module_0();
endmodule
