# 1-bit comparator

A 2-bit comparator is a digital logic circuit that compares two 2-bit binary numbers and determines their relationshipâ€”whether one is greater than, equal to, or less than the other.


## ðŸ§  Purpose of a Comparator:
   
    A 1-bit comparator compares A and B and outputs:
    
    A > B
    
    A = B
    
    A < B



## Verilog code for 1 bit comparator - Continous assignment

    module comparator(input a,b,output eq,gr,le);
    assign eq = ~(a ^ b);
    assign le = !a & b;
    assign gr = a & !b;
    endmodule

## Verilog code for 2 bit comparator - Continous assignment

       module comparator_2bit(
        input [1:0] a, b,
        output eq, gr, le);
        
      assign eq = (a == b);
      assign gr = (a > b);
      assign le = (a < b);
    endmodule

## Verilog code for 2 bit comparator 
      
      module comparator_2bit( input [1:0]a,b,output eq,gr,le);
       assign eq = ~(a[1] ^ b[1]) & ~(a[0] ^ b[0]);
       assign le = (!a[1] & b[1]) | ( (a[1]^b[1]) & (!a[0] & b[0])); 
       assign gr = (a[1] & !b[1]) | ( (a[1]^b[1]) & (a[0] & !b[0]));
      endmodule

## TestBench 

      module tb;
      reg a,b;
      wire eq,gr,le;
      
      comparator dut(a,b,eq,gr,le);
      integer i;
      
      initial begin
       for (i=0;i<10;i=i+1)
       begin
        a = $urandom_range(0,2);
        b = $urandom_range(0,2);
        #10;
        $display("Time = %0t , a = %0d , b = %0d , eq = %0d , gr = %0d , le = %0d ",$time,a,b,eq,gr,le);
       end
      #10 $finish;
      end
      
      
      initial begin
       $dumpfile("comparator.vcd");
       $dumpvars(0,tb);
      end
      
      endmodule

## VCD OUTPUT

  <img width="502" height="206" alt="vcd" src="https://github.com/user-attachments/assets/9b7e1ce5-8bf8-4e9c-9130-4f672bb25b2c" />

## GTKWAVE OUTPUT 

  <img width="1919" height="656" alt="1bitgtkwave" src="https://github.com/user-attachments/assets/8910feca-e31a-435e-a235-4536c765aaef" />
  
## YOSYS AND SKY130

1] read_verilog
2] read_liberty
3] hierarchy check

  <img width="717" height="380" alt="1bit" src="https://github.com/user-attachments/assets/b7d1feae-c67e-4ad0-94a7-4881c4bf0acc" />


4] proc

   <img width="747" height="340" alt="proc yosys_show" src="https://github.com/user-attachments/assets/9b2ac92a-e973-4ee1-a171-21348dcfef50" />

5] opt
  
  <img width="627" height="359" alt="proc_opt yosys_show" src="https://github.com/user-attachments/assets/bdd7f8dd-1cbe-4fb2-bcf9-4ec2052e53b3" />

6] techmap

   <img width="631" height="359" alt="techmap yosys_show" src="https://github.com/user-attachments/assets/8ec6fd1e-1b6a-48a3-8cd8-c27eec77d912" />

7] opt
 
  <img width="631" height="338" alt="techmap_opt yosys_show" src="https://github.com/user-attachments/assets/d6e8e541-e36d-451d-8cd4-7ccb39019b70" />

8] abc

  <img width="914" height="277" alt="abc yosys_show" src="https://github.com/user-attachments/assets/c650ebff-411a-4475-b9b1-3897474a22dd" />

9] opt

  <img width="621" height="277" alt="abc_opt yosys_show" src="https://github.com/user-attachments/assets/382c8f1c-efc0-4dba-85f8-86a2ef18931b" />

10] stat

  <img width="496" height="301" alt="stat" src="https://github.com/user-attachments/assets/7def0831-69da-4642-bf3c-5c7666317693" />


11] write_verilog 
      
      /* Generated by Yosys 0.33 (git sha1 2584903a060) */
      
      (* top =  1  *)
      (* src = "two_bit_comparator.v:1.1-5.10" *)
      module comparator(a, b, eq, gr, le);
        (* src = "two_bit_comparator.v:1.25-1.26" *)
        input a;
        wire a;
        (* src = "two_bit_comparator.v:1.27-1.28" *)
        input b;
        wire b;
        (* src = "two_bit_comparator.v:1.36-1.38" *)
        output eq;
        wire eq;
        (* src = "two_bit_comparator.v:1.39-1.41" *)
        output gr;
        wire gr;
        (* src = "two_bit_comparator.v:1.42-1.44" *)
        output le;
        wire le;
        sky130_fd_sc_hd__nor2b_1 _0_ (
          .A(a),
          .B_N(b),
          .Y(le)
        );
        sky130_fd_sc_hd__nor2b_1 _1_ (
          .A(b),
          .B_N(a),
          .Y(gr)
        );
        sky130_fd_sc_hd__xnor2_1 _2_ (
          .A(a),
          .B(b),
          .Y(eq)
        );
      endmodule


---


## VCD OUTPUT


## GTKWAVE OUTPUT 


## YOSYS AND SKY130

1] read_verilog
2] read_liberty
3] hierarchy check


4] proc

5] opt


6] techmap


7] opt

8] abc

9] opt

10] stat

11] write_verilog 
