{
    "//": "Basics", 
    "DESIGN_NAME": "outel8227",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/outel8227/outel8227.sv",
        "dir::../../verilog/rtl/outel8227/param_file.sv",
        "dir::../../verilog/rtl/outel8227/register.sv",
        "dir::../../verilog/rtl/outel8227/negEdgeDetector.sv",
        "dir::../../verilog/rtl/outel8227/posEdgeDetector.sv",
        "dir::../../verilog/rtl/outel8227/top8227.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/interrupt_injector.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/nmi_running_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/irq_generated_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/branch_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/pulse_slower.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/reset_running_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/synchronizer.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/instruction_loader.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/state_machine.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/nmi_generated_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/reset_detector.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/decoder.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/free_carry_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/demux.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/interrupt_started_ff.sv",
        "dir::../../verilog/rtl/outel8227/control_logic/addressing_modes.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/internal_dataflow.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/process_status_register_wrapper.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/process_status_register.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/program_counter_logic.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/alu.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/internal_bus.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/oneHotEncoder.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/bus_preset_logic.sv",
        "dir::../../verilog/rtl/outel8227/dataflow/bridge.sv"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 25,

    "//": "Add more configuration variables until design hardens with no errors",
    "//": "Try experimenting with different variable values as well",

    "//": "Core Utilization Percentage",
    "FP_CORE_UTIL": 50,

    "//": "Limits layers to use",
    "FP_PDN_MULTILAYER": false,

    "//": "Relax transition constraint",
    "MAX_TRANSITION_CONSTRAINT": 1.5
}
