

================================================================
== Vivado HLS Report for 'Relax'
================================================================
* Date:           Fri Jan  8 20:55:03 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.741 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16396|    16396| 0.164 ms | 0.164 ms |  16396|  16396|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16394|    16394|        12|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [divergent.cpp:207]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.36>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %add_ln207, %for_x ]" [divergent.cpp:207]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 0, %0 ], [ %select_ln212_1, %for_x ]" [divergent.cpp:212]   --->   Operation 17 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %for_x ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.31ns)   --->   "%icmp_ln207 = icmp eq i15 %indvar_flatten, -16384" [divergent.cpp:207]   --->   Operation 19 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln207 = add i15 %indvar_flatten, 1" [divergent.cpp:207]   --->   Operation 20 'add' 'add_ln207' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %2, label %for_x" [divergent.cpp:207]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%j = add i8 1, %j_0" [divergent.cpp:207]   --->   Operation 22 'add' 'j' <Predicate = (!icmp_ln207)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln209 = icmp eq i8 %i_0, -128" [divergent.cpp:209]   --->   Operation 23 'icmp' 'icmp_ln209' <Predicate = (!icmp_ln207)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%select_ln212 = select i1 %icmp_ln209, i8 0, i8 %i_0" [divergent.cpp:212]   --->   Operation 24 'select' 'select_ln212' <Predicate = (!icmp_ln207)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%select_ln212_1 = select i1 %icmp_ln209, i8 %j, i8 %j_0" [divergent.cpp:212]   --->   Operation 25 'select' 'select_ln212_1' <Predicate = (!icmp_ln207)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln212_1, i7 0)" [divergent.cpp:212]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i15 %tmp to i16" [divergent.cpp:210]   --->   Operation 27 'zext' 'zext_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %select_ln212 to i16" [divergent.cpp:212]   --->   Operation 28 'zext' 'zext_ln215' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.94ns)   --->   "%add_ln215 = add i16 %zext_ln215, %zext_ln210" [divergent.cpp:212]   --->   Operation 29 'add' 'add_ln215' <Predicate = (!icmp_ln207)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i16 %add_ln215 to i64" [divergent.cpp:212]   --->   Operation 30 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [16384 x i8]* %x_V, i64 0, i64 %zext_ln215_7" [divergent.cpp:212]   --->   Operation 31 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%x_old_V_addr = getelementptr [16384 x i8]* %x_old_V, i64 0, i64 %zext_ln215_7" [divergent.cpp:212]   --->   Operation 32 'getelementptr' 'x_old_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%x_V_load = load i8* %x_V_addr, align 1" [divergent.cpp:212]   --->   Operation 33 'load' 'x_V_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%x_old_V_load = load i8* %x_old_V_addr, align 1" [divergent.cpp:212]   --->   Operation 34 'load' 'x_old_V_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%i = add i8 1, %select_ln212" [divergent.cpp:209]   --->   Operation 35 'add' 'i' <Predicate = (!icmp_ln207)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%x_V_load = load i8* %x_V_addr, align 1" [divergent.cpp:212]   --->   Operation 36 'load' 'x_V_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %x_V_load to i9" [divergent.cpp:212]   --->   Operation 37 'sext' 'lhs_V' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%x_old_V_load = load i8* %x_old_V_addr, align 1" [divergent.cpp:212]   --->   Operation 38 'load' 'x_old_V_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %x_old_V_load to i9" [divergent.cpp:212]   --->   Operation 39 'sext' 'rhs_V' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.91ns)   --->   "%ret_V = sub i9 %lhs_V, %rhs_V" [divergent.cpp:212]   --->   Operation 40 'sub' 'ret_V' <Predicate = (!icmp_ln207)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1429 = sext i9 %ret_V to i32" [divergent.cpp:212]   --->   Operation 41 'sext' 'sext_ln1429' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_4 : Operation 42 [6/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429 to double" [divergent.cpp:212]   --->   Operation 42 'sitodp' 'val_assign' <Predicate = (!icmp_ln207)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 43 [5/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429 to double" [divergent.cpp:212]   --->   Operation 43 'sitodp' 'val_assign' <Predicate = (!icmp_ln207)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 44 [4/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429 to double" [divergent.cpp:212]   --->   Operation 44 'sitodp' 'val_assign' <Predicate = (!icmp_ln207)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 45 [3/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429 to double" [divergent.cpp:212]   --->   Operation 45 'sitodp' 'val_assign' <Predicate = (!icmp_ln207)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 46 [2/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429 to double" [divergent.cpp:212]   --->   Operation 46 'sitodp' 'val_assign' <Predicate = (!icmp_ln207)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 47 [1/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429 to double" [divergent.cpp:212]   --->   Operation 47 'sitodp' 'val_assign' <Predicate = (!icmp_ln207)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.76>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%reg_V = bitcast double %val_assign to i64" [divergent.cpp:212]   --->   Operation 48 'bitcast' 'reg_V' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i64 %reg_V to i63" [divergent.cpp:212]   --->   Operation 49 'trunc' 'trunc_ln310' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [divergent.cpp:212]   --->   Operation 50 'bitselect' 'p_Result_31' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)" [divergent.cpp:212]   --->   Operation 51 'partselect' 'p_Result_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%exp_V = zext i11 %p_Result_s to i12" [divergent.cpp:212]   --->   Operation 52 'zext' 'exp_V' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i64 %reg_V to i8" [divergent.cpp:212]   --->   Operation 53 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (2.78ns)   --->   "%icmp_ln326 = icmp eq i63 %trunc_ln310, 0" [divergent.cpp:212]   --->   Operation 54 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln207)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, %exp_V" [divergent.cpp:212]   --->   Operation 55 'sub' 'sh_amt' <Predicate = (!icmp_ln207)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (1.88ns)   --->   "%icmp_ln330 = icmp eq i11 %p_Result_s, -973" [divergent.cpp:212]   --->   Operation 56 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln207)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln332 = icmp sgt i12 %sh_amt, 0" [divergent.cpp:212]   --->   Operation 57 'icmp' 'icmp_ln332' <Predicate = (!icmp_ln207)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (1.99ns)   --->   "%icmp_ln333 = icmp slt i12 %sh_amt, 54" [divergent.cpp:212]   --->   Operation 58 'icmp' 'icmp_ln333' <Predicate = (!icmp_ln207)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.97ns)   --->   "%or_ln330 = or i1 %icmp_ln326, %icmp_ln330" [divergent.cpp:212]   --->   Operation 59 'or' 'or_ln330' <Predicate = (!icmp_ln207)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.74>
ST_11 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln318 = trunc i64 %reg_V to i52" [divergent.cpp:212]   --->   Operation 60 'trunc' 'trunc_ln318' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%tmp_35 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)" [divergent.cpp:212]   --->   Operation 61 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%sext_ln329 = sext i12 %sh_amt to i32" [divergent.cpp:212]   --->   Operation 62 'sext' 'sext_ln329' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.54ns)   --->   "%sh_amt_24 = sub i12 0, %sh_amt" [divergent.cpp:212]   --->   Operation 63 'sub' 'sh_amt_24' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%trunc_ln342 = trunc i12 %sh_amt_24 to i8" [divergent.cpp:212]   --->   Operation 64 'trunc' 'trunc_ln342' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_24, i32 3, i32 10)" [divergent.cpp:212]   --->   Operation 65 'partselect' 'tmp_82' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln343 = icmp slt i8 %tmp_82, 1" [divergent.cpp:212]   --->   Operation 66 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%zext_ln334 = zext i32 %sext_ln329 to i53" [divergent.cpp:212]   --->   Operation 67 'zext' 'zext_ln334' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%lshr_ln334 = lshr i53 %tmp_35, %zext_ln334" [divergent.cpp:212]   --->   Operation 68 'lshr' 'lshr_ln334' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln334 = trunc i53 %lshr_ln334 to i8" [divergent.cpp:212]   --->   Operation 69 'trunc' 'trunc_ln334' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%shl_ln345 = shl i8 %trunc_ln331, %trunc_ln342" [divergent.cpp:212]   --->   Operation 70 'shl' 'shl_ln345' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln332)   --->   "%xor_ln330 = xor i1 %or_ln330, true" [divergent.cpp:212]   --->   Operation 71 'xor' 'xor_ln330' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332 = and i1 %icmp_ln332, %xor_ln330" [divergent.cpp:212]   --->   Operation 72 'and' 'and_ln332' <Predicate = (!icmp_ln207)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%and_ln333 = and i1 %and_ln332, %icmp_ln333" [divergent.cpp:212]   --->   Operation 73 'and' 'and_ln333' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333 = select i1 %and_ln333, i8 %trunc_ln334, i8 0" [divergent.cpp:212]   --->   Operation 74 'select' 'select_ln333' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln343)   --->   "%or_ln332 = or i1 %or_ln330, %icmp_ln332" [divergent.cpp:212]   --->   Operation 75 'or' 'or_ln332' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln343)   --->   "%xor_ln332 = xor i1 %or_ln332, true" [divergent.cpp:212]   --->   Operation 76 'xor' 'xor_ln332' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343 = and i1 %icmp_ln343, %xor_ln332" [divergent.cpp:212]   --->   Operation 77 'and' 'and_ln343' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%select_ln343 = select i1 %and_ln343, i8 %shl_ln345, i8 %select_ln333" [divergent.cpp:212]   --->   Operation 78 'select' 'select_ln343' <Predicate = (!icmp_ln207 & !icmp_ln326)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326 = select i1 %icmp_ln326, i8 0, i8 %select_ln343" [divergent.cpp:212]   --->   Operation 79 'select' 'select_ln326' <Predicate = (!icmp_ln207)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.65>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_24)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [divergent.cpp:212]   --->   Operation 80 'bitselect' 'tmp_83' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_24)   --->   "%select_ln336 = select i1 %tmp_83, i8 -1, i8 0" [divergent.cpp:212]   --->   Operation 81 'select' 'select_ln336' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_24)   --->   "%xor_ln333 = xor i1 %icmp_ln333, true" [divergent.cpp:212]   --->   Operation 82 'xor' 'xor_ln333' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_24)   --->   "%and_ln333_24 = and i1 %and_ln332, %xor_ln333" [divergent.cpp:212]   --->   Operation 83 'and' 'and_ln333_24' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_24 = select i1 %and_ln333_24, i8 %select_ln336, i8 %select_ln326" [divergent.cpp:212]   --->   Operation 84 'select' 'select_ln333_24' <Predicate = (!icmp_ln207)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%xor_ln326 = xor i1 %icmp_ln326, true" [divergent.cpp:212]   --->   Operation 85 'xor' 'xor_ln326' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %icmp_ln330, %xor_ln326" [divergent.cpp:212]   --->   Operation 86 'and' 'and_ln330' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i8 %trunc_ln331, i8 %select_ln333_24" [divergent.cpp:212]   --->   Operation 87 'select' 'select_ln330' <Predicate = (!icmp_ln207)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (1.91ns)   --->   "%sub_ln461 = sub i8 0, %select_ln330" [divergent.cpp:212]   --->   Operation 88 'sub' 'sub_ln461' <Predicate = (!icmp_ln207 & p_Result_31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (1.24ns)   --->   "%select_ln351 = select i1 %p_Result_31, i8 %sub_ln461, i8 %select_ln330" [divergent.cpp:212]   --->   Operation 89 'select' 'select_ln351' <Predicate = (!icmp_ln207)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str134) nounwind" [divergent.cpp:210]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str134)" [divergent.cpp:210]   --->   Operation 93 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str235) nounwind" [divergent.cpp:211]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%x_bar_V_addr = getelementptr [16384 x i8]* %x_bar_V, i64 0, i64 %zext_ln215_7" [divergent.cpp:212]   --->   Operation 95 'getelementptr' 'x_bar_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %select_ln351, i8* %x_bar_V_addr, align 1" [divergent.cpp:212]   --->   Operation 96 'store' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str134, i32 %tmp_s)" [divergent.cpp:213]   --->   Operation 97 'specregionend' 'empty_88' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 98 'br' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [divergent.cpp:215]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_old_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_bar_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln207           (br               ) [ 011111111111110]
indvar_flatten     (phi              ) [ 001000000000000]
j_0                (phi              ) [ 001000000000000]
i_0                (phi              ) [ 001000000000000]
icmp_ln207         (icmp             ) [ 001111111111110]
add_ln207          (add              ) [ 011111111111110]
br_ln207           (br               ) [ 000000000000000]
j                  (add              ) [ 000000000000000]
icmp_ln209         (icmp             ) [ 000000000000000]
select_ln212       (select           ) [ 000000000000000]
select_ln212_1     (select           ) [ 011111111111110]
tmp                (bitconcatenate   ) [ 000000000000000]
zext_ln210         (zext             ) [ 000000000000000]
zext_ln215         (zext             ) [ 000000000000000]
add_ln215          (add              ) [ 000000000000000]
zext_ln215_7       (zext             ) [ 001111111111110]
x_V_addr           (getelementptr    ) [ 001100000000000]
x_old_V_addr       (getelementptr    ) [ 001100000000000]
i                  (add              ) [ 011111111111110]
x_V_load           (load             ) [ 000000000000000]
lhs_V              (sext             ) [ 000000000000000]
x_old_V_load       (load             ) [ 000000000000000]
rhs_V              (sext             ) [ 000000000000000]
ret_V              (sub              ) [ 001010000000000]
sext_ln1429        (sext             ) [ 001001111100000]
val_assign         (sitodp           ) [ 001000000010000]
reg_V              (bitcast          ) [ 001000000001100]
trunc_ln310        (trunc            ) [ 000000000000000]
p_Result_31        (bitselect        ) [ 001000000001100]
p_Result_s         (partselect       ) [ 000000000000000]
exp_V              (zext             ) [ 000000000000000]
trunc_ln331        (trunc            ) [ 001000000001100]
icmp_ln326         (icmp             ) [ 001000000001100]
sh_amt             (sub              ) [ 001000000001000]
icmp_ln330         (icmp             ) [ 001000000001100]
icmp_ln332         (icmp             ) [ 001000000001000]
icmp_ln333         (icmp             ) [ 001000000001100]
or_ln330           (or               ) [ 001000000001000]
trunc_ln318        (trunc            ) [ 000000000000000]
tmp_35             (bitconcatenate   ) [ 000000000000000]
sext_ln329         (sext             ) [ 000000000000000]
sh_amt_24          (sub              ) [ 000000000000000]
trunc_ln342        (trunc            ) [ 000000000000000]
tmp_82             (partselect       ) [ 000000000000000]
icmp_ln343         (icmp             ) [ 000000000000000]
zext_ln334         (zext             ) [ 000000000000000]
lshr_ln334         (lshr             ) [ 000000000000000]
trunc_ln334        (trunc            ) [ 000000000000000]
shl_ln345          (shl              ) [ 000000000000000]
xor_ln330          (xor              ) [ 000000000000000]
and_ln332          (and              ) [ 001000000000100]
and_ln333          (and              ) [ 000000000000000]
select_ln333       (select           ) [ 000000000000000]
or_ln332           (or               ) [ 000000000000000]
xor_ln332          (xor              ) [ 000000000000000]
and_ln343          (and              ) [ 000000000000000]
select_ln343       (select           ) [ 000000000000000]
select_ln326       (select           ) [ 001000000000100]
tmp_83             (bitselect        ) [ 000000000000000]
select_ln336       (select           ) [ 000000000000000]
xor_ln333          (xor              ) [ 000000000000000]
and_ln333_24       (and              ) [ 000000000000000]
select_ln333_24    (select           ) [ 000000000000000]
xor_ln326          (xor              ) [ 000000000000000]
and_ln330          (and              ) [ 000000000000000]
select_ln330       (select           ) [ 000000000000000]
sub_ln461          (sub              ) [ 000000000000000]
select_ln351       (select           ) [ 001000000000010]
specloopname_ln0   (specloopname     ) [ 000000000000000]
empty              (speclooptripcount) [ 000000000000000]
specloopname_ln210 (specloopname     ) [ 000000000000000]
tmp_s              (specregionbegin  ) [ 000000000000000]
specpipeline_ln211 (specpipeline     ) [ 000000000000000]
x_bar_V_addr       (getelementptr    ) [ 000000000000000]
store_ln212        (store            ) [ 000000000000000]
empty_88           (specregionend    ) [ 000000000000000]
br_ln0             (br               ) [ 011111111111110]
ret_ln215          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_old_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_old_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_bar_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_bar_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="x_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="x_old_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_old_V_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_old_V_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_bar_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="11"/>
<pin id="110" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_bar_V_addr/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln212_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/13 "/>
</bind>
</comp>

<comp id="119" class="1005" name="indvar_flatten_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="15" slack="1"/>
<pin id="121" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_flatten_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="15" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln207_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln207_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="15" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln209_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln212_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln212_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln210_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln215_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln215_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="15" slack="0"/>
<pin id="214" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln215_7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="lhs_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="rhs_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ret_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1429_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1429/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="reg_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln310_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln310/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_31_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Result_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exp_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln331_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln326_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="63" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sh_amt_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="11" slack="0"/>
<pin id="289" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln330_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/10 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln332_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln333_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln330_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln330/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln318_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln318/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_35_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="53" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="52" slack="0"/>
<pin id="323" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln329_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sh_amt_24_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="12" slack="1"/>
<pin id="333" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_24/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln342_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_82_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="0" index="2" bw="3" slack="0"/>
<pin id="343" dir="0" index="3" bw="5" slack="0"/>
<pin id="344" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_82/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln343_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln334_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="lshr_ln334_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="53" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln334/11 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln334_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="53" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln334/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln345_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln345/11 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln330_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln330/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln332_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln332/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln333_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln333_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln332_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="1"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln332/11 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln332_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln332/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln343_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln343/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln343_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln326_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln326/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_83_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="2"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln336_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln336/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="xor_ln333_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="and_ln333_24_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_24/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln333_24_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="1"/>
<pin id="457" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333_24/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln326_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="2"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln326/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln330_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="2"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln330_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="2"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sub_ln461_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/12 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln351_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="2"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351/12 "/>
</bind>
</comp>

<comp id="490" class="1005" name="icmp_ln207_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln207_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="15" slack="0"/>
<pin id="496" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln207 "/>
</bind>
</comp>

<comp id="499" class="1005" name="select_ln212_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln212_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="zext_ln215_7_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="11"/>
<pin id="506" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln215_7 "/>
</bind>
</comp>

<comp id="509" class="1005" name="x_V_addr_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="x_old_V_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="1"/>
<pin id="516" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_old_V_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="i_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="524" class="1005" name="ret_V_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="529" class="1005" name="sext_ln1429_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1429 "/>
</bind>
</comp>

<comp id="534" class="1005" name="val_assign_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="539" class="1005" name="reg_V_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reg_V "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_Result_31_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="2"/>
<pin id="547" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_31 "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln331_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln331 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln326_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln326 "/>
</bind>
</comp>

<comp id="562" class="1005" name="sh_amt_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="1"/>
<pin id="564" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="568" class="1005" name="icmp_ln330_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2"/>
<pin id="570" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln332_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln332 "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln333_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln333 "/>
</bind>
</comp>

<comp id="585" class="1005" name="or_ln330_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln330 "/>
</bind>
</comp>

<comp id="591" class="1005" name="and_ln332_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln332 "/>
</bind>
</comp>

<comp id="596" class="1005" name="select_ln326_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln326 "/>
</bind>
</comp>

<comp id="601" class="1005" name="select_ln351_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln351 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="123" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="123" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="134" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="145" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="145" pin="4"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="173" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="167" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="134" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="187" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="179" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="179" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="94" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="100" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="229" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="247" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="247" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="250" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="262" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="286" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="286" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="280" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="330" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="353"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="327" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="319" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="335" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="365" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="8" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="349" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="369" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="389" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="8" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="413" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="8" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="435" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="453" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="8" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="470" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="155" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="161" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="502"><net_src comp="187" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="507"><net_src comp="217" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="512"><net_src comp="80" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="517"><net_src comp="87" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="522"><net_src comp="223" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="527"><net_src comp="237" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="532"><net_src comp="243" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="537"><net_src comp="152" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="542"><net_src comp="247" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="548"><net_src comp="254" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="553"><net_src comp="276" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="559"><net_src comp="280" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="565"><net_src comp="286" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="571"><net_src comp="292" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="576"><net_src comp="298" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="582"><net_src comp="304" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="588"><net_src comp="310" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="594"><net_src comp="379" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="599"><net_src comp="421" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="604"><net_src comp="483" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_bar_V | {13 }
 - Input state : 
	Port: Relax : x_V | {2 3 }
	Port: Relax : x_old_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln207 : 1
		add_ln207 : 1
		br_ln207 : 2
		j : 1
		icmp_ln209 : 1
		select_ln212 : 2
		select_ln212_1 : 2
		tmp : 3
		zext_ln210 : 4
		zext_ln215 : 3
		add_ln215 : 5
		zext_ln215_7 : 6
		x_V_addr : 7
		x_old_V_addr : 7
		x_V_load : 8
		x_old_V_load : 8
		i : 3
	State 3
		lhs_V : 1
		rhs_V : 1
		ret_V : 2
	State 4
		val_assign : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		trunc_ln310 : 1
		p_Result_31 : 1
		p_Result_s : 1
		exp_V : 2
		trunc_ln331 : 1
		icmp_ln326 : 2
		sh_amt : 3
		icmp_ln330 : 2
		icmp_ln332 : 4
		icmp_ln333 : 4
		or_ln330 : 3
	State 11
		tmp_35 : 1
		trunc_ln342 : 1
		tmp_82 : 1
		icmp_ln343 : 2
		zext_ln334 : 1
		lshr_ln334 : 2
		trunc_ln334 : 3
		shl_ln345 : 2
		select_ln333 : 4
		and_ln343 : 3
		select_ln343 : 5
		select_ln326 : 6
	State 12
		select_ln336 : 1
		select_ln330 : 1
		sub_ln461 : 2
		select_ln351 : 3
	State 13
		store_ln212 : 1
		empty_88 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|  sitodp  |       grp_fu_152       |    0    |   412   |   645   |
|----------|------------------------|---------|---------|---------|
|   lshr   |    lshr_ln334_fu_359   |    0    |    0    |   160   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln207_fu_155   |    0    |    0    |    13   |
|          |    icmp_ln209_fu_173   |    0    |    0    |    11   |
|          |    icmp_ln326_fu_280   |    0    |    0    |    29   |
|   icmp   |    icmp_ln330_fu_292   |    0    |    0    |    13   |
|          |    icmp_ln332_fu_298   |    0    |    0    |    13   |
|          |    icmp_ln333_fu_304   |    0    |    0    |    13   |
|          |    icmp_ln343_fu_349   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln207_fu_161    |    0    |    0    |    21   |
|    add   |        j_fu_167        |    0    |    0    |    15   |
|          |    add_ln215_fu_211    |    0    |    0    |    21   |
|          |        i_fu_223        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln212_fu_179  |    0    |    0    |    8    |
|          |  select_ln212_1_fu_187 |    0    |    0    |    8    |
|          |   select_ln333_fu_389  |    0    |    0    |    8    |
|          |   select_ln343_fu_413  |    0    |    0    |    8    |
|  select  |   select_ln326_fu_421  |    0    |    0    |    8    |
|          |   select_ln336_fu_435  |    0    |    0    |    2    |
|          | select_ln333_24_fu_453 |    0    |    0    |    8    |
|          |   select_ln330_fu_470  |    0    |    0    |    8    |
|          |   select_ln351_fu_483  |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |      ret_V_fu_237      |    0    |    0    |    15   |
|    sub   |      sh_amt_fu_286     |    0    |    0    |    12   |
|          |    sh_amt_24_fu_330    |    0    |    0    |    12   |
|          |    sub_ln461_fu_477    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln345_fu_369    |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln332_fu_379    |    0    |    0    |    2    |
|          |    and_ln333_fu_384    |    0    |    0    |    2    |
|    and   |    and_ln343_fu_407    |    0    |    0    |    2    |
|          |   and_ln333_24_fu_448  |    0    |    0    |    2    |
|          |    and_ln330_fu_465    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln330_fu_374    |    0    |    0    |    2    |
|    xor   |    xor_ln332_fu_401    |    0    |    0    |    2    |
|          |    xor_ln333_fu_443    |    0    |    0    |    2    |
|          |    xor_ln326_fu_460    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln330_fu_310    |    0    |    0    |    2    |
|          |     or_ln332_fu_397    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_195       |    0    |    0    |    0    |
|          |      tmp_35_fu_319     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln210_fu_203   |    0    |    0    |    0    |
|          |    zext_ln215_fu_207   |    0    |    0    |    0    |
|   zext   |   zext_ln215_7_fu_217  |    0    |    0    |    0    |
|          |      exp_V_fu_272      |    0    |    0    |    0    |
|          |    zext_ln334_fu_355   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      lhs_V_fu_229      |    0    |    0    |    0    |
|   sext   |      rhs_V_fu_233      |    0    |    0    |    0    |
|          |   sext_ln1429_fu_243   |    0    |    0    |    0    |
|          |    sext_ln329_fu_327   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln310_fu_250   |    0    |    0    |    0    |
|          |   trunc_ln331_fu_276   |    0    |    0    |    0    |
|   trunc  |   trunc_ln318_fu_316   |    0    |    0    |    0    |
|          |   trunc_ln342_fu_335   |    0    |    0    |    0    |
|          |   trunc_ln334_fu_365   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|   p_Result_31_fu_254   |    0    |    0    |    0    |
|          |      tmp_83_fu_428     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    p_Result_s_fu_262   |    0    |    0    |    0    |
|          |      tmp_82_fu_339     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   412   |   1141  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln207_reg_494  |   15   |
|   and_ln332_reg_591  |    1   |
|      i_0_reg_141     |    8   |
|       i_reg_519      |    8   |
|  icmp_ln207_reg_490  |    1   |
|  icmp_ln326_reg_556  |    1   |
|  icmp_ln330_reg_568  |    1   |
|  icmp_ln332_reg_573  |    1   |
|  icmp_ln333_reg_579  |    1   |
|indvar_flatten_reg_119|   15   |
|      j_0_reg_130     |    8   |
|   or_ln330_reg_585   |    1   |
|  p_Result_31_reg_545 |    1   |
|     reg_V_reg_539    |   64   |
|     ret_V_reg_524    |    9   |
|select_ln212_1_reg_499|    8   |
| select_ln326_reg_596 |    8   |
| select_ln351_reg_601 |    8   |
|  sext_ln1429_reg_529 |   32   |
|    sh_amt_reg_562    |   12   |
|  trunc_ln331_reg_550 |    8   |
|  val_assign_reg_534  |   64   |
|   x_V_addr_reg_509   |   14   |
| x_old_V_addr_reg_514 |   14   |
| zext_ln215_7_reg_504 |   64   |
+----------------------+--------+
|         Total        |   367  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_152    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   412  |  1141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   779  |  1168  |
+-----------+--------+--------+--------+--------+
