// Seed: 1587271914
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wire module_0,
    output wire id_3,
    inout wand id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13
);
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input logic id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input supply0 id_10
);
  assign id_8 = 1'h0 ^ id_6;
  id_12 :
  assert property (@(posedge 1) id_2)
  else $display(1, 1'b0);
  assign id_8 = id_2;
  module_0(
      id_8, id_12, id_8, id_8, id_12, id_5, id_5, id_7, id_12, id_0, id_9, id_8, id_5, id_12
  );
  assign id_9 = id_3;
  wand id_13 = 1'd0;
  initial begin
    id_1 <= id_6;
  end
  assign id_9  = id_12;
  assign id_12 = 1;
  always @(id_10 or posedge 1) begin
    disable id_14;
  end
endmodule
