

================================================================
== Vitis HLS Report for 'KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop'
================================================================
* Date:           Wed Jun 29 08:15:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3849|     3849|  12.829 us|  12.829 us|  3849|  3849|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ColLoop  |     3847|     3847|         9|          1|          1|  3840|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     5|       -|       -|    -|
|Expression       |        -|     -|       0|     349|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     113|    -|
|Register         |        -|     -|     398|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     398|     590|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_13ns_15ns_21_4_1_U147  |mac_muladd_8ns_13ns_15ns_21_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_10ns_21ns_22_4_1_U150   |mac_muladd_8s_10ns_21ns_22_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_15ns_21ns_23_4_1_U148   |mac_muladd_8s_15ns_21ns_23_4_1   |  i0 * i1 + i2|
    |mac_muladd_8s_15s_21ns_23_4_1_U149    |mac_muladd_8s_15s_21ns_23_4_1    |  i0 * i1 + i2|
    |mac_muladd_8s_16s_23s_24_4_1_U151     |mac_muladd_8s_16s_23s_24_4_1     |  i0 + i1 * i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Value_int_1_fu_438_p2             |         +|   0|  0|  17|          10|          10|
    |Value_int_2_fu_508_p2             |         +|   0|  0|  18|          11|          11|
    |Value_int_fu_355_p2               |         +|   0|  0|  18|          10|          10|
    |Value_uchar_2_fu_467_p2           |         +|   0|  0|  15|           8|           8|
    |Value_uchar_4_fu_543_p2           |         +|   0|  0|  19|           8|           8|
    |Value_uchar_fu_389_p2             |         +|   0|  0|  19|           8|           8|
    |add_ln4220_fu_235_p2              |         +|   0|  0|  15|           8|           6|
    |add_ln766_3_fu_538_p2             |         +|   0|  0|  19|           8|           8|
    |add_ln766_fu_385_p2               |         +|   0|  0|  19|           8|           8|
    |add_ln848_fu_350_p2               |         +|   0|  0|  18|          10|          10|
    |add_ln874_fu_338_p2               |         +|   0|  0|  17|          10|          10|
    |j_3_fu_202_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|   2|           1|           1|
    |ap_condition_642                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_647                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_652                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln4200_fu_196_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln4220_fu_230_p2             |      icmp|   0|  0|  11|           8|           5|
    |icmp_ln761_1_fu_453_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln761_2_fu_524_p2            |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln761_fu_371_p2              |      icmp|   0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln761_1_fu_480_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln761_2_fu_557_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln761_fu_402_p2                |        or|   0|  0|   2|           1|           1|
    |Value_uchar_6_fu_408_p3           |    select|   0|  0|   8|           1|           8|
    |Value_uchar_7_fu_486_p3           |    select|   0|  0|   8|           1|           8|
    |Value_uchar_8_fu_563_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln761_2_fu_472_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln761_4_fu_549_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln761_fu_394_p3            |    select|   0|  0|   2|           1|           2|
    |y1_fu_240_p3                      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |evenBlock_2_fu_208_p2             |       xor|   0|  0|   2|           1|           2|
    |u_fu_276_p2                       |       xor|   0|  0|   9|           8|           9|
    |v_fu_266_p2                       |       xor|   0|  0|   9|           8|           9|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 349|         183|         194|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_evenBlock_1_phi_fu_180_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2                  |   9|          2|   16|         32|
    |evenBlock_1_reg_177                   |   9|          2|    1|          2|
    |imgInput_uv_data82_blk_n              |   9|          2|    1|          2|
    |imgInput_y_data81_blk_n               |   9|          2|    1|          2|
    |j_fu_122                              |   9|          2|   16|         32|
    |rgb_mat_data83_blk_n                  |   9|          2|    1|          2|
    |uvPacked_V_1_out_o                    |  14|          3|   16|         48|
    |uvStream_i_blk_n                      |   9|          2|    1|          2|
    |uvStream_o_blk_n                      |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 113|         25|   57|        130|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Value_uchar_6_reg_742              |   8|   0|    8|          0|
    |Value_uchar_7_reg_747              |   8|   0|    8|          0|
    |Value_uchar_8_reg_752              |   8|   0|    8|          0|
    |add_ln874_reg_737                  |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |evenBlock_1_reg_177                |   1|   0|    1|          0|
    |evenBlock_1_reg_177_pp0_iter1_reg  |   1|   0|    1|          0|
    |evenBlock_2_reg_641                |   1|   0|    1|          0|
    |icmp_ln4200_reg_637                |   1|   0|    1|          0|
    |j_fu_122                           |  16|   0|   16|          0|
    |t_reg_646                          |   8|   0|    8|          0|
    |tmp_V_reg_652                      |  16|   0|   16|          0|
    |trunc_ln759_3_reg_731              |   7|   0|    7|          0|
    |trunc_ln_reg_720                   |   8|   0|    8|          0|
    |u_reg_677                          |   8|   0|    8|          0|
    |v_reg_670                          |   8|   0|    8|          0|
    |y1_reg_657                         |   8|   0|    8|          0|
    |zext_ln847_reg_714                 |   8|   0|   10|          2|
    |icmp_ln4200_reg_637                |  64|  32|    1|          0|
    |u_reg_677                          |  64|  32|    8|          0|
    |v_reg_670                          |  64|  32|    8|          0|
    |y1_reg_657                         |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 398| 128|  169|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_ColLoop|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_ColLoop|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_ColLoop|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_ColLoop|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_ColLoop|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_ColLoop|  return value|
|imgInput_y_data81_dout             |   in|    8|     ap_fifo|                                                  imgInput_y_data81|       pointer|
|imgInput_y_data81_num_data_valid   |   in|    2|     ap_fifo|                                                  imgInput_y_data81|       pointer|
|imgInput_y_data81_fifo_cap         |   in|    2|     ap_fifo|                                                  imgInput_y_data81|       pointer|
|imgInput_y_data81_empty_n          |   in|    1|     ap_fifo|                                                  imgInput_y_data81|       pointer|
|imgInput_y_data81_read             |  out|    1|     ap_fifo|                                                  imgInput_y_data81|       pointer|
|imgInput_uv_data82_dout            |   in|   16|     ap_fifo|                                                 imgInput_uv_data82|       pointer|
|imgInput_uv_data82_num_data_valid  |   in|    2|     ap_fifo|                                                 imgInput_uv_data82|       pointer|
|imgInput_uv_data82_fifo_cap        |   in|    2|     ap_fifo|                                                 imgInput_uv_data82|       pointer|
|imgInput_uv_data82_empty_n         |   in|    1|     ap_fifo|                                                 imgInput_uv_data82|       pointer|
|imgInput_uv_data82_read            |  out|    1|     ap_fifo|                                                 imgInput_uv_data82|       pointer|
|uvStream_din                       |  out|   16|     ap_fifo|                                                           uvStream|       pointer|
|uvStream_full_n                    |   in|    1|     ap_fifo|                                                           uvStream|       pointer|
|uvStream_write                     |  out|    1|     ap_fifo|                                                           uvStream|       pointer|
|uvStream_dout                      |   in|   16|     ap_fifo|                                                           uvStream|       pointer|
|uvStream_empty_n                   |   in|    1|     ap_fifo|                                                           uvStream|       pointer|
|uvStream_read                      |  out|    1|     ap_fifo|                                                           uvStream|       pointer|
|rgb_mat_data83_din                 |  out|   24|     ap_fifo|                                                     rgb_mat_data83|       pointer|
|rgb_mat_data83_num_data_valid      |   in|    2|     ap_fifo|                                                     rgb_mat_data83|       pointer|
|rgb_mat_data83_fifo_cap            |   in|    2|     ap_fifo|                                                     rgb_mat_data83|       pointer|
|rgb_mat_data83_full_n              |   in|    1|     ap_fifo|                                                     rgb_mat_data83|       pointer|
|rgb_mat_data83_write               |  out|    1|     ap_fifo|                                                     rgb_mat_data83|       pointer|
|evenBlock                          |   in|    1|     ap_none|                                                          evenBlock|        scalar|
|width                              |   in|   16|     ap_none|                                                              width|        scalar|
|evenRow                            |   in|    1|     ap_none|                                                            evenRow|        scalar|
|uvPacked_V_1_out_i                 |   in|   16|     ap_ovld|                                                   uvPacked_V_1_out|       pointer|
|uvPacked_V_1_out_o                 |  out|   16|     ap_ovld|                                                   uvPacked_V_1_out|       pointer|
|uvPacked_V_1_out_o_ap_vld          |  out|    1|     ap_ovld|                                                   uvPacked_V_1_out|       pointer|
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

