$date
	Sun Oct 23 03:55:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#462375
b10100 !
1"
#462378
b10100 &
b10100 %
1$
#462379
0"
#462382
b1010 &
b1010 %
#462386
b101 &
b101 %
#462390
b10000 &
b10000 %
#462394
b1000 &
b1000 %
#462398
b100 &
b100 %
#462402
b10 &
b10 %
#462406
b1 &
1#
b1 %
#462410
b0 &
b0 %
0#
0$
#1427687
b11010 !
1"
#1427690
b11010 &
b11010 %
1$
#1427691
0"
#1427694
b1101 &
b1101 %
#1427698
b101000 &
b101000 %
#1427702
b10100 &
b10100 %
#1427706
b1010 &
b1010 %
#1427710
b101 &
b101 %
#1427714
b10000 &
b10000 %
#1427718
b1000 &
b1000 %
#1427722
b100 &
b100 %
#1427726
b10 &
b10 %
#1427730
b1 &
b1 %
1#
#1427734
b0 &
0#
b0 %
0$
#2453857
1"
#2453858
b11010 &
b11010 %
1$
#2453859
0"
#2453862
b1101 &
b1101 %
#2453866
b101000 &
b101000 %
#2453870
b10100 &
b10100 %
#2453874
b1010 &
b1010 %
#2453878
b101 &
b101 %
#2453882
b10000 &
b10000 %
#2453886
b1000 &
b1000 %
#2453890
b100 &
b100 %
#2453894
b10 &
b10 %
#2453898
b1 &
b1 %
1#
#2453902
b0 &
0#
b0 %
0$
#4500012
