Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date             : Thu Dec  8 17:32:46 2016
| Host             : Leviathan running 64-bit Arch Linux
| Command          : report_power -file unity_wrapper_power_routed.rpt -pb unity_wrapper_power_summary_routed.pb -rpx unity_wrapper_power_routed.rpx
| Design           : unity_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.045 |
| Dynamic (W)              | 0.926 |
| Device Static (W)        | 0.120 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 72.9  |
| Junction Temperature (C) | 37.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        8 |       --- |             --- |
| Slice Logic              |     0.046 |     7476 |       --- |             --- |
|   LUT as Logic           |     0.034 |     3915 |     17600 |           22.24 |
|   CARRY4                 |     0.007 |      605 |      4400 |           13.75 |
|   LUT as Distributed RAM |     0.005 |      324 |      6000 |            5.40 |
|   Register               |    <0.001 |     1694 |     35200 |            4.81 |
|   F7/F8 Muxes            |    <0.001 |      166 |     17600 |            0.94 |
|   Others                 |     0.000 |      231 |       --- |             --- |
| Signals                  |     0.069 |     6956 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        60 |            1.67 |
| MMCM                     |     0.117 |        1 |         2 |           50.00 |
| DSPs                     |     0.020 |       20 |        80 |           25.00 |
| I/O                      |     0.015 |       24 |        54 |           44.44 |
| PS7                      |     0.642 |        1 |       --- |             --- |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     1.045 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.158 |       0.153 |      0.005 |
| Vccaux    |       1.800 |     0.076 |       0.065 |      0.011 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.632 |       0.609 |      0.023 |
| Vccpaux   |       1.800 |     0.011 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------+-----------------+
| Clock      | Domain                                                   | Constraint (ns) |
+------------+----------------------------------------------------------+-----------------+
| CLKFBIN    | unity_i/unity_ctrl_0/U0/UNITY/CLKFBIN                    |             5.0 |
| clk_fpga_0 | unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             5.0 |
| clk_uart   | unity_i/unity_ctrl_0/U0/UNITY/clk_uart                   |            10.4 |
| unity_clk  | unity_i/unity_ctrl_0/U0/UNITY/unity_clk                  |            20.0 |
+------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------+-----------+
| Name                                                        | Power (W) |
+-------------------------------------------------------------+-----------+
| unity_wrapper                                               |     0.926 |
|   unity_i                                                   |     0.910 |
|     BLDC_MOTOR_CONTROL                                      |     0.015 |
|       BLDC_DIR_CTRL_0                                       |    <0.001 |
|       BLDC_SPEED_OBSERVER_0                                 |     0.002 |
|         U0                                                  |     0.002 |
|       BLDC_STARTUP_0                                        |     0.003 |
|         U0                                                  |     0.003 |
|       BLDC_STATE_CONTROLLER_0                               |    <0.001 |
|         U0                                                  |    <0.001 |
|       DIR_SENSE_0                                           |    <0.001 |
|         U0                                                  |    <0.001 |
|       OL_BLDC_Stepper_0                                     |    <0.001 |
|         U0                                                  |    <0.001 |
|       PWM_generator_0                                       |     0.003 |
|         U0                                                  |     0.003 |
|       STARTUP_PWM_MOD                                       |     0.003 |
|         STARTUP_PWM                                         |     0.003 |
|           U0                                                |     0.003 |
|       VECTOR_INV_0                                          |     0.000 |
|         U0                                                  |     0.000 |
|       period_smoother_0                                     |     0.003 |
|         U0                                                  |     0.003 |
|       vector_mux_1                                          |    <0.001 |
|         U0                                                  |    <0.001 |
|       vector_mux_2                                          |    <0.001 |
|       xlconcat_1                                            |     0.000 |
|       xlslice_0                                             |     0.000 |
|       xlslice_1                                             |     0.000 |
|       xlslice_2                                             |     0.000 |
|     DIFF_PULSER_0                                           |     0.002 |
|       U0                                                    |     0.002 |
|     Debouncer_3                                             |    <0.001 |
|       U0                                                    |    <0.001 |
|     Debouncer_4                                             |    <0.001 |
|       U0                                                    |    <0.001 |
|     Debouncer_5                                             |    <0.001 |
|       U0                                                    |    <0.001 |
|     Debouncer_6                                             |    <0.001 |
|       U0                                                    |    <0.001 |
|     PERIOD_TO_RPM_0                                         |     0.052 |
|       U0                                                    |     0.052 |
|     PID_0                                                   |     0.043 |
|       U0                                                    |     0.043 |
|     PULSER_0                                                |    <0.001 |
|       U0                                                    |    <0.001 |
|     RUNNING_AVG_0                                           |     0.024 |
|       U0                                                    |     0.024 |
|         AVG_LIST_reg_0_127_0_0                              |    <0.001 |
|         AVG_LIST_reg_0_127_10_10                            |    <0.001 |
|         AVG_LIST_reg_0_127_11_11                            |    <0.001 |
|         AVG_LIST_reg_0_127_12_12                            |    <0.001 |
|         AVG_LIST_reg_0_127_13_13                            |    <0.001 |
|         AVG_LIST_reg_0_127_14_14                            |    <0.001 |
|         AVG_LIST_reg_0_127_15_15                            |    <0.001 |
|         AVG_LIST_reg_0_127_16_16                            |    <0.001 |
|         AVG_LIST_reg_0_127_17_17                            |    <0.001 |
|         AVG_LIST_reg_0_127_18_18                            |    <0.001 |
|         AVG_LIST_reg_0_127_19_19                            |    <0.001 |
|         AVG_LIST_reg_0_127_1_1                              |    <0.001 |
|         AVG_LIST_reg_0_127_20_20                            |    <0.001 |
|         AVG_LIST_reg_0_127_21_21                            |    <0.001 |
|         AVG_LIST_reg_0_127_22_22                            |    <0.001 |
|         AVG_LIST_reg_0_127_23_23                            |    <0.001 |
|         AVG_LIST_reg_0_127_24_24                            |    <0.001 |
|         AVG_LIST_reg_0_127_25_25                            |    <0.001 |
|         AVG_LIST_reg_0_127_26_26                            |    <0.001 |
|         AVG_LIST_reg_0_127_27_27                            |    <0.001 |
|         AVG_LIST_reg_0_127_28_28                            |    <0.001 |
|         AVG_LIST_reg_0_127_29_29                            |    <0.001 |
|         AVG_LIST_reg_0_127_2_2                              |    <0.001 |
|         AVG_LIST_reg_0_127_30_30                            |    <0.001 |
|         AVG_LIST_reg_0_127_31_31                            |    <0.001 |
|         AVG_LIST_reg_0_127_3_3                              |    <0.001 |
|         AVG_LIST_reg_0_127_4_4                              |    <0.001 |
|         AVG_LIST_reg_0_127_5_5                              |    <0.001 |
|         AVG_LIST_reg_0_127_6_6                              |    <0.001 |
|         AVG_LIST_reg_0_127_7_7                              |    <0.001 |
|         AVG_LIST_reg_0_127_8_8                              |    <0.001 |
|         AVG_LIST_reg_0_127_9_9                              |    <0.001 |
|         AVG_LIST_reg_128_255_0_0                            |    <0.001 |
|         AVG_LIST_reg_128_255_10_10                          |    <0.001 |
|         AVG_LIST_reg_128_255_11_11                          |    <0.001 |
|         AVG_LIST_reg_128_255_12_12                          |    <0.001 |
|         AVG_LIST_reg_128_255_13_13                          |    <0.001 |
|         AVG_LIST_reg_128_255_14_14                          |    <0.001 |
|         AVG_LIST_reg_128_255_15_15                          |    <0.001 |
|         AVG_LIST_reg_128_255_16_16                          |    <0.001 |
|         AVG_LIST_reg_128_255_17_17                          |    <0.001 |
|         AVG_LIST_reg_128_255_18_18                          |    <0.001 |
|         AVG_LIST_reg_128_255_19_19                          |    <0.001 |
|         AVG_LIST_reg_128_255_1_1                            |    <0.001 |
|         AVG_LIST_reg_128_255_20_20                          |    <0.001 |
|         AVG_LIST_reg_128_255_21_21                          |    <0.001 |
|         AVG_LIST_reg_128_255_22_22                          |    <0.001 |
|         AVG_LIST_reg_128_255_23_23                          |    <0.001 |
|         AVG_LIST_reg_128_255_24_24                          |    <0.001 |
|         AVG_LIST_reg_128_255_25_25                          |    <0.001 |
|         AVG_LIST_reg_128_255_26_26                          |    <0.001 |
|         AVG_LIST_reg_128_255_27_27                          |    <0.001 |
|         AVG_LIST_reg_128_255_28_28                          |    <0.001 |
|         AVG_LIST_reg_128_255_29_29                          |    <0.001 |
|         AVG_LIST_reg_128_255_2_2                            |    <0.001 |
|         AVG_LIST_reg_128_255_30_30                          |    <0.001 |
|         AVG_LIST_reg_128_255_31_31                          |    <0.001 |
|         AVG_LIST_reg_128_255_3_3                            |    <0.001 |
|         AVG_LIST_reg_128_255_4_4                            |    <0.001 |
|         AVG_LIST_reg_128_255_5_5                            |    <0.001 |
|         AVG_LIST_reg_128_255_6_6                            |    <0.001 |
|         AVG_LIST_reg_128_255_7_7                            |    <0.001 |
|         AVG_LIST_reg_128_255_8_8                            |    <0.001 |
|         AVG_LIST_reg_128_255_9_9                            |    <0.001 |
|     Rotary_Encoder_0                                        |    <0.001 |
|       U0                                                    |    <0.001 |
|     Rotary_counter_0                                        |    <0.001 |
|       U0                                                    |    <0.001 |
|     Toggler_0                                               |    <0.001 |
|       U0                                                    |    <0.001 |
|     UNSIGNED_TO_SIGNED_CONV_0                               |     0.004 |
|       U0                                                    |     0.004 |
|     inverter_1                                              |    <0.001 |
|     inverter_2                                              |    <0.001 |
|     processing_system7_0                                    |     0.642 |
|       inst                                                  |     0.642 |
|     unity_ctrl_0                                            |     0.125 |
|       U0                                                    |     0.125 |
|         UNITY                                               |     0.124 |
|           uart_wb_link_inst                                 |     0.007 |
|             uart_gab_link_inst                              |     0.006 |
|               gab_link_al_fsm_inst                          |     0.003 |
|                 SUB_GEN.subscription_manager_inst           |     0.001 |
|                   SG_GEN[0].sg                              |    <0.001 |
|                     ram_reg_0_15_0_0                        |    <0.001 |
|                     ram_reg_0_15_1_1                        |    <0.001 |
|                     ram_reg_0_15_2_2                        |    <0.001 |
|                     ram_reg_0_15_3_3                        |    <0.001 |
|                     ram_reg_0_15_4_4                        |    <0.001 |
|                     ram_reg_0_15_5_5                        |    <0.001 |
|                   SG_GEN[1].sg                              |    <0.001 |
|                     ram_reg_0_15_0_0                        |    <0.001 |
|                     ram_reg_0_15_1_1                        |    <0.001 |
|                     ram_reg_0_15_2_2                        |    <0.001 |
|                     ram_reg_0_15_3_3                        |    <0.001 |
|                     ram_reg_0_15_4_4                        |    <0.001 |
|                     ram_reg_0_15_5_5                        |    <0.001 |
|                   synct_strobe_gen_inst                     |    <0.001 |
|               uart_gab_link_dl_inst                         |     0.002 |
|                 FULL_DL_RX_GEN.dual_rxfifo_mux_inst         |    <0.001 |
|                   fifo_1_inst                               |    <0.001 |
|                     fifo_ctrl_inst                          |    <0.001 |
|                       read_ctrl                             |    <0.001 |
|                       write_ctrl                            |    <0.001 |
|                     regfile                                 |    <0.001 |
|                       RAM_reg_0_63_0_2                      |    <0.001 |
|                       RAM_reg_0_63_3_5                      |    <0.001 |
|                       RAM_reg_0_63_6_8                      |    <0.001 |
|                   fifo_2_inst                               |    <0.001 |
|                     fifo_ctrl_inst                          |    <0.001 |
|                       read_ctrl                             |    <0.001 |
|                       write_ctrl                            |    <0.001 |
|                     regfile                                 |    <0.001 |
|                       RAM_reg_0_63_0_2                      |    <0.001 |
|                       RAM_reg_0_63_3_5                      |    <0.001 |
|                       RAM_reg_0_63_6_8                      |    <0.001 |
|                 FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst |    <0.001 |
|                   CHECKSUM_CRC_GEN.checksum_crc8            |    <0.001 |
|                 FULL_DL_TX_GEN.txfifo_a_inst                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_15_0_5                        |    <0.001 |
|                     RAM_reg_0_15_6_8                        |    <0.001 |
|                 FULL_DL_TX_GEN.txfifo_b_inst                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_3_0_5                         |    <0.001 |
|                     RAM_reg_0_3_6_7                         |    <0.001 |
|                 uart_gab_link_dl_ascii_dec_inst             |    <0.001 |
|                 uart_gab_link_dl_ascii_enc_inst             |    <0.001 |
|                 uart_gab_link_dl_tx_fsm_inst                |    <0.001 |
|                   CHECKSUM_CRC_GEN.checksum_crc8            |    <0.001 |
|               uart_inst                                     |     0.001 |
|                 baudrate_gen_inst                           |    <0.001 |
|                 rx_fifo_inst                                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     synchdepth_2p.sync_r_ptr                |    <0.001 |
|                     synchdepth_2p.sync_w_ptr                |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_3_0_5                         |    <0.001 |
|                     RAM_reg_0_3_6_7                         |    <0.001 |
|                 tx_fifo_inst                                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     synchdepth_2p.sync_r_ptr                |    <0.001 |
|                     synchdepth_2p.sync_w_ptr                |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_3_0_5                         |    <0.001 |
|                     RAM_reg_0_3_6_7                         |    <0.001 |
|                 uart_rx_inst                                |    <0.001 |
|                 uart_tx_inst                                |    <0.001 |
|             wb_mst_ctrl_inst                                |    <0.001 |
|           wb_mem_inst                                       |    <0.001 |
|             ram_rwrw_inst                                   |    <0.001 |
|             wb_slv_mem_ctrl_inst                            |    <0.001 |
|     vector_mux_1                                            |    <0.001 |
|       U0                                                    |    <0.001 |
|     xlslice_1                                               |     0.000 |
|     xlslice_6                                               |     0.000 |
|     xlslice_7                                               |     0.000 |
|     xlslice_8                                               |     0.000 |
|     xlslice_9                                               |     0.000 |
+-------------------------------------------------------------+-----------+


