

================================================================
== Vitis HLS Report for 'generic_round_double_s'
================================================================
* Date:           Thu Apr 10 18:06:28 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        cicada_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  3.064 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.500 ns|  12.500 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     331|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        4|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     368|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|     368|     331|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mask_table_U      |generic_round_double_s_mask_table      |        2|  0|   0|    0|    64|   52|     1|         3328|
    |one_half_table_U  |generic_round_double_s_one_half_table  |        2|  0|   0|    0|    64|   53|     1|         3392|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                       |        4|  0|   0|    0|   128|  105|     2|         6720|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |data_V_1_fu_132_p2       |         +|   0|  0|  71|          64|          64|
    |and_ln1019_fu_186_p2     |       and|   0|  0|   2|           1|           1|
    |xs_sig_V_fu_146_p2       |       and|   0|  0|  52|          52|          52|
    |icmp_ln1019_1_fu_92_p2   |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln1019_fu_86_p2     |      icmp|   0|  0|  11|          11|          10|
    |ap_return                |    select|   0|  0|  64|           1|          64|
    |select_ln1019_fu_170_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1019_fu_181_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1481_fu_141_p2     |       xor|   0|  0|  52|          52|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 331|         195|         272|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |data_V_reg_203                       |  64|   0|   64|          0|
    |data_V_reg_203_pp0_iter1_reg         |  64|   0|   64|          0|
    |icmp_ln1019_1_reg_215                |   1|   0|    1|          0|
    |icmp_ln1019_1_reg_215_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1019_reg_209                  |   1|   0|    1|          0|
    |icmp_ln1019_reg_209_pp0_iter1_reg    |   1|   0|    1|          0|
    |mask_reg_230                         |  52|   0|   52|          0|
    |one_half_reg_235                     |  53|   0|   53|          0|
    |x_read_reg_198                       |  64|   0|   64|          0|
    |x_read_reg_198_pp0_iter1_reg         |  64|   0|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 368|   0|  368|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  generic_round<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_round<double>|  return value|
|x          |   in|   64|     ap_none|                      x|        scalar|
+-----------+-----+-----+------------+-----------------------+--------------+

