{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653211601069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653211601069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 16:26:40 2022 " "Processing started: Sun May 22 16:26:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653211601069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211601069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TimeKeeper -c TimeKeeper " "Command: quartus_map --read_settings_files=on --write_settings_files=off TimeKeeper -c TimeKeeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211601069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653211601390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653211601390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/timekeeper_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/timekeeper_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeKeeper_tb " "Found entity 1: TimeKeeper_tb" {  } { { "../modelSim_testBench/TimeKeeper_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/TimeKeeper_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/spi_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/spi_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_tb " "Found entity 1: SPI_tb" {  } { { "../modelSim_testBench/SPI_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/SPI_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/driver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/driver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver_tb " "Found entity 1: Driver_tb" {  } { { "../modelSim_testBench/Driver_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Driver_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/display_seven_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/modelsim_testbench/display_seven_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Seven_tb " "Found entity 1: Display_Seven_tb" {  } { { "../modelSim_testBench/Display_Seven_tb.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Display_Seven_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED3 led3 TimeKeeper.sv(28) " "Verilog HDL Declaration information at TimeKeeper.sv(28): object \"LED3\" differs only in case from object \"led3\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED2 led2 TimeKeeper.sv(29) " "Verilog HDL Declaration information at TimeKeeper.sv(29): object \"LED2\" differs only in case from object \"led2\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED1 led1 TimeKeeper.sv(30) " "Verilog HDL Declaration information at TimeKeeper.sv(30): object \"LED1\" differs only in case from object \"led1\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED0 led0 TimeKeeper.sv(31) " "Verilog HDL Declaration information at TimeKeeper.sv(31): object \"LED0\" differs only in case from object \"led0\" in the same scope" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/timekeeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/timekeeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeKeeper " "Found entity 1: TimeKeeper" {  } { { "../src/TimeKeeper.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../src/SPI.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/SPI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/display_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/display_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Seven " "Found entity 1: Display_Seven" {  } { { "../src/Display_Seven.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Display_Seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/Decoder.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part2/src/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part2/src/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "../src/Clock_Divider.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Clock_Divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653211608920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimeKeeper " "Elaborating entity \"TimeKeeper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653211608941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clkdiv1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clkdiv1\"" {  } { { "../src/TimeKeeper.sv" "clkdiv1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211608941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver Driver:dri1 " "Elaborating entity \"Driver\" for hierarchy \"Driver:dri1\"" {  } { { "../src/TimeKeeper.sv" "dri1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211608945 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver.sv(76) " "Verilog HDL Case Statement information at Driver.sv(76): all case item expressions in this case statement are onehot" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "process_cnt Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"process_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_addr Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"wr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dir Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"dir\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Minutes Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"Minutes\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seconds Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"Seconds\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finish_process Driver.sv(62) " "Verilog HDL Always Construct warning at Driver.sv(62): inferring latch(es) for variable \"finish_process\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608949 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finish_process Driver.sv(76) " "Inferred latch for \"finish_process\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel Driver.sv(76) " "Inferred latch for \"sel\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[0\] Driver.sv(76) " "Inferred latch for \"Seconds\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[1\] Driver.sv(76) " "Inferred latch for \"Seconds\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[2\] Driver.sv(76) " "Inferred latch for \"Seconds\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[3\] Driver.sv(76) " "Inferred latch for \"Seconds\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[4\] Driver.sv(76) " "Inferred latch for \"Seconds\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[5\] Driver.sv(76) " "Inferred latch for \"Seconds\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[6\] Driver.sv(76) " "Inferred latch for \"Seconds\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seconds\[7\] Driver.sv(76) " "Inferred latch for \"Seconds\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[0\] Driver.sv(76) " "Inferred latch for \"Minutes\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[1\] Driver.sv(76) " "Inferred latch for \"Minutes\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[2\] Driver.sv(76) " "Inferred latch for \"Minutes\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[3\] Driver.sv(76) " "Inferred latch for \"Minutes\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[4\] Driver.sv(76) " "Inferred latch for \"Minutes\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[5\] Driver.sv(76) " "Inferred latch for \"Minutes\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[6\] Driver.sv(76) " "Inferred latch for \"Minutes\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Minutes\[7\] Driver.sv(76) " "Inferred latch for \"Minutes\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[0\] Driver.sv(76) " "Inferred latch for \"dir\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[1\] Driver.sv(76) " "Inferred latch for \"dir\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] Driver.sv(76) " "Inferred latch for \"wr_data\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] Driver.sv(76) " "Inferred latch for \"wr_data\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] Driver.sv(76) " "Inferred latch for \"wr_data\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] Driver.sv(76) " "Inferred latch for \"wr_data\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] Driver.sv(76) " "Inferred latch for \"wr_data\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] Driver.sv(76) " "Inferred latch for \"wr_data\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] Driver.sv(76) " "Inferred latch for \"wr_data\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] Driver.sv(76) " "Inferred latch for \"wr_data\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[0\] Driver.sv(76) " "Inferred latch for \"wr_addr\[0\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[1\] Driver.sv(76) " "Inferred latch for \"wr_addr\[1\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[2\] Driver.sv(76) " "Inferred latch for \"wr_addr\[2\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[3\] Driver.sv(76) " "Inferred latch for \"wr_addr\[3\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[4\] Driver.sv(76) " "Inferred latch for \"wr_addr\[4\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[5\] Driver.sv(76) " "Inferred latch for \"wr_addr\[5\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[6\] Driver.sv(76) " "Inferred latch for \"wr_addr\[6\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[7\] Driver.sv(76) " "Inferred latch for \"wr_addr\[7\]\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start Driver.sv(76) " "Inferred latch for \"start\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010100 Driver.sv(76) " "Inferred latch for \"process_cnt.00010100\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010011 Driver.sv(76) " "Inferred latch for \"process_cnt.00010011\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010010 Driver.sv(76) " "Inferred latch for \"process_cnt.00010010\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010001 Driver.sv(76) " "Inferred latch for \"process_cnt.00010001\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00010000 Driver.sv(76) " "Inferred latch for \"process_cnt.00010000\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001111 Driver.sv(76) " "Inferred latch for \"process_cnt.00001111\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001110 Driver.sv(76) " "Inferred latch for \"process_cnt.00001110\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001101 Driver.sv(76) " "Inferred latch for \"process_cnt.00001101\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001100 Driver.sv(76) " "Inferred latch for \"process_cnt.00001100\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001011 Driver.sv(76) " "Inferred latch for \"process_cnt.00001011\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001010 Driver.sv(76) " "Inferred latch for \"process_cnt.00001010\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001001 Driver.sv(76) " "Inferred latch for \"process_cnt.00001001\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00001000 Driver.sv(76) " "Inferred latch for \"process_cnt.00001000\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000111 Driver.sv(76) " "Inferred latch for \"process_cnt.00000111\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000110 Driver.sv(76) " "Inferred latch for \"process_cnt.00000110\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000101 Driver.sv(76) " "Inferred latch for \"process_cnt.00000101\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000100 Driver.sv(76) " "Inferred latch for \"process_cnt.00000100\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608953 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000011 Driver.sv(76) " "Inferred latch for \"process_cnt.00000011\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608958 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000010 Driver.sv(76) " "Inferred latch for \"process_cnt.00000010\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608958 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000001 Driver.sv(76) " "Inferred latch for \"process_cnt.00000001\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608958 "|TimeKeeper|Driver:dri1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_cnt.00000000 Driver.sv(76) " "Inferred latch for \"process_cnt.00000000\" at Driver.sv(76)" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608958 "|TimeKeeper|Driver:dri1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux Driver:dri1\|DeMux:demux1 " "Elaborating entity \"DeMux\" for hierarchy \"Driver:dri1\|DeMux:demux1\"" {  } { { "../src/Driver.sv" "demux1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Port1 DeMux.sv(13) " "Verilog HDL Always Construct warning at DeMux.sv(13): inferring latch(es) for variable \"Port1\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Port2 DeMux.sv(13) " "Verilog HDL Always Construct warning at DeMux.sv(13): inferring latch(es) for variable \"Port2\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[0\] DeMux.sv(16) " "Inferred latch for \"Port2\[0\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[1\] DeMux.sv(16) " "Inferred latch for \"Port2\[1\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[2\] DeMux.sv(16) " "Inferred latch for \"Port2\[2\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[3\] DeMux.sv(16) " "Inferred latch for \"Port2\[3\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[4\] DeMux.sv(16) " "Inferred latch for \"Port2\[4\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[5\] DeMux.sv(16) " "Inferred latch for \"Port2\[5\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[6\] DeMux.sv(16) " "Inferred latch for \"Port2\[6\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port2\[7\] DeMux.sv(16) " "Inferred latch for \"Port2\[7\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[0\] DeMux.sv(16) " "Inferred latch for \"Port1\[0\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[1\] DeMux.sv(16) " "Inferred latch for \"Port1\[1\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[2\] DeMux.sv(16) " "Inferred latch for \"Port1\[2\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[3\] DeMux.sv(16) " "Inferred latch for \"Port1\[3\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[4\] DeMux.sv(16) " "Inferred latch for \"Port1\[4\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[5\] DeMux.sv(16) " "Inferred latch for \"Port1\[5\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[6\] DeMux.sv(16) " "Inferred latch for \"Port1\[6\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Port1\[7\] DeMux.sv(16) " "Inferred latch for \"Port1\[7\]\" at DeMux.sv(16)" {  } { { "../src/DeMux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 "|TimeKeeper|Driver:dri1|DeMux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI Driver:dri1\|SPI:spi1 " "Elaborating entity \"SPI\" for hierarchy \"Driver:dri1\|SPI:spi1\"" {  } { { "../src/Driver.sv" "spi1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211608969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:dec1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:dec1\"" {  } { { "../src/TimeKeeper.sv" "dec1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211608981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Seven Display_Seven:led3 " "Elaborating entity \"Display_Seven\" for hierarchy \"Display_Seven:led3\"" {  } { { "../src/TimeKeeper.sv" "led3" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211608981 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Driver:dri1\|wr_data\[1\] Driver:dri1\|wr_data\[0\] " "Duplicate LATCH primitive \"Driver:dri1\|wr_data\[1\]\" merged with LATCH primitive \"Driver:dri1\|wr_data\[0\]\"" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653211609360 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|start " "Latch Driver:dri1\|start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00010011_726 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00010011_726" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|dir\[1\] " "Latch Driver:dri1\|dir\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001001_817 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001001_817" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|dir\[0\] " "Latch Driver:dri1\|dir\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000001_890 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000001_890" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|process_cnt.00000000_899 " "Latch Driver:dri1\|process_cnt.00000000_899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000000_899 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000000_899" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|sel " "Latch Driver:dri1\|sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000111_835 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000111_835" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|finish_process " "Latch Driver:dri1\|finish_process has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00010011_726 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00010011_726" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_addr\[0\] " "Latch Driver:dri1\|wr_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00000001_890 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00000001_890" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_addr\[1\] " "Latch Driver:dri1\|wr_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001100_789 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001100_789" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_addr\[2\] " "Latch Driver:dri1\|wr_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[0\] " "Latch Driver:dri1\|wr_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[4\] " "Latch Driver:dri1\|wr_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[5\] " "Latch Driver:dri1\|wr_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Driver:dri1\|wr_data\[2\] " "Latch Driver:dri1\|wr_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Driver:dri1\|process_cnt.00001111_762 " "Ports D and ENA on the latch are fed by the same signal Driver:dri1\|process_cnt.00001111_762" {  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653211609360 ""}  } { { "../src/Driver.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653211609360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653211609510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/output_files/TimeKeeper.map.smsg " "Generated suppressed messages file C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/quatus/output_files/TimeKeeper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211609711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653211609799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653211609799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653211609840 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653211609840 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653211609840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653211609840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653211609840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653211609861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 16:26:49 2022 " "Processing ended: Sun May 22 16:26:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653211609861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653211609861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653211609861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653211609861 ""}
