#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dcbeb50ab40 .scope module, "tb_top_logc" "tb_top_logc" 2 3;
 .timescale -12 -12;
P_0x5dcbeb51b3d0 .param/l "ADDR_WIDTH" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x5dcbeb51b410 .param/l "COMP_WIDTH" 0 2 8, +C4<00000000000000000000000000011000>;
P_0x5dcbeb51b450 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000110000>;
P_0x5dcbeb51b490 .param/l "DEPTH" 0 2 6, +C4<00000000000000000000000000011110>;
v0x5dcbeb53cf90_0 .var "clk", 0 0;
v0x5dcbeb53d050_0 .net "comp_out", 23 0, v0x5dcbeb538200_0;  1 drivers
v0x5dcbeb53d110_0 .var "data_in", 47 0;
v0x5dcbeb53d1b0_0 .net "data_out", 47 0, L_0x5dcbeb51bc40;  1 drivers
v0x5dcbeb53d250_0 .net "fifo_count", 5 0, L_0x5dcbeb53dfe0;  1 drivers
v0x5dcbeb53d360_0 .net "fifo_out_valid", 0 0, L_0x5dcbeb53deb0;  1 drivers
v0x5dcbeb53d400_0 .net "pir", 0 0, L_0x5dcbeb54e350;  1 drivers
v0x5dcbeb53d4a0_0 .var "reset", 0 0;
S_0x5dcbeb4d4d70 .scope module, "dut" "top_logc" 2 37, 3 1 0, S_0x5dcbeb50ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 1 "fifo_out_valid";
    .port_info 4 /OUTPUT 1 "pre_in_ready";
    .port_info 5 /OUTPUT 24 "comp_out";
P_0x5dcbeb497c40 .param/l "COMP_WIDTH" 0 3 7, +C4<00000000000000000000000000011000>;
P_0x5dcbeb497c80 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000110000>;
P_0x5dcbeb497cc0 .param/l "FRAC_WIDTH" 0 3 5, +C4<00000000000000000000000000011000>;
P_0x5dcbeb497d00 .param/l "LOG_WIDTH" 0 3 6, +C4<0000000000000000000000000000011111>;
P_0x5dcbeb497d40 .param/l "MIN_THRESHOLD" 0 3 8, +C4<00000000000000000000000000000000>;
P_0x5dcbeb497d80 .param/l "NORM_WIDTH" 0 3 3, +C4<00000000000000000000000000110000>;
P_0x5dcbeb497dc0 .param/l "SHIFT_WIDTH" 0 3 4, +C4<00000000000000000000000000000110>;
L_0x5dcbeb519570 .functor BUFZ 1, v0x5dcbeb537020_0, C4<0>, C4<0>, C4<0>;
v0x5dcbeb53a9f0_0 .net "clk", 0 0, v0x5dcbeb53cf90_0;  1 drivers
v0x5dcbeb53aab0_0 .net "comp_out", 23 0, v0x5dcbeb538200_0;  alias, 1 drivers
v0x5dcbeb53aba0_0 .net "data_in", 47 0, L_0x5dcbeb51bc40;  alias, 1 drivers
v0x5dcbeb53aca0_0 .net "fifo_out_valid", 0 0, L_0x5dcbeb53deb0;  alias, 1 drivers
v0x5dcbeb53ad70_0 .net "log_in_ready", 0 0, v0x5dcbeb537020_0;  1 drivers
v0x5dcbeb53ae10_0 .net "log_out", 30 0, v0x5dcbeb537260_0;  1 drivers
L_0x707d3406c0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x707d340b5498 .resolv tri, v0x5dcbeb5383a0_0, L_0x707d3406c0a8;
v0x5dcbeb53aeb0_0 .net8 "log_out_ready", 0 0, RS_0x707d340b5498;  2 drivers
v0x5dcbeb53afa0_0 .net "log_out_valid", 0 0, v0x5dcbeb5375c0_0;  1 drivers
v0x5dcbeb53b090_0 .net "pre_data_out", 47 0, v0x5dcbeb539be0_0;  1 drivers
v0x5dcbeb53b130_0 .net "pre_in_ready", 0 0, L_0x5dcbeb54e350;  alias, 1 drivers
v0x5dcbeb53b1d0_0 .net "pre_out_ready", 0 0, L_0x5dcbeb519570;  1 drivers
v0x5dcbeb53b270_0 .net "pre_out_valid", 0 0, v0x5dcbeb53a220_0;  1 drivers
v0x5dcbeb53b360_0 .net "pre_shift_amt", 5 0, L_0x5dcbeb54e4d0;  1 drivers
v0x5dcbeb53b450_0 .net "reset", 0 0, v0x5dcbeb53d4a0_0;  1 drivers
S_0x5dcbeb4dc950 .scope module, "log_calc_inst" "log_calc" 3 54, 4 1 0, S_0x5dcbeb4d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 48 "data_in";
    .port_info 5 /INPUT 6 "shift_amt";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 1 "in_ready";
    .port_info 8 /OUTPUT 31 "log_out";
P_0x5dcbeb4dcae0 .param/l "CALC_FRAC" 1 4 18, +C4<00000000000000000000000000000001>;
P_0x5dcbeb4dcb20 .param/l "COMBINE" 1 4 18, +C4<00000000000000000000000000000010>;
P_0x5dcbeb4dcb60 .param/l "FRAC_WIDTH" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x5dcbeb4dcba0 .param/l "IDLE" 1 4 18, +C4<00000000000000000000000000000000>;
P_0x5dcbeb4dcbe0 .param/l "LOG_WIDTH" 0 4 3, +C4<0000000000000000000000000000011111>;
P_0x5dcbeb4dcc20 .param/l "NORM_WIDTH" 0 4 2, +C4<00000000000000000000000000110000>;
P_0x5dcbeb4dcc60 .param/l "SEND" 1 4 18, +C4<00000000000000000000000000000011>;
P_0x5dcbeb4dcca0 .param/l "SHIFT_WIDTH" 0 4 5, +C4<00000000000000000000000000000110>;
v0x5dcbeb536ac0_0 .net "clk", 0 0, v0x5dcbeb53cf90_0;  alias, 1 drivers
v0x5dcbeb536b80_0 .net "data_in", 47 0, v0x5dcbeb539be0_0;  alias, 1 drivers
v0x5dcbeb536c40_0 .var "data_reg", 47 0;
v0x5dcbeb536d40_0 .var "frac_in_valid", 0 0;
v0x5dcbeb536e10_0 .net "frac_out", 23 0, v0x5dcbeb5366c0_0;  1 drivers
v0x5dcbeb536eb0_0 .var "frac_part", 23 0;
v0x5dcbeb536f50_0 .net "frac_valid", 0 0, v0x5dcbeb5367a0_0;  1 drivers
v0x5dcbeb537020_0 .var "in_ready", 0 0;
v0x5dcbeb5370c0_0 .net "in_valid", 0 0, v0x5dcbeb53a220_0;  alias, 1 drivers
v0x5dcbeb537180_0 .var "int_part_scaled", 30 0;
v0x5dcbeb537260_0 .var "log_out", 30 0;
v0x5dcbeb537340_0 .var "log_result", 30 0;
v0x5dcbeb537420_0 .var "next_state", 1 0;
v0x5dcbeb537500_0 .net8 "out_ready", 0 0, RS_0x707d340b5498;  alias, 2 drivers
v0x5dcbeb5375c0_0 .var "out_valid", 0 0;
v0x5dcbeb537680_0 .net "reset", 0 0, v0x5dcbeb53d4a0_0;  alias, 1 drivers
v0x5dcbeb537750_0 .net "shift_amt", 5 0, L_0x5dcbeb54e4d0;  alias, 1 drivers
v0x5dcbeb537810_0 .var "shift_reg", 5 0;
v0x5dcbeb5378f0_0 .var "state", 1 0;
E_0x5dcbeb496780 .event posedge, v0x5dcbeb50c3f0_0;
E_0x5dcbeb4cf840/0 .event edge, v0x5dcbeb5378f0_0, v0x5dcbeb5370c0_0, v0x5dcbeb537020_0, v0x5dcbeb5367a0_0;
E_0x5dcbeb4cf840/1 .event edge, v0x5dcbeb537500_0, v0x5dcbeb5375c0_0;
E_0x5dcbeb4cf840 .event/or E_0x5dcbeb4cf840/0, E_0x5dcbeb4cf840/1;
S_0x5dcbeb4e7f90 .scope module, "frac_inst" "calc_frac" 4 34, 5 1 0, S_0x5dcbeb4dc950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 48 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 24 "out_frac";
P_0x5dcbeb5118e0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000110000>;
P_0x5dcbeb511920 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000011000>;
v0x5dcbeb51bde0_0 .var "busy", 0 0;
v0x5dcbeb50c3f0_0 .net "clk", 0 0, v0x5dcbeb53cf90_0;  alias, 1 drivers
v0x5dcbeb50c490_0 .var "cycle_cnt", 4 0;
v0x5dcbeb512980_0 .var "frac", 23 0;
v0x5dcbeb51a470_0 .net "in_data", 47 0, v0x5dcbeb536c40_0;  1 drivers
v0x5dcbeb536600_0 .net "in_valid", 0 0, v0x5dcbeb536d40_0;  1 drivers
v0x5dcbeb5366c0_0 .var "out_frac", 23 0;
v0x5dcbeb5367a0_0 .var "out_valid", 0 0;
v0x5dcbeb536860_0 .var "rem", 47 0;
v0x5dcbeb536940_0 .net "reset", 0 0, v0x5dcbeb53d4a0_0;  alias, 1 drivers
E_0x5dcbeb50e580 .event posedge, v0x5dcbeb536940_0, v0x5dcbeb50c3f0_0;
S_0x5dcbeb537af0 .scope module, "postproc_inst" "postproc" 3 69, 6 1 0, S_0x5dcbeb4d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 31 "log_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 24 "comp_out";
P_0x5dcbeb537ca0 .param/l "COMPRESS" 1 6 15, +C4<00000000000000000000000000000001>;
P_0x5dcbeb537ce0 .param/l "COMP_WIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
P_0x5dcbeb537d20 .param/l "IDLE" 1 6 15, +C4<00000000000000000000000000000000>;
P_0x5dcbeb537d60 .param/l "LOG_WIDTH" 0 6 2, +C4<0000000000000000000000000000011111>;
P_0x5dcbeb537da0 .param/l "SEND" 1 6 15, +C4<00000000000000000000000000000010>;
v0x5dcbeb5380f0_0 .net "clk", 0 0, v0x5dcbeb53cf90_0;  alias, 1 drivers
v0x5dcbeb538200_0 .var "comp_out", 23 0;
v0x5dcbeb5382e0_0 .var "comp_result", 23 0;
v0x5dcbeb5383a0_0 .var "in_ready", 0 0;
v0x5dcbeb538470_0 .net "in_valid", 0 0, v0x5dcbeb5375c0_0;  alias, 1 drivers
v0x5dcbeb538560_0 .net "log_in", 30 0, v0x5dcbeb537260_0;  alias, 1 drivers
v0x5dcbeb538630_0 .var "log_reg", 30 0;
v0x5dcbeb5386d0_0 .var "next_state", 1 0;
L_0x707d3406c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dcbeb5387b0_0 .net "out_ready", 0 0, L_0x707d3406c180;  1 drivers
v0x5dcbeb538870_0 .var "out_valid", 0 0;
v0x5dcbeb538930_0 .net "reset", 0 0, v0x5dcbeb53d4a0_0;  alias, 1 drivers
v0x5dcbeb5389d0_0 .var "state", 1 0;
E_0x5dcbeb503a30/0 .event edge, v0x5dcbeb5389d0_0, v0x5dcbeb5375c0_0, v0x5dcbeb537500_0, v0x5dcbeb5387b0_0;
E_0x5dcbeb503a30/1 .event edge, v0x5dcbeb538870_0;
E_0x5dcbeb503a30 .event/or E_0x5dcbeb503a30/0, E_0x5dcbeb503a30/1;
S_0x5dcbeb538c00 .scope module, "preproc_inst" "preproc" 3 37, 7 1 0, S_0x5dcbeb4d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 48 "data_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 48 "data_out";
    .port_info 8 /OUTPUT 6 "shift_amt";
P_0x5dcbeb538d90 .param/l "CALC_SHIFT" 1 7 25, +C4<00000000000000000000000000000100>;
P_0x5dcbeb538dd0 .param/l "CALC_ZP" 1 7 25, +C4<00000000000000000000000000000010>;
P_0x5dcbeb538e10 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000110000>;
P_0x5dcbeb538e50 .param/l "IDLE" 1 7 25, +C4<00000000000000000000000000000000>;
P_0x5dcbeb538e90 .param/l "LOAD_DATA" 1 7 25, +C4<00000000000000000000000000000001>;
P_0x5dcbeb538ed0 .param/l "LOAD_DOUT" 1 7 25, +C4<00000000000000000000000000000101>;
P_0x5dcbeb538f10 .param/l "MIN_THRESHOLD" 0 7 3, +C4<00000000000000000000000000000000>;
P_0x5dcbeb538f50 .param/l "NORM_WIDTH" 0 7 4, +C4<00000000000000000000000000110000>;
P_0x5dcbeb538f90 .param/l "PROCESS" 1 7 25, +C4<00000000000000000000000000000011>;
P_0x5dcbeb538fd0 .param/l "SEND" 1 7 25, +C4<00000000000000000000000000000110>;
P_0x5dcbeb539010 .param/l "SHIFT_WIDTH" 0 7 5, +C4<00000000000000000000000000000110>;
L_0x5dcbeb54e4d0 .functor BUFZ 6, v0x5dcbeb53a650_0, C4<000000>, C4<000000>, C4<000000>;
v0x5dcbeb539740_0 .net *"_ivl_0", 31 0, L_0x5dcbeb53e250;  1 drivers
L_0x707d3406c0f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dcbeb539840_0 .net *"_ivl_3", 28 0, L_0x707d3406c0f0;  1 drivers
L_0x707d3406c138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dcbeb539920_0 .net/2u *"_ivl_4", 31 0, L_0x707d3406c138;  1 drivers
v0x5dcbeb539a10_0 .net "clk", 0 0, v0x5dcbeb53cf90_0;  alias, 1 drivers
v0x5dcbeb539ab0_0 .net "data_in", 47 0, L_0x5dcbeb51bc40;  alias, 1 drivers
v0x5dcbeb539be0_0 .var "data_out", 47 0;
v0x5dcbeb539ca0_0 .var "found", 0 0;
v0x5dcbeb539d40_0 .var/i "i", 31 0;
v0x5dcbeb539e20_0 .net "in_ready", 0 0, L_0x5dcbeb54e350;  alias, 1 drivers
v0x5dcbeb539ee0_0 .net "in_valid", 0 0, L_0x5dcbeb53deb0;  alias, 1 drivers
v0x5dcbeb539fa0_0 .var "msb_index", 5 0;
v0x5dcbeb53a080_0 .var "next_state", 2 0;
v0x5dcbeb53a160_0 .net "out_ready", 0 0, L_0x5dcbeb519570;  alias, 1 drivers
v0x5dcbeb53a220_0 .var "out_valid", 0 0;
v0x5dcbeb53a2f0_0 .net "reset", 0 0, v0x5dcbeb53d4a0_0;  alias, 1 drivers
v0x5dcbeb53a390_0 .var "sample_reg", 47 0;
v0x5dcbeb53a450_0 .net "shift_amt", 5 0, L_0x5dcbeb54e4d0;  alias, 1 drivers
v0x5dcbeb53a650_0 .var "shift_amt_reg", 5 0;
v0x5dcbeb53a710_0 .var "state", 2 0;
v0x5dcbeb53a7f0_0 .var "zp_reg", 47 0;
E_0x5dcbeb50ceb0 .event edge, v0x5dcbeb53a710_0, v0x5dcbeb539e20_0, v0x5dcbeb539ee0_0, v0x5dcbeb53a160_0;
L_0x5dcbeb53e250 .concat [ 3 29 0 0], v0x5dcbeb53a710_0, L_0x707d3406c0f0;
L_0x5dcbeb54e350 .cmp/eq 32, L_0x5dcbeb53e250, L_0x707d3406c138;
S_0x5dcbeb53b5e0 .scope module, "fifo_inst" "fifo" 2 23, 8 1 0, S_0x5dcbeb50ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 48 "data_out";
    .port_info 6 /OUTPUT 6 "fifo_count";
    .port_info 7 /OUTPUT 1 "out_valid";
P_0x5dcbeb53b790 .param/l "ADDR_WIDTH" 1 8 16, +C4<00000000000000000000000000000101>;
P_0x5dcbeb53b7d0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000110000>;
P_0x5dcbeb53b810 .param/l "DEPTH" 1 8 15, +C4<00000000000000000000000000011110>;
L_0x5dcbeb51bc40 .functor BUFZ 48, L_0x5dcbeb53d6b0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x5dcbeb50b4a0 .functor XOR 1, L_0x5dcbeb53dab0, L_0x5dcbeb53db90, C4<0>, C4<0>;
L_0x5dcbeb5128b0 .functor AND 1, L_0x5dcbeb50b4a0, L_0x5dcbeb53dcd0, C4<1>, C4<1>;
v0x5dcbeb53bb00_0 .net *"_ivl_15", 0 0, L_0x5dcbeb53dab0;  1 drivers
v0x5dcbeb53bbe0_0 .net *"_ivl_17", 0 0, L_0x5dcbeb53db90;  1 drivers
v0x5dcbeb53bcc0_0 .net *"_ivl_18", 0 0, L_0x5dcbeb50b4a0;  1 drivers
v0x5dcbeb53bd60_0 .net *"_ivl_20", 0 0, L_0x5dcbeb53dcd0;  1 drivers
v0x5dcbeb53be20_0 .net *"_ivl_4", 47 0, L_0x5dcbeb53d6b0;  1 drivers
v0x5dcbeb53bf50_0 .net *"_ivl_6", 5 0, L_0x5dcbeb53d7b0;  1 drivers
L_0x707d3406c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dcbeb53c030_0 .net *"_ivl_9", 0 0, L_0x707d3406c018;  1 drivers
v0x5dcbeb53c110_0 .net "clk", 0 0, v0x5dcbeb53cf90_0;  alias, 1 drivers
v0x5dcbeb53c1b0_0 .net "data_in", 47 0, v0x5dcbeb53d110_0;  1 drivers
v0x5dcbeb53c290_0 .net "data_out", 47 0, L_0x5dcbeb51bc40;  alias, 1 drivers
v0x5dcbeb53c350_0 .net "empty", 0 0, L_0x5dcbeb53d970;  1 drivers
v0x5dcbeb53c410_0 .net "fifo_count", 5 0, L_0x5dcbeb53dfe0;  alias, 1 drivers
v0x5dcbeb53c4f0 .array "fifo_mem", 29 0, 47 0;
v0x5dcbeb53c5b0_0 .net "full", 0 0, L_0x5dcbeb5128b0;  1 drivers
v0x5dcbeb53c670_0 .net "out_valid", 0 0, L_0x5dcbeb53deb0;  alias, 1 drivers
v0x5dcbeb53c760_0 .net "rd_en", 0 0, L_0x5dcbeb54e350;  alias, 1 drivers
v0x5dcbeb53c850_0 .net "rd_ptr", 4 0, L_0x5dcbeb53d5e0;  1 drivers
v0x5dcbeb53ca40_0 .var "rd_ptr_ext", 5 0;
v0x5dcbeb53cb20_0 .net "reset", 0 0, v0x5dcbeb53d4a0_0;  alias, 1 drivers
L_0x707d3406c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dcbeb53cbc0_0 .net "wr_en", 0 0, L_0x707d3406c060;  1 drivers
v0x5dcbeb53cc80_0 .net "wr_ptr", 4 0, L_0x5dcbeb53d540;  1 drivers
v0x5dcbeb53cd60_0 .var "wr_ptr_ext", 5 0;
L_0x5dcbeb53d540 .part v0x5dcbeb53cd60_0, 0, 5;
L_0x5dcbeb53d5e0 .part v0x5dcbeb53ca40_0, 0, 5;
L_0x5dcbeb53d6b0 .array/port v0x5dcbeb53c4f0, L_0x5dcbeb53d7b0;
L_0x5dcbeb53d7b0 .concat [ 5 1 0 0], L_0x5dcbeb53d5e0, L_0x707d3406c018;
L_0x5dcbeb53d970 .cmp/eq 6, v0x5dcbeb53cd60_0, v0x5dcbeb53ca40_0;
L_0x5dcbeb53dab0 .part v0x5dcbeb53cd60_0, 5, 1;
L_0x5dcbeb53db90 .part v0x5dcbeb53ca40_0, 5, 1;
L_0x5dcbeb53dcd0 .cmp/eq 5, L_0x5dcbeb53d540, L_0x5dcbeb53d5e0;
L_0x5dcbeb53deb0 .reduce/nor L_0x5dcbeb53d970;
L_0x5dcbeb53dfe0 .arith/sub 6, v0x5dcbeb53cd60_0, v0x5dcbeb53ca40_0;
    .scope S_0x5dcbeb53b5e0;
T_0 ;
    %wait E_0x5dcbeb50e580;
    %load/vec4 v0x5dcbeb53cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5dcbeb53cd60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5dcbeb53ca40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5dcbeb53cbc0_0;
    %load/vec4 v0x5dcbeb53c5b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5dcbeb53c1b0_0;
    %load/vec4 v0x5dcbeb53cc80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dcbeb53c4f0, 0, 4;
    %load/vec4 v0x5dcbeb53cd60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5dcbeb53cd60_0, 0;
T_0.2 ;
    %load/vec4 v0x5dcbeb53c760_0;
    %load/vec4 v0x5dcbeb53c350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5dcbeb53ca40_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5dcbeb53ca40_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5dcbeb538c00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dcbeb539ca0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5dcbeb538c00;
T_2 ;
    %wait E_0x5dcbeb50ceb0;
    %load/vec4 v0x5dcbeb53a710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5dcbeb539e20_0;
    %load/vec4 v0x5dcbeb539ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %pad/s 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5dcbeb53a160_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 3;
    %store/vec4 v0x5dcbeb53a080_0, 0, 3;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5dcbeb538c00;
T_3 ;
    %wait E_0x5dcbeb496780;
    %load/vec4 v0x5dcbeb53a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5dcbeb53a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb53a220_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dcbeb53a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb539ca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5dcbeb53a710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5dcbeb539ab0_0;
    %assign/vec4 v0x5dcbeb53a390_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5dcbeb539ab0_0;
    %assign/vec4 v0x5dcbeb53a390_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5dcbeb53a390_0;
    %cmpi/e 0, 0, 48;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x5dcbeb53a390_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x5dcbeb53a7f0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dcbeb539d40_0, 0, 32;
T_3.12 ;
    %load/vec4 v0x5dcbeb539d40_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.13, 5;
    %load/vec4 v0x5dcbeb53a7f0_0;
    %load/vec4 v0x5dcbeb539d40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x5dcbeb539ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5dcbeb539d40_0;
    %pad/s 6;
    %assign/vec4 v0x5dcbeb539fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb539ca0_0, 0;
T_3.16 ;
T_3.14 ;
    %load/vec4 v0x5dcbeb539d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dcbeb539d40_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0x5dcbeb539fa0_0;
    %pad/u 32;
    %sub;
    %pad/u 6;
    %assign/vec4 v0x5dcbeb53a650_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5dcbeb53a7f0_0;
    %ix/getv 4, v0x5dcbeb53a650_0;
    %shiftl 4;
    %assign/vec4 v0x5dcbeb539be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb53a220_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb539ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb53a220_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5dcbeb53a080_0;
    %assign/vec4 v0x5dcbeb53a710_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5dcbeb4e7f90;
T_4 ;
    %wait E_0x5dcbeb50e580;
    %load/vec4 v0x5dcbeb536940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb5367a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5dcbeb5366c0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5dcbeb536860_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5dcbeb512980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dcbeb50c490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb51bde0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5dcbeb536600_0;
    %load/vec4 v0x5dcbeb51bde0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5dcbeb51a470_0;
    %assign/vec4 v0x5dcbeb536860_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5dcbeb512980_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x5dcbeb50c490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb51bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb5367a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5dcbeb51bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5dcbeb50c490_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5dcbeb536860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5dcbeb536860_0, 0;
    %load/vec4 v0x5dcbeb512980_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5dcbeb536860_0;
    %parti/s 1, 47, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5dcbeb512980_0, 0;
    %load/vec4 v0x5dcbeb50c490_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5dcbeb50c490_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5dcbeb512980_0;
    %assign/vec4 v0x5dcbeb5366c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb5367a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb51bde0_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb5367a0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5dcbeb4dc950;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dcbeb536d40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5dcbeb4dc950;
T_6 ;
    %wait E_0x5dcbeb4cf840;
    %load/vec4 v0x5dcbeb5378f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5dcbeb5370c0_0;
    %load/vec4 v0x5dcbeb537020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 2;
    %store/vec4 v0x5dcbeb537420_0, 0, 2;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5dcbeb536f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %pad/s 2;
    %store/vec4 v0x5dcbeb537420_0, 0, 2;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5dcbeb537420_0, 0, 2;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5dcbeb537500_0;
    %load/vec4 v0x5dcbeb5375c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/s 2;
    %store/vec4 v0x5dcbeb537420_0, 0, 2;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5dcbeb4dc950;
T_7 ;
    %wait E_0x5dcbeb496780;
    %load/vec4 v0x5dcbeb537680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dcbeb5378f0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5dcbeb536c40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5dcbeb537810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5dcbeb536eb0_0, 0;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v0x5dcbeb537340_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5dcbeb5378f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5dcbeb536b80_0;
    %assign/vec4 v0x5dcbeb536c40_0, 0;
    %load/vec4 v0x5dcbeb537750_0;
    %assign/vec4 v0x5dcbeb537810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb5375c0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb536d40_0, 0;
    %load/vec4 v0x5dcbeb536f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x5dcbeb536e10_0;
    %assign/vec4 v0x5dcbeb536eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb536d40_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5dcbeb537810_0;
    %pad/u 31;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5dcbeb537180_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x5dcbeb537180_0;
    %load/vec4 v0x5dcbeb536eb0_0;
    %pad/u 31;
    %add;
    %assign/vec4 v0x5dcbeb537260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb5375c0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5dcbeb537420_0;
    %assign/vec4 v0x5dcbeb5378f0_0, 0;
    %load/vec4 v0x5dcbeb5378f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5dcbeb537020_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5dcbeb537af0;
T_8 ;
    %wait E_0x5dcbeb503a30;
    %load/vec4 v0x5dcbeb5389d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dcbeb5386d0_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x5dcbeb538470_0;
    %load/vec4 v0x5dcbeb5383a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %pad/s 2;
    %store/vec4 v0x5dcbeb5386d0_0, 0, 2;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dcbeb5386d0_0, 0, 2;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5dcbeb5387b0_0;
    %load/vec4 v0x5dcbeb538870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %pad/s 2;
    %store/vec4 v0x5dcbeb5386d0_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5dcbeb537af0;
T_9 ;
    %wait E_0x5dcbeb496780;
    %load/vec4 v0x5dcbeb538930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v0x5dcbeb538630_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5dcbeb5382e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb538870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb5383a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dcbeb5389d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5dcbeb5389d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb5383a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb538870_0, 0;
    %load/vec4 v0x5dcbeb538470_0;
    %load/vec4 v0x5dcbeb5383a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5dcbeb538560_0;
    %assign/vec4 v0x5dcbeb538630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb5383a0_0, 0;
T_9.6 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5dcbeb538630_0;
    %parti/s 24, 7, 4;
    %assign/vec4 v0x5dcbeb5382e0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5dcbeb5382e0_0;
    %assign/vec4 v0x5dcbeb538200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb538870_0, 0;
    %load/vec4 v0x5dcbeb5387b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dcbeb538870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dcbeb5383a0_0, 0;
T_9.8 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5dcbeb5386d0_0;
    %assign/vec4 v0x5dcbeb5389d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5dcbeb50ab40;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dcbeb53cf90_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x5dcbeb53cf90_0;
    %inv;
    %store/vec4 v0x5dcbeb53cf90_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5dcbeb50ab40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dcbeb53d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5dcbeb53d110_0, 0, 48;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dcbeb53d4a0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dcbeb496780;
    %vpi_func 2 58 "$random" 32 {0 0 0};
    %pad/s 48;
    %store/vec4 v0x5dcbeb53d110_0, 0, 48;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5dcbeb50ab40;
T_12 ;
    %vpi_call 2 65 "$dumpfile", "top_logc_tb.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dcbeb50ab40 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb/logc/tb_top_logc.v";
    "verilog/logc/top_logc.v";
    "verilog/logc/log_calc.v";
    "verilog/logc/calc_frac.v";
    "verilog/logc/postproc.v";
    "verilog/logc/preproc.v";
    "verilog/logc/fifo.v";
