
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/synthesis/run_vivado.tcl
# create_project -force Top {C:\My_Designs\Oscar_plik\Oscar_plik\TutoVHDL_1120_1\TutoVHDL_1120_1\TutorVHDL\synthesis} -part 7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/synthesis'
# add_files -norecurse {C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/TutorVHDL.vhd}
# add_files -norecurse {C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/compile/Top.vhd}
# add_files -norecurse {C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Prescaler.vhd}
# add_files -norecurse {C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Debouncer.vhd}
# set_property top Top [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 811.812 ; gain = 179.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/compile/Top.vhd:43]
INFO: [Synth 8-3491] module 'TutorVHDL' declared at 'C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/TutorVHDL.vhd:20' bound to instance 'U1' of component 'TutorVHDL' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/compile/Top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'TutorVHDL' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/TutorVHDL.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TutorVHDL' (1#1) [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/TutorVHDL.vhd:36]
INFO: [Synth 8-3491] module 'Prescaler' declared at 'C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Prescaler.vhd:20' bound to instance 'U2' of component 'Prescaler' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/compile/Top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Prescaler.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (2#1) [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Prescaler.vhd:31]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Debouncer.vhd:23' bound to instance 'U3' of component 'Debouncer' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/compile/Top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Debouncer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (3#1) [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/Debouncer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Top' (4#1) [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/compile/Top.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 877.766 ; gain = 245.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 877.766 ; gain = 245.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 877.766 ; gain = 245.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 970.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'L_DAT_reg' [C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/src/TutorVHDL.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TutorVHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 970.590 ; gain = 338.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 977.891 ; gain = 345.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT3   |     6|
|5     |LUT5   |    28|
|6     |LUT6   |     5|
|7     |MUXF7  |     3|
|8     |FDCE   |    27|
|9     |LDC    |     4|
|10    |IBUF   |    13|
|11    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    98|
|2     |  U1     |TutorVHDL |    22|
|3     |  U2     |Prescaler |    52|
|4     |  U3     |Debouncer |     4|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 992.719 ; gain = 267.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.719 ; gain = 360.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.035 ; gain = 658.516
# report_utilization -file {Top_utilization_synth.rpt}
# write_edf -force {Top.edn}
C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/synthesis/Top.edn
# write_vhdl -force {Top.vhd}
# write_xdc -force {Top.xdc}
# write_checkpoint -force Top_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/My_Designs/Oscar_plik/Oscar_plik/TutoVHDL_1120_1/TutoVHDL_1120_1/TutorVHDL/synthesis/Top_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 19 14:12:43 2022...
