module datapath (
		input logic clk,
		input logic LD_PC,
		input logic LD_MAR,
		input logic LD_MDR,
		input logic GatePC, GateMDR, GateALU, GateMARMUX,
		inout wire [15:0] bus,
		output logic [15:0] MAR_out
);

//internal signals
logic [15:0] PC_out, MDR_out;
wire [15:0] bus_out;
logic [3:0] gates;
assign gates = {GatePC, GateMDR, GateALU, GateMARMUX};

assign bus = (~GatePC & ~GateMDR & ~GateALU & ~GateMARMUX) ? 16'hZ : bus_out;

mux16 gateMux
(
	.sel(gates),
	.a(16'hZ),
	.b(16'hZ),
	.c(16'hZ),
	.d(16'hZ),
	.e(MDR_out),
	.f(16'hZ),
	.g(16'hZ),
	.h(16'hZ),
	.i(PC_out),
	.j(16'hZ),
	.k(16'hZ),
	.l(16'hZ),
	.m(16'hZ),
	.n(16'hZ),
	.o(16'hZ),
	.p(16'hZ),
	.out(bus_out)
);

register PC
(
	.clk(clk),
	.load(LD_PC),
	.in(PC_out + 1'b1),
	.out(PC_out)
);

register MAR
(
	.clk(clk),
	.load(LD_MAR),
	.in(bus),
	.out(MAR_out)
);

register MDR
(
	.clk(clk),
	.load(LD_MDR),
	.in(bus),
	.out(MDR_out)
);

endmodule		