/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:53:37 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_esr_be0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:37p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_ESR_BE0_H__
#define BCHP_AUD_DSP_ESR_BE0_H__

/***************************************************************************
 *AUD_DSP_ESR_BE0 - Audio DSP Error Status Register (DSP Bridge Errors) 0
 ***************************************************************************/
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS          0x00602400 /* DSP Core Interrupt Status Register */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET             0x00602404 /* DSP Core Interrupt Set Register */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR           0x00602408 /* DSP Core Interrupt Clear Register */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS         0x0060240c /* DSP Core Interrupt Mask Status Register */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET            0x00602410 /* DSP Core Interrupt Mask Set Register */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR          0x00602414 /* DSP Core Interrupt Mask Clear Register */

/***************************************************************************
 *INT_STATUS - DSP Core Interrupt Status Register
 ***************************************************************************/
/* AUD_DSP_ESR_BE0 :: INT_STATUS :: reserved0 [31:14] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_reserved0_MASK             0xffffc000
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_reserved0_SHIFT            14

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: MSSD_EXT_ERR [13:13] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_MSSD_EXT_ERR_MASK          0x00002000
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_MSSD_EXT_ERR_SHIFT         13

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DEU_ERR [12:12] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DEU_ERR_MASK               0x00001000
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DEU_ERR_SHIFT              12

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: HARDASSIST_ERR [11:11] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_HARDASSIST_ERR_MASK        0x00000800
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_HARDASSIST_ERR_SHIFT       11

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: MSSD2IMC_ERR2 [10:10] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_MSSD2IMC_ERR2_MASK         0x00000400
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_MSSD2IMC_ERR2_SHIFT        10

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DEU_DMEM_RANGE_ERR [09:09] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DEU_DMEM_RANGE_ERR_MASK    0x00000200
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DEU_DMEM_RANGE_ERR_SHIFT   9

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DEU_IMEM_RANGE_ERR [08:08] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DEU_IMEM_RANGE_ERR_MASK    0x00000100
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DEU_IMEM_RANGE_ERR_SHIFT   8

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: RBUS_DMEM_RANGE_ERR [07:07] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_RBUS_DMEM_RANGE_ERR_MASK   0x00000080
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_RBUS_DMEM_RANGE_ERR_SHIFT  7

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: RBUS_IMEM_RANGE_ERR [06:06] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_RBUS_IMEM_RANGE_ERR_MASK   0x00000040
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_RBUS_IMEM_RANGE_ERR_SHIFT  6

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DMA_DMEM_RANGE_ERR [05:05] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DMA_DMEM_RANGE_ERR_MASK    0x00000020
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DMA_DMEM_RANGE_ERR_SHIFT   5

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DMA_IMEM_RANGE_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DMA_IMEM_RANGE_ERR_MASK    0x00000010
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DMA_IMEM_RANGE_ERR_SHIFT   4

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DSP_DMEM_RANGE_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_DMEM_RANGE_ERR_MASK    0x00000008
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_DMEM_RANGE_ERR_SHIFT   3

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DSP_IMEM_RANGE_ERR [02:02] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_IMEM_RANGE_ERR_MASK    0x00000004
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_IMEM_RANGE_ERR_SHIFT   2

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DSP_GISB_ERR_ACK [01:01] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_GISB_ERR_ACK_MASK      0x00000002
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_GISB_ERR_ACK_SHIFT     1

/* AUD_DSP_ESR_BE0 :: INT_STATUS :: DSP_LOC_RBUS_ERR_ACK [00:00] */
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_LOC_RBUS_ERR_ACK_MASK  0x00000001
#define BCHP_AUD_DSP_ESR_BE0_INT_STATUS_DSP_LOC_RBUS_ERR_ACK_SHIFT 0

/***************************************************************************
 *INT_SET - DSP Core Interrupt Set Register
 ***************************************************************************/
/* AUD_DSP_ESR_BE0 :: INT_SET :: reserved0 [31:14] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_reserved0_MASK                0xffffc000
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_reserved0_SHIFT               14

/* AUD_DSP_ESR_BE0 :: INT_SET :: MSSD_EXT_ERR [13:13] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_MSSD_EXT_ERR_MASK             0x00002000
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_MSSD_EXT_ERR_SHIFT            13

/* AUD_DSP_ESR_BE0 :: INT_SET :: DEU_ERR [12:12] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DEU_ERR_MASK                  0x00001000
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DEU_ERR_SHIFT                 12

/* AUD_DSP_ESR_BE0 :: INT_SET :: HARDASSIST_ERR [11:11] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_HARDASSIST_ERR_MASK           0x00000800
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_HARDASSIST_ERR_SHIFT          11

/* AUD_DSP_ESR_BE0 :: INT_SET :: MSSD2IMC_ERR2 [10:10] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_MSSD2IMC_ERR2_MASK            0x00000400
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_MSSD2IMC_ERR2_SHIFT           10

/* AUD_DSP_ESR_BE0 :: INT_SET :: DEU_DMEM_RANGE_ERR [09:09] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DEU_DMEM_RANGE_ERR_MASK       0x00000200
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DEU_DMEM_RANGE_ERR_SHIFT      9

/* AUD_DSP_ESR_BE0 :: INT_SET :: DEU_IMEM_RANGE_ERR [08:08] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DEU_IMEM_RANGE_ERR_MASK       0x00000100
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DEU_IMEM_RANGE_ERR_SHIFT      8

/* AUD_DSP_ESR_BE0 :: INT_SET :: RBUS_DMEM_RANGE_ERR [07:07] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_RBUS_DMEM_RANGE_ERR_MASK      0x00000080
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_RBUS_DMEM_RANGE_ERR_SHIFT     7

/* AUD_DSP_ESR_BE0 :: INT_SET :: RBUS_IMEM_RANGE_ERR [06:06] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_RBUS_IMEM_RANGE_ERR_MASK      0x00000040
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_RBUS_IMEM_RANGE_ERR_SHIFT     6

/* AUD_DSP_ESR_BE0 :: INT_SET :: DMA_DMEM_RANGE_ERR [05:05] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DMA_DMEM_RANGE_ERR_MASK       0x00000020
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DMA_DMEM_RANGE_ERR_SHIFT      5

/* AUD_DSP_ESR_BE0 :: INT_SET :: DMA_IMEM_RANGE_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DMA_IMEM_RANGE_ERR_MASK       0x00000010
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DMA_IMEM_RANGE_ERR_SHIFT      4

/* AUD_DSP_ESR_BE0 :: INT_SET :: DSP_DMEM_RANGE_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_DMEM_RANGE_ERR_MASK       0x00000008
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_DMEM_RANGE_ERR_SHIFT      3

/* AUD_DSP_ESR_BE0 :: INT_SET :: DSP_IMEM_RANGE_ERR [02:02] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_IMEM_RANGE_ERR_MASK       0x00000004
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_IMEM_RANGE_ERR_SHIFT      2

/* AUD_DSP_ESR_BE0 :: INT_SET :: DSP_GISB_ERR_ACK [01:01] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_GISB_ERR_ACK_MASK         0x00000002
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_GISB_ERR_ACK_SHIFT        1

/* AUD_DSP_ESR_BE0 :: INT_SET :: DSP_LOC_RBUS_ERR_ACK [00:00] */
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_LOC_RBUS_ERR_ACK_MASK     0x00000001
#define BCHP_AUD_DSP_ESR_BE0_INT_SET_DSP_LOC_RBUS_ERR_ACK_SHIFT    0

/***************************************************************************
 *INT_CLEAR - DSP Core Interrupt Clear Register
 ***************************************************************************/
/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: reserved0 [31:14] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_reserved0_MASK              0xffffc000
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_reserved0_SHIFT             14

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: MSSD_EXT_ERR [13:13] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_MSSD_EXT_ERR_MASK           0x00002000
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_MSSD_EXT_ERR_SHIFT          13

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DEU_ERR [12:12] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DEU_ERR_MASK                0x00001000
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DEU_ERR_SHIFT               12

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: HARDASSIST_ERR [11:11] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_HARDASSIST_ERR_MASK         0x00000800
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_HARDASSIST_ERR_SHIFT        11

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: MSSD2IMC_ERR2 [10:10] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_MSSD2IMC_ERR2_MASK          0x00000400
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_MSSD2IMC_ERR2_SHIFT         10

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DEU_DMEM_RANGE_ERR [09:09] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DEU_DMEM_RANGE_ERR_MASK     0x00000200
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DEU_DMEM_RANGE_ERR_SHIFT    9

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DEU_IMEM_RANGE_ERR [08:08] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DEU_IMEM_RANGE_ERR_MASK     0x00000100
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DEU_IMEM_RANGE_ERR_SHIFT    8

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: RBUS_DMEM_RANGE_ERR [07:07] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_RBUS_DMEM_RANGE_ERR_MASK    0x00000080
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_RBUS_DMEM_RANGE_ERR_SHIFT   7

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: RBUS_IMEM_RANGE_ERR [06:06] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_RBUS_IMEM_RANGE_ERR_MASK    0x00000040
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_RBUS_IMEM_RANGE_ERR_SHIFT   6

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DMA_DMEM_RANGE_ERR [05:05] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DMA_DMEM_RANGE_ERR_MASK     0x00000020
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DMA_DMEM_RANGE_ERR_SHIFT    5

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DMA_IMEM_RANGE_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DMA_IMEM_RANGE_ERR_MASK     0x00000010
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DMA_IMEM_RANGE_ERR_SHIFT    4

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DSP_DMEM_RANGE_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_DMEM_RANGE_ERR_MASK     0x00000008
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_DMEM_RANGE_ERR_SHIFT    3

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DSP_IMEM_RANGE_ERR [02:02] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_IMEM_RANGE_ERR_MASK     0x00000004
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_IMEM_RANGE_ERR_SHIFT    2

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DSP_GISB_ERR_ACK [01:01] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_GISB_ERR_ACK_MASK       0x00000002
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_GISB_ERR_ACK_SHIFT      1

/* AUD_DSP_ESR_BE0 :: INT_CLEAR :: DSP_LOC_RBUS_ERR_ACK [00:00] */
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_LOC_RBUS_ERR_ACK_MASK   0x00000001
#define BCHP_AUD_DSP_ESR_BE0_INT_CLEAR_DSP_LOC_RBUS_ERR_ACK_SHIFT  0

/***************************************************************************
 *MASK_STATUS - DSP Core Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: reserved0 [31:14] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_reserved0_MASK            0xffffc000
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_reserved0_SHIFT           14

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: MSSD_EXT_ERR [13:13] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_MSSD_EXT_ERR_MASK         0x00002000
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_MSSD_EXT_ERR_SHIFT        13

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DEU_ERR [12:12] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DEU_ERR_MASK              0x00001000
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DEU_ERR_SHIFT             12

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: HARDASSIST_ERR [11:11] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_HARDASSIST_ERR_MASK       0x00000800
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_HARDASSIST_ERR_SHIFT      11

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: MSSD2IMC_ERR2 [10:10] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_MSSD2IMC_ERR2_MASK        0x00000400
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_MSSD2IMC_ERR2_SHIFT       10

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DEU_DMEM_RANGE_ERR [09:09] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DEU_DMEM_RANGE_ERR_MASK   0x00000200
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DEU_DMEM_RANGE_ERR_SHIFT  9

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DEU_IMEM_RANGE_ERR [08:08] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DEU_IMEM_RANGE_ERR_MASK   0x00000100
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DEU_IMEM_RANGE_ERR_SHIFT  8

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: RBUS_DMEM_RANGE_ERR [07:07] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_RBUS_DMEM_RANGE_ERR_MASK  0x00000080
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_RBUS_DMEM_RANGE_ERR_SHIFT 7

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: RBUS_IMEM_RANGE_ERR [06:06] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_RBUS_IMEM_RANGE_ERR_MASK  0x00000040
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_RBUS_IMEM_RANGE_ERR_SHIFT 6

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DMA_DMEM_RANGE_ERR [05:05] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DMA_DMEM_RANGE_ERR_MASK   0x00000020
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DMA_DMEM_RANGE_ERR_SHIFT  5

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DMA_IMEM_RANGE_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DMA_IMEM_RANGE_ERR_MASK   0x00000010
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DMA_IMEM_RANGE_ERR_SHIFT  4

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DSP_DMEM_RANGE_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_DMEM_RANGE_ERR_MASK   0x00000008
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_DMEM_RANGE_ERR_SHIFT  3

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DSP_IMEM_RANGE_ERR [02:02] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_IMEM_RANGE_ERR_MASK   0x00000004
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_IMEM_RANGE_ERR_SHIFT  2

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DSP_GISB_ERR_ACK [01:01] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_GISB_ERR_ACK_MASK     0x00000002
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_GISB_ERR_ACK_SHIFT    1

/* AUD_DSP_ESR_BE0 :: MASK_STATUS :: DSP_LOC_RBUS_ERR_ACK [00:00] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_LOC_RBUS_ERR_ACK_MASK 0x00000001
#define BCHP_AUD_DSP_ESR_BE0_MASK_STATUS_DSP_LOC_RBUS_ERR_ACK_SHIFT 0

/***************************************************************************
 *MASK_SET - DSP Core Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_DSP_ESR_BE0 :: MASK_SET :: reserved0 [31:14] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_reserved0_MASK               0xffffc000
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_reserved0_SHIFT              14

/* AUD_DSP_ESR_BE0 :: MASK_SET :: MSSD_EXT_ERR [13:13] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_MSSD_EXT_ERR_MASK            0x00002000
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_MSSD_EXT_ERR_SHIFT           13

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DEU_ERR [12:12] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DEU_ERR_MASK                 0x00001000
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DEU_ERR_SHIFT                12

/* AUD_DSP_ESR_BE0 :: MASK_SET :: HARDASSIST_ERR [11:11] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_HARDASSIST_ERR_MASK          0x00000800
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_HARDASSIST_ERR_SHIFT         11

/* AUD_DSP_ESR_BE0 :: MASK_SET :: MSSD2IMC_ERR2 [10:10] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_MSSD2IMC_ERR2_MASK           0x00000400
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_MSSD2IMC_ERR2_SHIFT          10

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DEU_DMEM_RANGE_ERR [09:09] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DEU_DMEM_RANGE_ERR_MASK      0x00000200
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DEU_DMEM_RANGE_ERR_SHIFT     9

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DEU_IMEM_RANGE_ERR [08:08] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DEU_IMEM_RANGE_ERR_MASK      0x00000100
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DEU_IMEM_RANGE_ERR_SHIFT     8

/* AUD_DSP_ESR_BE0 :: MASK_SET :: RBUS_DMEM_RANGE_ERR [07:07] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_RBUS_DMEM_RANGE_ERR_MASK     0x00000080
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_RBUS_DMEM_RANGE_ERR_SHIFT    7

/* AUD_DSP_ESR_BE0 :: MASK_SET :: RBUS_IMEM_RANGE_ERR [06:06] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_RBUS_IMEM_RANGE_ERR_MASK     0x00000040
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_RBUS_IMEM_RANGE_ERR_SHIFT    6

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DMA_DMEM_RANGE_ERR [05:05] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DMA_DMEM_RANGE_ERR_MASK      0x00000020
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DMA_DMEM_RANGE_ERR_SHIFT     5

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DMA_IMEM_RANGE_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DMA_IMEM_RANGE_ERR_MASK      0x00000010
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DMA_IMEM_RANGE_ERR_SHIFT     4

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DSP_DMEM_RANGE_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_DMEM_RANGE_ERR_MASK      0x00000008
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_DMEM_RANGE_ERR_SHIFT     3

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DSP_IMEM_RANGE_ERR [02:02] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_IMEM_RANGE_ERR_MASK      0x00000004
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_IMEM_RANGE_ERR_SHIFT     2

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DSP_GISB_ERR_ACK [01:01] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_GISB_ERR_ACK_MASK        0x00000002
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_GISB_ERR_ACK_SHIFT       1

/* AUD_DSP_ESR_BE0 :: MASK_SET :: DSP_LOC_RBUS_ERR_ACK [00:00] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_LOC_RBUS_ERR_ACK_MASK    0x00000001
#define BCHP_AUD_DSP_ESR_BE0_MASK_SET_DSP_LOC_RBUS_ERR_ACK_SHIFT   0

/***************************************************************************
 *MASK_CLEAR - DSP Core Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_reserved0_MASK             0xffffc000
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_reserved0_SHIFT            14

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: MSSD_EXT_ERR [13:13] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_MSSD_EXT_ERR_MASK          0x00002000
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_MSSD_EXT_ERR_SHIFT         13

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DEU_ERR [12:12] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DEU_ERR_MASK               0x00001000
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DEU_ERR_SHIFT              12

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: HARDASSIST_ERR [11:11] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_HARDASSIST_ERR_MASK        0x00000800
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_HARDASSIST_ERR_SHIFT       11

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: MSSD2IMC_ERR2 [10:10] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_MSSD2IMC_ERR2_MASK         0x00000400
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_MSSD2IMC_ERR2_SHIFT        10

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DEU_DMEM_RANGE_ERR [09:09] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DEU_DMEM_RANGE_ERR_MASK    0x00000200
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DEU_DMEM_RANGE_ERR_SHIFT   9

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DEU_IMEM_RANGE_ERR [08:08] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DEU_IMEM_RANGE_ERR_MASK    0x00000100
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DEU_IMEM_RANGE_ERR_SHIFT   8

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: RBUS_DMEM_RANGE_ERR [07:07] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_RBUS_DMEM_RANGE_ERR_MASK   0x00000080
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_RBUS_DMEM_RANGE_ERR_SHIFT  7

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: RBUS_IMEM_RANGE_ERR [06:06] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_RBUS_IMEM_RANGE_ERR_MASK   0x00000040
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_RBUS_IMEM_RANGE_ERR_SHIFT  6

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DMA_DMEM_RANGE_ERR [05:05] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DMA_DMEM_RANGE_ERR_MASK    0x00000020
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DMA_DMEM_RANGE_ERR_SHIFT   5

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DMA_IMEM_RANGE_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DMA_IMEM_RANGE_ERR_MASK    0x00000010
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DMA_IMEM_RANGE_ERR_SHIFT   4

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DSP_DMEM_RANGE_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_DMEM_RANGE_ERR_MASK    0x00000008
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_DMEM_RANGE_ERR_SHIFT   3

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DSP_IMEM_RANGE_ERR [02:02] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_IMEM_RANGE_ERR_MASK    0x00000004
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_IMEM_RANGE_ERR_SHIFT   2

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DSP_GISB_ERR_ACK [01:01] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_GISB_ERR_ACK_MASK      0x00000002
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_GISB_ERR_ACK_SHIFT     1

/* AUD_DSP_ESR_BE0 :: MASK_CLEAR :: DSP_LOC_RBUS_ERR_ACK [00:00] */
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_LOC_RBUS_ERR_ACK_MASK  0x00000001
#define BCHP_AUD_DSP_ESR_BE0_MASK_CLEAR_DSP_LOC_RBUS_ERR_ACK_SHIFT 0

#endif /* #ifndef BCHP_AUD_DSP_ESR_BE0_H__ */

/* End of File */
