=====
SETUP
-11.047
21.903
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2206_s4
19.475
19.928
u0/core/n2208_s4
20.828
21.199
u0/core/n2208_s0
21.354
21.903
u0/core/mem_rdata_q_26_s0
21.903
=====
SETUP
-10.966
21.821
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2206_s4
19.475
19.928
u0/core/n2209_s3
20.896
21.358
u0/core/n2209_s0
21.359
21.821
u0/core/mem_rdata_q_25_s0
21.821
=====
SETUP
-10.902
21.758
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2206_s4
19.475
19.928
u0/core/n2207_s17
20.658
21.207
u0/core/n2207_s0
21.209
21.758
u0/core/mem_rdata_q_27_s0
21.758
=====
SETUP
-10.755
21.611
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2203_s11
19.673
20.126
u0/core/n2203_s0
21.062
21.611
u0/core/mem_rdata_q_31_s0
21.611
=====
SETUP
-10.746
21.601
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5332_s2
16.859
17.230
u0/core/n5719_s6
17.942
18.497
u0/core/n5720_s4
19.024
19.486
u0/core/n5720_s1
19.487
20.042
u0/core/n5722_s0
21.052
21.601
u0/core/decoded_rs2_0_s0
21.601
=====
SETUP
-10.746
21.601
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5332_s2
16.859
17.230
u0/core/n5719_s6
17.942
18.497
u0/core/n5720_s4
19.024
19.486
u0/core/n5720_s1
19.487
20.042
u0/core/n5721_s0
21.052
21.601
u0/core/decoded_rs2_1_s0
21.601
=====
SETUP
-10.667
21.523
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5332_s2
16.859
17.230
u0/core/n5719_s6
17.942
18.497
u0/core/n5720_s4
19.024
19.486
u0/core/n5720_s1
19.487
20.042
u0/core/n5720_s0
20.974
21.523
u0/core/decoded_rs2_2_s0
21.523
=====
SETUP
-10.604
21.460
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n5710_s11
19.393
19.764
u0/core/n5710_s0
20.890
21.460
u0/core/decoded_rd_0_s0
21.460
=====
SETUP
-10.577
21.433
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2203_s11
19.673
20.126
u0/core/n2204_s0
21.062
21.433
u0/core/mem_rdata_q_30_s0
21.433
=====
SETUP
-10.545
21.401
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2203_s5
19.475
20.024
u0/core/n2222_s3
20.196
20.766
u0/core/n2222_s0
20.939
21.401
u0/core/mem_rdata_q_12_s0
21.401
=====
SETUP
-10.468
21.324
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.074
u0/core/n15305_s16
16.082
16.637
u0/core/n15309_s22
17.802
18.357
u0/core/n15329_s13
19.067
19.584
u0/core/n15329_s17
20.754
21.324
u0/core/reg_op1_19_s0
21.324
=====
SETUP
-10.425
21.281
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2203_s11
19.673
20.126
u0/core/n2205_s0
20.819
21.281
u0/core/mem_rdata_q_29_s0
21.281
=====
SETUP
-10.351
21.207
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2206_s4
19.475
19.928
u0/core/n2206_s0
20.658
21.207
u0/core/mem_rdata_q_28_s0
21.207
=====
SETUP
-10.327
21.183
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5765_s6
16.802
17.255
u0/core/n2221_s12
18.261
18.714
u0/core/n5715_s3
19.208
19.763
u0/core/n5715_s0
20.812
21.183
u0/core/decoded_rs1_1_s0
21.183
=====
SETUP
-10.312
21.168
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_3_s0
21.168
=====
SETUP
-10.312
21.168
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_8_s0
21.168
=====
SETUP
-10.309
21.165
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_6_s0
21.165
=====
SETUP
-10.300
21.156
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_10_s0
21.156
=====
SETUP
-10.273
21.129
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5771_s4
16.831
17.284
u0/core/n5772_s5
17.957
18.328
u0/core/n1860_s4
18.774
19.329
u0/core/mem_rdata_q_19_s4
20.122
20.584
u0/core/mem_rdata_q_18_s1
21.129
=====
SETUP
-10.203
21.059
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5710_s4
16.293
16.746
u0/core/n2206_s8
17.985
18.502
u0/core/n2206_s4
19.475
19.928
u0/core/n2220_s0
20.597
21.059
u0/core/mem_rdata_q_14_s0
21.059
=====
SETUP
-10.151
21.007
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_4_s0
21.007
=====
SETUP
-10.151
21.007
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_9_s0
21.007
=====
SETUP
-10.130
20.986
10.856
clk_in_ibuf
0.000
0.683
u0/core/mem_addr_11_s0
0.926
1.158
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4
2.150
2.667
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1
3.663
4.116
u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0
5.107
5.662
u0/u_dm/ram_addr_2_s2
6.137
6.508
u0/u_dm/ram_addr_0_s0
7.267
7.784
u0/u_dm/u_s_debug_ram/ram_dout_30_s29
8.893
9.448
u0/u_dm/u_s_debug_ram/ram_dout_30_s26
9.448
9.551
u0/u_dm/u_s_debug_ram/ram_dout_30_s21
9.551
9.654
u0/mem_rdata_30_s7
10.791
11.162
u0/mem_rdata_30_s3
11.166
11.683
u0/mem_rdata_30_s1
12.080
12.451
u0/core/n5752_s2
13.926
14.379
u0/core/n5752_s1
15.305
15.822
u0/core/n5332_s2
16.859
17.230
u0/core/n5719_s7
18.445
18.898
u0/core/n5719_s2
19.571
20.024
u0/core/n5719_s0
20.437
20.986
u0/core/decoded_rs2_3_s0
20.986
=====
SETUP
-10.129
20.984
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_1_s0
20.984
=====
SETUP
-10.126
20.982
10.856
clk_in_ibuf
5.000
5.688
u0/rstdly_15_s1
5.949
6.181
u0/n519_s1
6.634
7.189
u0/core/mem_xfer_s8
9.021
9.576
u0/core/mem_xfer_s2
10.277
10.648
u0/core/mem_xfer_s0
10.859
11.230
u0/core/mem_rdata_latched_0_s4
13.210
13.727
u0/core/mem_rdata_latched_0_s3
14.140
14.511
u0/core/n1952_s11
15.525
16.042
u0/core/n5306_s5
17.476
18.031
u0/core/n5711_s2
19.215
19.785
u0/core/decoded_csr_0_s0
20.982
=====
HOLD
0.080
1.188
1.109
clk_in_ibuf
0.000
0.675
u0/core/mem_wdata_7_s0
0.860
1.061
u0/itcm/memory_0_memory_0_0_3_s
1.188
=====
HOLD
0.206
1.315
1.109
clk_in_ibuf
0.000
0.675
u0/core/mem_wdata_3_s0
0.860
1.062
u0/itcm/memory_0_memory_0_0_1_s
1.315
=====
HOLD
0.206
1.315
1.109
clk_in_ibuf
0.000
0.675
u0/core/mem_wdata_2_s0
0.860
1.062
u0/itcm/memory_0_memory_0_0_1_s
1.315
=====
HOLD
0.315
1.186
0.871
clk_in_ibuf
0.000
0.675
u0/core/wr_dcsr_ena_s0
0.860
1.062
u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0
1.186
=====
HOLD
0.317
1.188
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_14_s0
0.860
1.062
u0/wbgpio_ins/in_r_14_s0
1.188
=====
HOLD
0.317
1.188
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_19_s0
0.860
1.062
u0/wbgpio_ins/in_r_19_s0
1.188
=====
HOLD
0.317
1.188
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_9_s0
0.860
1.062
u0/wbgpio_ins/in_r_9_s0
1.188
=====
HOLD
0.317
1.188
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_29_s0
0.860
1.062
u0/wbgpio_ins/in_r_29_s0
1.188
=====
HOLD
0.319
1.191
0.872
clk_in_ibuf
0.000
0.675
u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0
0.860
1.062
u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s
1.191
=====
HOLD
0.319
1.190
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_21_s0
0.860
1.062
u0/wbgpio_ins/in_r_21_s0
1.190
=====
HOLD
0.319
1.190
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_5_s0
0.860
1.062
u0/wbgpio_ins/in_r_5_s0
1.190
=====
HOLD
0.323
1.194
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_24_s0
0.860
1.062
u0/wbgpio_ins/in_r_24_s0
1.194
=====
HOLD
0.323
1.194
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_27_s0
0.860
1.062
u0/wbgpio_ins/in_r_27_s0
1.194
=====
HOLD
0.323
1.194
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_15_s0
0.860
1.062
u0/wbgpio_ins/in_r_15_s0
1.194
=====
HOLD
0.323
1.194
0.871
clk_in_ibuf
0.000
0.675
u0/wbgpio_ins/dir_r_30_s0
0.860
1.062
u0/wbgpio_ins/in_r_30_s0
1.194
=====
HOLD
0.328
1.437
1.109
clk_in_ibuf
0.000
0.675
u0/core/mem_wdata_6_s0
0.860
1.062
u0/itcm/memory_0_memory_0_0_3_s
1.437
=====
HOLD
0.329
1.200
0.871
clk_in_ibuf
0.000
0.675
u0/dtcm/mem_ready_s0
0.860
1.062
u0/dtcm/mem_ready_s0
1.200
=====
HOLD
0.330
1.201
0.871
clk_in_ibuf
0.000
0.675
u4/state.s0_s1
0.860
1.062
u4/cnt_echo1_26_s0
1.201
=====
HOLD
0.338
1.447
1.109
clk_in_ibuf
0.000
0.675
u0/core/mem_wdata_1_s0
0.860
1.062
u0/itcm/memory_0_memory_0_0_0_s
1.447
=====
HOLD
0.340
1.317
0.978
clk_in_ibuf
0.000
0.675
u0/core/mem_addr_14_s0
0.860
1.062
u0/dtcm/mem_0_mem_0_0_3_s
1.317
=====
HOLD
0.343
1.320
0.978
clk_in_ibuf
0.000
0.675
u0/core/mem_addr_4_s0
0.860
1.062
u0/dtcm/mem_0_mem_0_0_3_s
1.320
=====
HOLD
0.356
1.334
0.978
clk_in_ibuf
0.000
0.675
u0/core/mem_addr_14_s0
0.860
1.062
u0/dtcm/mem_0_mem_0_0_2_s
1.334
=====
HOLD
0.358
1.336
0.978
clk_in_ibuf
0.000
0.675
u0/core/mem_addr_2_s0
0.860
1.062
u0/dtcm/mem_0_mem_0_0_2_s
1.336
=====
HOLD
0.361
1.339
0.978
clk_in_ibuf
0.000
0.675
u0/core/mem_addr_3_s0
0.860
1.062
u0/dtcm/mem_0_mem_0_0_2_s
1.339
=====
HOLD
0.368
1.346
0.978
clk_in_ibuf
0.000
0.675
u0/core/mem_addr_14_s0
0.860
1.062
u0/itcm/memory_2_memory_2_0_0_s
1.346
