================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu May 02 22:13:25 +0200 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         HLS
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              5707
FF:               7442
DSP:              3
BRAM:             8
URAM:             0
SRL:              942


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.232       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| U0                                                  | 5707 | 7442 | 3   | 8    |      |     |        |      |         |          |        |
|   (U0)                                              | 3    | 324  |     |      |      |     |        |      |         |          |        |
|   ALU_operation_U                                   | 18   |      |     | 1    |      |     |        |      |         |          |        |
|   control_s_axi_U                                   | 374  | 344  |     |      |      |     |        |      |         |          |        |
|   data_a_U                                          | 73   |      |     | 1    |      |     |        |      |         |          |        |
|   data_b_U                                          | 101  |      |     | 1    |      |     |        |      |         |          |        |
|   data_result_U                                     | 33   |      |     | 1    |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                     | 493  | 730  |     | 1    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                     | 496  | 730  |     | 1    |      |     |        |      |         |          |        |
|   gmem2_m_axi_U                                     | 724  | 966  |     | 1    |      |     |        |      |         |          |        |
|   gmem3_m_axi_U                                     | 495  | 730  |     | 1    |      |     |        |      |         |          |        |
|   grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136     | 32   | 78   |     |      |      |     |        |      |         |          |        |
|     (grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136) | 8    | 76   |     |      |      |     |        |      |         |          |        |
|   grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190      | 158  | 213  |     |      |      |     |        |      |         |          |        |
|     (grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190)  | 134  | 211  |     |      |      |     |        |      |         |          |        |
|   grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180      | 95   | 119  |     |      |      |     |        |      |         |          |        |
|     (grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180)  | 72   | 117  |     |      |      |     |        |      |         |          |        |
|   grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158      | 51   | 307  |     |      |      |     |        |      |         |          |        |
|     (grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158)  | 16   | 305  |     |      |      |     |        |      |         |          |        |
|   grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146      | 2505 | 2823 | 3   |      |      |     |        |      |         |          |        |
|     (grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146)  | 794  | 641  | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U4                           |      | 32   |     |      |      |     |        |      |         |          |        |
|     sdiv_32ns_32ns_32_36_1_U5                       | 1695 | 2148 |     |      |      |     |        |      |         |          |        |
|       (sdiv_32ns_32ns_32_36_1_U5)                   |      | 96   |     |      |      |     |        |      |         |          |        |
|   grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206       | 56   | 78   |     |      |      |     |        |      |         |          |        |
|     (grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206)   | 37   | 76   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U        | 19   | 2    |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.73% | OK     |
| FD                                                        | 50%       | 6.99%  | OK     |
| LUTRAM+SRL                                                | 25%       | 5.41%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.36%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.86%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.11%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 139    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.23   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------+-------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN              | ENDPOINT PIN                                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                             |                                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------+-------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.768 | selec_assign_fu_98_reg[8]/C | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg/CE    |            6 |        100 |          6.979 |          1.433 |        5.546 |
| Path2 | 2.768 | selec_assign_fu_98_reg[8]/C | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg/CE     |            6 |        100 |          6.979 |          1.433 |        5.546 |
| Path3 | 2.768 | selec_assign_fu_98_reg[8]/C | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]/CE |            6 |        100 |          6.979 |          1.433 |        5.546 |
| Path4 | 2.768 | selec_assign_fu_98_reg[8]/C | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]/CE |            6 |        100 |          6.979 |          1.433 |        5.546 |
| Path5 | 2.768 | selec_assign_fu_98_reg[8]/C | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]/CE |            6 |        100 |          6.979 |          1.433 |        5.546 |
+-------+-------+-----------------------------+-------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------+----------------------+
    | selec_assign_fu_98_reg[8]                                                             | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11        | LUT.others.LUT5      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5         | LUT.others.LUT6      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2        | LUT.others.LUT6      |
    | control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3                             | LUT.others.LUT4      |
    | grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1                     | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------+----------------------+
    | selec_assign_fu_98_reg[8]                                                             | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11        | LUT.others.LUT5      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5         | LUT.others.LUT6      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2        | LUT.others.LUT6      |
    | control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3                             | LUT.others.LUT4      |
    | grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1                     | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg                      | FLOP_LATCH.flop.FDSE |
    +---------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------+----------------------+
    | selec_assign_fu_98_reg[8]                                                             | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11        | LUT.others.LUT5      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5         | LUT.others.LUT6      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2        | LUT.others.LUT6      |
    | control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3                             | LUT.others.LUT4      |
    | grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1                     | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------+----------------------+
    | selec_assign_fu_98_reg[8]                                                             | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11        | LUT.others.LUT5      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5         | LUT.others.LUT6      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2        | LUT.others.LUT6      |
    | control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3                             | LUT.others.LUT4      |
    | grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1                     | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------+----------------------+
    | selec_assign_fu_98_reg[8]                                                             | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11        | LUT.others.LUT5      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5         | LUT.others.LUT6      |
    | control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2        | LUT.others.LUT6      |
    | control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3                             | LUT.others.LUT4      |
    | grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1                     | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------+
| Report Type              | Report Location                                              |
+--------------------------+--------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/dec_MIMD_design_analysis_synth.rpt          |
| failfast                 | impl/vhdl/report/dec_MIMD_failfast_synth.rpt                 |
| timing                   | impl/vhdl/report/dec_MIMD_timing_synth.rpt                   |
| timing_paths             | impl/vhdl/report/dec_MIMD_timing_paths_synth.rpt             |
| utilization              | impl/vhdl/report/dec_MIMD_utilization_synth.rpt              |
| utilization_hierarchical | impl/vhdl/report/dec_MIMD_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------+


