Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 08:29:30 2023
| Host         : DESKTOP-AK79ALB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpgaboolean_timing_summary_routed.rpt -pb rvfpgaboolean_timing_summary_routed.pb -rpx rvfpgaboolean_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpgaboolean
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-14  Critical Warning  LUT on the clock tree                                             3           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       99          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         135         
LUTAR-1    Warning           LUT drives async reset alert                                      4           
SYNTH-10   Warning           Wide multiplier                                                   4           
SYNTH-15   Warning           Byte wide write enable not inferred                               16          
TIMING-16  Warning           Large setup violation                                             106         
TIMING-18  Warning           Missing input or output delay                                     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (278)
5. checking no_input_delay (23)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: veerwolf/Pmod_Joystick/PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (278)
--------------------------------------------------
 There are 278 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.695    -1115.088                    106                44781        0.061        0.000                      0                44781        3.000        0.000                       0                 13313  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_div_cmt_hc_sr04/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1              {0.000 7.812}        15.625          64.000          
  clkfbout_clk_wiz_1              {0.000 5.000}        10.000          100.000         
clk_div_cmt_vga/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0              {0.000 19.841}       39.683          25.200          
  clk_out2_clk_wiz_0              {0.000 3.968}        7.937           126.000         
  clkfbout_clk_wiz_0              {0.000 25.000}       50.000          20.000          
sys_clk_pin                       {0.000 5.000}        10.000          100.000         
  clk_core                        {0.000 40.000}       80.000          12.500          
  clkfb                           {0.000 5.000}        10.000          100.000         
tck_dmi                           {0.000 50.000}       100.000         10.000          
tck_dtmcs                         {0.000 50.000}       100.000         10.000          
tck_idcode                        {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_div_cmt_hc_sr04/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                    9.618        0.000                      0                  225        0.182        0.000                      0                  225        7.312        0.000                       0                   129  
  clkfbout_clk_wiz_1                                                                                                                                                                7.845        0.000                       0                     3  
clk_div_cmt_vga/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   27.793        0.000                      0                  369        0.109        0.000                      0                  369       18.861        0.000                       0                   287  
  clk_out2_clk_wiz_0                                                                                                                                                                5.781        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                               47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         3.000        0.000                       0                     8  
  clk_core                             11.024        0.000                      0                33616        0.061        0.000                      0                33616       38.750        0.000                       0                 12752  
  clkfb                                                                                                                                                                             8.751        0.000                       0                     2  
tck_dmi                                98.564        0.000                      0                   31        0.209        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                              97.712        0.000                      0                   81        0.171        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                             98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_out1_clk_wiz_0      -13.695     -843.083                     73                   73        2.652        0.000                      0                   73  
clk_core            sys_clk_pin               1.281        0.000                      0                    7        1.472        0.000                      0                    7  
clk_out1_clk_wiz_1  clk_core                 -6.057       -6.057                      1                    1        0.094        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_core                -10.299     -265.948                     32                   32        0.857        0.000                      0                   32  
tck_dtmcs           clk_core                  7.987        0.000                      0                  290        0.064        0.000                      0                  290  
clk_core            tck_dtmcs                14.634        0.000                      0                   32        0.449        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                50.643        0.000                      0                10361        0.724        0.000                      0                10361  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_core                                
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfb                                   
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)              sys_clk_pin                             
(none)                                  clk_core            
(none)                                  clk_out1_clk_wiz_1  
(none)                                  tck_dmi             
(none)                                  tck_dtmcs           
(none)                                  tck_idcode          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_div_cmt_hc_sr04/inst/clk_in1
  To Clock:  clk_div_cmt_hc_sr04/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_cmt_hc_sr04/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_cmt_hc_sr04/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        9.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.478ns (8.465%)  route 5.169ns (91.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 12.709 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.569    -2.386    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X42Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478    -1.908 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[8]/Q
                         net (fo=2, routed)           5.169     3.261    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[9]
    SLICE_X41Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.451    12.709    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X41Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[9]/C
                         clock pessimism              0.506    13.214    
                         clock uncertainty           -0.080    13.134    
    SLICE_X41Y0          FDRE (Setup_fdre_C_D)       -0.255    12.879    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             10.148ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.820ns (17.658%)  route 3.824ns (82.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 12.781 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.752     2.330    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    12.781    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/C
                         clock pessimism              0.506    13.287    
                         clock uncertainty           -0.080    13.206    
    SLICE_X64Y0          FDRE (Setup_fdre_C_R)       -0.728    12.478    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.425ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.820ns (18.843%)  route 3.532ns (81.157%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     2.038    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y0          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                 10.425    

Slack (MET) :             10.425ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.820ns (18.843%)  route 3.532ns (81.157%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     2.038    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y0          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                 10.425    

Slack (MET) :             10.425ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.820ns (18.843%)  route 3.532ns (81.157%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     2.038    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y0          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                 10.425    

Slack (MET) :             10.425ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.820ns (18.843%)  route 3.532ns (81.157%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     2.038    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y0          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                 10.425    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.820ns (20.205%)  route 3.238ns (79.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.166     1.745    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[5]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y1          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.820ns (20.205%)  route 3.238ns (79.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.166     1.745    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[6]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y1          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.820ns (20.205%)  route 3.238ns (79.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.166     1.745    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[7]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y1          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_1 rise@15.625ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.820ns (20.205%)  route 3.238ns (79.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.641    -2.313    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.857 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]/Q
                         net (fo=2, routed)           0.682    -1.175    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[8]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.124    -1.051 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4/O
                         net (fo=1, routed)           0.830    -0.221    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_4_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.124    -0.097 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=2, routed)           0.560     0.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     0.579 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.166     1.745    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[8]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X60Y1          FDRE (Setup_fdre_C_R)       -0.728    12.463    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 10.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.170%)  route 0.128ns (43.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/Q
                         net (fo=2, routed)           0.128    -0.516    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[28]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/C
                         clock pessimism              0.461    -0.770    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.072    -0.698    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.164ns (62.963%)  route 0.096ns (37.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[13]/Q
                         net (fo=2, routed)           0.096    -0.547    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[13]
    SLICE_X61Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -1.233    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]/C
                         clock pessimism              0.438    -0.795    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.057    -0.738    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.523    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[18]
    SLICE_X61Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -1.233    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[18]/C
                         clock pessimism              0.441    -0.792    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.071    -0.721    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.465%)  route 0.126ns (43.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]/Q
                         net (fo=2, routed)           0.126    -0.517    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[26]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]/C
                         clock pessimism              0.461    -0.770    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.047    -0.723    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.424%)  route 0.127ns (43.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[24]/Q
                         net (fo=2, routed)           0.127    -0.517    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[24]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/C
                         clock pessimism              0.461    -0.770    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.047    -0.723    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.793%)  route 0.130ns (44.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[19]/Q
                         net (fo=2, routed)           0.130    -0.514    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[19]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]/C
                         clock pessimism              0.461    -0.770    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.046    -0.724    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.327%)  route 0.119ns (45.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.566    -0.838    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X37Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.578    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[28]
    SLICE_X37Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.835    -1.264    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X37Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[28]/C
                         clock pessimism              0.426    -0.838    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.047    -0.791    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.407%)  route 0.127ns (43.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.566    -0.838    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X42Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.674 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.547    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[4]
    SLICE_X42Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.836    -1.263    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X42Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]/C
                         clock pessimism              0.425    -0.838    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.076    -0.762    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.300%)  route 0.164ns (53.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.566    -0.838    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X41Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[10]/Q
                         net (fo=2, routed)           0.164    -0.533    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[11]
    SLICE_X40Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.836    -1.263    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X40Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[11]/C
                         clock pessimism              0.441    -0.822    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.070    -0.752    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.159%)  route 0.121ns (34.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.680 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[17]/Q
                         net (fo=1, routed)           0.121    -0.559    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt[17]
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.099    -0.460 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter[0]_i_1_n_0
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]/C
                         clock pessimism              0.461    -0.770    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.091    -0.679    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y19   clk_div_cmt_hc_sr04/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y0      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y0      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y0      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y0      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y0      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y2      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   clk_div_cmt_hc_sr04/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_cmt_vga/inst/clk_in1
  To Clock:  clk_div_cmt_vga/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_cmt_vga/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_cmt_vga/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.793ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.178ns  (logic 1.449ns (12.963%)  route 9.729ns (87.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.487     8.866    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/C
                         clock pessimism              0.497    37.327    
                         clock uncertainty           -0.238    37.089    
    SLICE_X57Y19         FDRE (Setup_fdre_C_R)       -0.429    36.660    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 27.793    

Slack (MET) :             27.793ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.178ns  (logic 1.449ns (12.963%)  route 9.729ns (87.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.487     8.866    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/C
                         clock pessimism              0.497    37.327    
                         clock uncertainty           -0.238    37.089    
    SLICE_X57Y19         FDRE (Setup_fdre_C_R)       -0.429    36.660    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 27.793    

Slack (MET) :             27.793ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.178ns  (logic 1.449ns (12.963%)  route 9.729ns (87.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.487     8.866    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/C
                         clock pessimism              0.497    37.327    
                         clock uncertainty           -0.238    37.089    
    SLICE_X57Y19         FDRE (Setup_fdre_C_R)       -0.429    36.660    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 27.793    

Slack (MET) :             27.833ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 1.449ns (13.104%)  route 9.609ns (86.896%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367     8.746    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X54Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/C
                         clock pessimism              0.511    37.341    
                         clock uncertainty           -0.238    37.103    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524    36.579    veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 27.833    

Slack (MET) :             27.928ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 1.449ns (13.104%)  route 9.609ns (86.896%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367     8.746    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/C
                         clock pessimism              0.511    37.341    
                         clock uncertainty           -0.238    37.103    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    36.674    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 27.928    

Slack (MET) :             27.928ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 1.449ns (13.104%)  route 9.609ns (86.896%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367     8.746    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/C
                         clock pessimism              0.511    37.341    
                         clock uncertainty           -0.238    37.103    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    36.674    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 27.928    

Slack (MET) :             27.928ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 1.449ns (13.104%)  route 9.609ns (86.896%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 36.830 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)           8.756     6.900    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.024    veerwolf/vgacon_wrapper/vgacon/dtg0_n_72
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.404 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.404    veerwolf/vgacon_wrapper/vgacon/row_iter2_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.561 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485     8.047    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332     8.379 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367     8.746    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    36.830    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/C
                         clock pessimism              0.511    37.341    
                         clock uncertainty           -0.238    37.103    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    36.674    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 27.928    

Slack (MET) :             28.219ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 0.704ns (6.520%)  route 10.093ns (93.480%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 36.836 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/Q
                         net (fo=10, routed)          7.884     6.029    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[3]
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.153 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_4/O
                         net (fo=1, routed)           1.177     7.330    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_4_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.032     8.485    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row0
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.451    36.836    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                         clock pessimism              0.535    37.371    
                         clock uncertainty           -0.238    37.133    
    SLICE_X57Y13         FDRE (Setup_fdre_C_R)       -0.429    36.704    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 28.219    

Slack (MET) :             28.219ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 0.704ns (6.520%)  route 10.093ns (93.480%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 36.836 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/Q
                         net (fo=10, routed)          7.884     6.029    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[3]
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.153 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_4/O
                         net (fo=1, routed)           1.177     7.330    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_4_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.032     8.485    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row0
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.451    36.836    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/C
                         clock pessimism              0.535    37.371    
                         clock uncertainty           -0.238    37.133    
    SLICE_X57Y13         FDRE (Setup_fdre_C_R)       -0.429    36.704    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 28.219    

Slack (MET) :             28.219ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 0.704ns (6.520%)  route 10.093ns (93.480%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 36.836 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568    -2.312    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/Q
                         net (fo=10, routed)          7.884     6.029    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[3]
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.153 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_4/O
                         net (fo=1, routed)           1.177     7.330    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_4_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.032     8.485    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row0
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.451    36.836    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/C
                         clock pessimism              0.535    37.371    
                         clock uncertainty           -0.238    37.133    
    SLICE_X57Y13         FDRE (Setup_fdre_C_R)       -0.429    36.704    veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 28.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.561    -0.812    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.615    veerwolf/vgacon_wrapper/vgacon/char_rom/out[2]
    SLICE_X54Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.570 r  veerwolf/vgacon_wrapper/vgacon/char_rom/o_vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.570    veerwolf/vgacon_wrapper/vgacon/char_rom_n_0
    SLICE_X54Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.830    -1.233    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X54Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/C
                         clock pessimism              0.434    -0.799    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.120    -0.679    veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X5Y4           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  vga_2_hdmi/encg/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.539    vga_2_hdmi/encg/q_m_reg_reg_n_0_[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.045    -0.494 r  vga_2_hdmi/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.494    vga_2_hdmi/encg/dout[1]_i_1__0_n_0
    SLICE_X4Y4           FDCE                                         r  vga_2_hdmi/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X4Y4           FDCE                                         r  vga_2_hdmi/encg/dout_reg[1]/C
                         clock pessimism              0.432    -0.765    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.092    -0.673    vga_2_hdmi/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.610%)  route 0.121ns (39.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.598    -0.775    vga_2_hdmi/encr/clk_out1
    SLICE_X0Y2           FDRE                                         r  vga_2_hdmi/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.634 r  vga_2_hdmi/encr/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.121    -0.513    vga_2_hdmi/encr/p_0_in5_in
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.045    -0.468 r  vga_2_hdmi/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.468    vga_2_hdmi/encr/q_m_1
    SLICE_X1Y2           FDRE                                         r  vga_2_hdmi/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.869    -1.194    vga_2_hdmi/encr/clk_out1
    SLICE_X1Y2           FDRE                                         r  vga_2_hdmi/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.432    -0.762    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092    -0.670    vga_2_hdmi/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (67.083%)  route 0.103ns (32.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.597    -0.776    vga_2_hdmi/encb/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.612 r  vga_2_hdmi/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.510    vga_2_hdmi/encb/q_m_reg_reg_n_0_[7]
    SLICE_X0Y6           LUT5 (Prop_lut5_I0_O)        0.045    -0.465 r  vga_2_hdmi/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.465    vga_2_hdmi/encb/dout[7]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  vga_2_hdmi/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.868    -1.195    vga_2_hdmi/encb/clk_out1
    SLICE_X0Y6           FDCE                                         r  vga_2_hdmi/encb/dout_reg[7]/C
                         clock pessimism              0.435    -0.760    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.091    -0.669    vga_2_hdmi/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.723%)  route 0.167ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X5Y3           FDRE                                         r  vga_2_hdmi/encg/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  vga_2_hdmi/encg/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.167    -0.470    vga_2_hdmi/encg/vdin_q_reg_n_0_[0]
    SLICE_X5Y4           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X5Y4           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[0]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.075    -0.687    vga_2_hdmi/encg/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.879%)  route 0.118ns (36.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X6Y4           FDRE                                         r  vga_2_hdmi/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.614 r  vga_2_hdmi/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.118    -0.496    vga_2_hdmi/encg/n1d[2]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.045    -0.451 r  vga_2_hdmi/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.451    vga_2_hdmi/encg/q_m_1
    SLICE_X5Y4           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X5Y4           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.091    -0.671    vga_2_hdmi/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.530%)  route 0.143ns (43.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X7Y3           FDRE                                         r  vga_2_hdmi/encg/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  vga_2_hdmi/encg/vdin_q_reg[3]/Q
                         net (fo=11, routed)          0.143    -0.494    vga_2_hdmi/encg/p_0_in3_in
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    -0.449 r  vga_2_hdmi/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.449    vga_2_hdmi/encg/q_m_6
    SLICE_X4Y3           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X4Y3           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092    -0.670    vga_2_hdmi/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.859%)  route 0.166ns (47.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.568    -0.805    vga_2_hdmi/encb/clk_out1
    SLICE_X11Y3          FDRE                                         r  vga_2_hdmi/encb/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  vga_2_hdmi/encb/n1d_reg[0]/Q
                         net (fo=4, routed)           0.166    -0.498    vga_2_hdmi/encb/n1d[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.045    -0.453 r  vga_2_hdmi/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    vga_2_hdmi/encb/q_m_1
    SLICE_X9Y3           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.838    -1.225    vga_2_hdmi/encb/clk_out1
    SLICE_X9Y3           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.456    -0.769    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.092    -0.677    vga_2_hdmi/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.598    -0.775    vga_2_hdmi/encb/clk_out1
    SLICE_X3Y2           FDRE                                         r  vga_2_hdmi/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128    -0.647 r  vga_2_hdmi/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.119    -0.528    vga_2_hdmi/encb/vde_q
    SLICE_X3Y2           FDRE                                         r  vga_2_hdmi/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.869    -1.194    vga_2_hdmi/encb/clk_out1
    SLICE_X3Y2           FDRE                                         r  vga_2_hdmi/encb/vde_reg_reg/C
                         clock pessimism              0.419    -0.775    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.017    -0.758    vga_2_hdmi/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.276%)  route 0.177ns (55.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.568    -0.805    vga_2_hdmi/encb/clk_out1
    SLICE_X9Y3           FDRE                                         r  vga_2_hdmi/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  vga_2_hdmi/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.177    -0.487    vga_2_hdmi/encb/vdin_q_reg_n_0_[0]
    SLICE_X9Y4           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.838    -1.225    vga_2_hdmi/encb/clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[0]/C
                         clock pessimism              0.436    -0.789    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.070    -0.719    vga_2_hdmi/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y14     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y15     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y18     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[3]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y19     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y16     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y17     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   clk_div_cmt_vga/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y16     vga_2_hdmi/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y15     vga_2_hdmi/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y24     vga_2_hdmi/serial_clk/oserdes_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y5       vga_2_hdmi/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y5       vga_2_hdmi/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y8       vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y8       vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y5       vga_2_hdmi/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y5       vga_2_hdmi/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y8       vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y8       vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y4       vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.968 }
Period(ns):         7.937
Sources:            { clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.937       5.781      BUFGCTRL_X0Y17   clk_div_cmt_vga/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y16     vga_2_hdmi/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y15     vga_2_hdmi/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y24     vga_2_hdmi/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y23     vga_2_hdmi/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y22     vga_2_hdmi/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y21     vga_2_hdmi/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y26     vga_2_hdmi/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y25     vga_2_hdmi/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.937       6.688      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.937       205.423    MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y21   clk_div_cmt_vga/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y84    CA_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y83    CB_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y83    CC_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y84    CD_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y83    CE_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y83    CF_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y83    CG_1_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CA_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CA_1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CB_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CB_1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CC_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CC_1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CD_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CD_1_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CA_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CA_1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CB_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CB_1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CC_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y83    CC_1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CD_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y84    CD_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       11.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        68.970ns  (logic 11.807ns (17.119%)  route 57.163ns (82.881%))
  Logic Levels:           60  (CARRY4=7 LUT2=2 LUT3=4 LUT4=8 LUT5=8 LUT6=31)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 85.843 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    70.830 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    71.671    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    71.977 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    71.977    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.375 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.168    73.543    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    73.667 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__598/O
                         net (fo=2, routed)           0.766    74.433    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_2
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.124    74.557 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_2__208/O
                         net (fo=1, routed)           0.403    74.960    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_88
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124    75.084 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__591/O
                         net (fo=1, routed)           0.000    75.084    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518    85.844    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.310    86.153    
                         clock uncertainty           -0.074    86.079    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.029    86.108    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         86.108    
                         arrival time                         -75.084    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.782ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.711ns  (logic 11.001ns (16.247%)  route 56.710ns (83.753%))
  Logic Levels:           57  (CARRY4=5 LUT2=2 LUT3=5 LUT4=7 LUT5=8 LUT6=30)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 85.778 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.856    69.009    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X14Y10         LUT5 (Prop_lut5_I1_O)        0.124    69.133 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[1]_i_1__41/O
                         net (fo=23, routed)          1.022    70.154    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[1]
    SLICE_X12Y13         LUT6 (Prop_lut6_I2_O)        0.124    70.278 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1/O
                         net (fo=1, routed)           0.000    70.278    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    70.816 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.864    71.680    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.310    71.990 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.469    72.459    veerwolf/rvtop/mem/dout_reg[0]_11
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.118    72.577 r  veerwolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.248    73.825    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X13Y6          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.453    85.779    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X13Y6          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.310    86.088    
                         clock uncertainty           -0.074    86.014    
    SLICE_X13Y6          FDCE (Setup_fdce_C_CE)      -0.407    85.607    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         85.607    
                         arrival time                         -73.825    
  -------------------------------------------------------------------
                         slack                                 11.782    

Slack (MET) :             11.885ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.295ns  (logic 11.099ns (16.493%)  route 56.196ns (83.507%))
  Logic Levels:           57  (CARRY4=7 LUT2=2 LUT3=4 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 85.814 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.631 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    70.631    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    70.870 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[2]
                         net (fo=6, routed)           1.058    71.928    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[2]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.328    72.256 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_2__0/O
                         net (fo=4, routed)           1.153    73.409    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1_3[7]
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.489    85.814    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/CLKBWRCLK
                         clock pessimism              0.324    86.138    
                         clock uncertainty           -0.074    86.064    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770    85.294    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.294    
                         arrival time                         -73.409    
  -------------------------------------------------------------------
                         slack                                 11.885    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.287ns  (logic 11.099ns (16.495%)  route 56.188ns (83.505%))
  Logic Levels:           57  (CARRY4=7 LUT2=2 LUT3=4 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 85.811 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.631 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    70.631    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    70.870 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[2]
                         net (fo=6, routed)           1.058    71.928    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[2]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.328    72.256 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_2__0/O
                         net (fo=4, routed)           1.145    73.401    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1_3[7]
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.486    85.811    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism              0.324    86.135    
                         clock uncertainty           -0.074    86.061    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    85.291    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.291    
                         arrival time                         -73.401    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        68.013ns  (logic 11.559ns (16.995%)  route 56.454ns (83.005%))
  Logic Levels:           58  (CARRY4=7 LUT2=2 LUT3=4 LUT4=7 LUT5=8 LUT6=30)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 85.843 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    70.830 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    71.671    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    71.977 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    71.977    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.375 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.049    73.424    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    73.548 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__596/O
                         net (fo=2, routed)           0.579    74.127    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/sel_red0_3
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518    85.844    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]/C
                         clock pessimism              0.310    86.153    
                         clock uncertainty           -0.074    86.079    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)       -0.061    86.019    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         86.018    
                         arrival time                         -74.127    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             11.893ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.264ns  (logic 11.081ns (16.474%)  route 56.183ns (83.526%))
  Logic Levels:           57  (CARRY4=7 LUT2=2 LUT3=4 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 85.811 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.631 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    70.631    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[0]
                         net (fo=6, routed)           1.205    72.058    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[0]
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.327    72.385 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_4__0/O
                         net (fo=4, routed)           0.994    73.378    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1_3[5]
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.486    85.811    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism              0.324    86.135    
                         clock uncertainty           -0.074    86.061    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.790    85.271    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.271    
                         arrival time                         -73.378    
  -------------------------------------------------------------------
                         slack                                 11.893    

Slack (MET) :             11.897ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.262ns  (logic 11.081ns (16.474%)  route 56.181ns (83.526%))
  Logic Levels:           57  (CARRY4=7 LUT2=2 LUT3=4 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 85.814 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.631 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    70.631    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[0]
                         net (fo=6, routed)           1.205    72.058    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[0]
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.327    72.385 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_4__0/O
                         net (fo=4, routed)           0.992    73.377    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1_3[5]
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.489    85.814    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1/CLKBWRCLK
                         clock pessimism              0.324    86.138    
                         clock uncertainty           -0.074    86.064    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.790    85.274    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.274    
                         arrival time                         -73.377    
  -------------------------------------------------------------------
                         slack                                 11.897    

Slack (MET) :             11.897ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        68.021ns  (logic 11.559ns (16.993%)  route 56.462ns (83.007%))
  Logic Levels:           58  (CARRY4=7 LUT2=2 LUT3=4 LUT4=7 LUT5=8 LUT6=30)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 85.843 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    68.924    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    69.048 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    70.010    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.517 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    70.517    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    70.830 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    71.671    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    71.977 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    71.977    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.375 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.056    73.431    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124    73.555 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__594/O
                         net (fo=2, routed)           0.580    74.135    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/sel_red0_1
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518    85.844    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/C
                         clock pessimism              0.310    86.153    
                         clock uncertainty           -0.074    86.079    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)       -0.047    86.033    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         86.032    
                         arrival time                         -74.135    
  -------------------------------------------------------------------
                         slack                                 11.897    

Slack (MET) :             11.910ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.583ns  (logic 11.001ns (16.278%)  route 56.582ns (83.722%))
  Logic Levels:           57  (CARRY4=5 LUT2=2 LUT3=5 LUT4=7 LUT5=8 LUT6=30)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 85.778 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.856    69.009    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X14Y10         LUT5 (Prop_lut5_I1_O)        0.124    69.133 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[1]_i_1__41/O
                         net (fo=23, routed)          1.022    70.154    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[1]
    SLICE_X12Y13         LUT6 (Prop_lut6_I2_O)        0.124    70.278 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1/O
                         net (fo=1, routed)           0.000    70.278    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    70.816 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.864    71.680    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.310    71.990 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.469    72.459    veerwolf/rvtop/mem/dout_reg[0]_11
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.118    72.577 r  veerwolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.120    73.697    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y7          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.453    85.779    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X11Y7          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[10]/C
                         clock pessimism              0.310    86.088    
                         clock uncertainty           -0.074    86.014    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.407    85.607    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         85.607    
                         arrival time                         -73.697    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[38]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.571ns  (logic 11.001ns (16.281%)  route 56.570ns (83.719%))
  Logic Levels:           57  (CARRY4=5 LUT2=2 LUT3=5 LUT4=7 LUT5=8 LUT6=30)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 85.777 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     6.632 r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[3]/Q
                         net (fo=8, routed)           1.142     7.774    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/Q[0]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/i___125_i_1/O
                         net (fo=23, routed)          2.853    10.751    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dbg_halt_req
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.875 r  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[8]_i_2__16/O
                         net (fo=11, routed)          1.096    11.971    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/internal_dbg_halt_timers
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.095 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3/O
                         net (fo=1, routed)           1.023    13.118    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___120_i_1/O
                         net (fo=5, routed)           0.834    14.077    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[3]_rep_2
    SLICE_X14Y75         LUT4 (Prop_lut4_I0_O)        0.124    14.201 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___119_i_3/O
                         net (fo=43, routed)          1.331    15.532    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_7
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___98_i_1/O
                         net (fo=48, routed)          1.142    16.798    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/p_705_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.922 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12/O
                         net (fo=2, routed)           1.384    18.306    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[6]_i_2__12_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.430 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/i___104_i_8/O
                         net (fo=5, routed)           0.669    19.099    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_20
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.223 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___104_i_4/O
                         net (fo=6, routed)           1.099    20.322    veerwolf/rvtop/veer/dec/tlu_n_1174
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.124    20.446 f  veerwolf/rvtop/veer/dec/i___106/O
                         net (fo=2, routed)           0.811    21.256    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[6]_3
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.380 f  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3/O
                         net (fo=127, routed)         2.108    23.489    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[0]_15
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.118    23.607 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_33__4/O
                         net (fo=5, routed)           0.811    24.417    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[19]_i_5__12_2
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.326    24.743 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_vldrff/dout[0]_i_17__13/O
                         net (fo=9, routed)           0.847    25.591    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[27]_i_3__19
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.124    25.715 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18/O
                         net (fo=8, routed)           1.566    27.280    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[6]_i_4__18_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.153    27.433 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[7]_i_7__14/O
                         net (fo=2, routed)           1.400    28.834    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_8__8
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.331    29.165 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[15]_i_19__5/O
                         net (fo=1, routed)           0.663    29.828    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.124    29.952 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8/O
                         net (fo=1, routed)           1.473    31.425    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_8__8_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    31.549 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[15]_i_2__20/O
                         net (fo=38, routed)          0.899    32.448    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[31]_6
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.572 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[31]_i_3__61/O
                         net (fo=38, routed)          1.141    33.713    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]_3
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124    33.837 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[17]_i_3__10/O
                         net (fo=5, routed)           2.303    36.140    veerwolf/rvtop/veer/exu/lsu_result_m[17]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.150    36.290 r  veerwolf/rvtop/veer/exu/dout[17]_i_4__0/O
                         net (fo=1, routed)           0.433    36.723    veerwolf/rvtop/veer/exu/i0_rs1_bypass_data_d_02[17]
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.326    37.049 r  veerwolf/rvtop/veer/exu/dout[17]_i_2__0/O
                         net (fo=4, routed)           0.955    38.005    veerwolf/rvtop/veer/exu/dout_reg[31]_0[16]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124    38.129 r  veerwolf/rvtop/veer/exu/dout[17]_i_1__1/O
                         net (fo=22, routed)          1.573    39.702    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[17]
    SLICE_X20Y109        LUT4 (Prop_lut4_I3_O)        0.150    39.852 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4/O
                         net (fo=1, routed)           0.688    40.540    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_15__4_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I4_O)        0.326    40.866 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_7__4/O
                         net (fo=2, routed)           0.697    41.563    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[20]
    SLICE_X21Y105        LUT3 (Prop_lut3_I0_O)        0.124    41.687 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3/O
                         net (fo=1, routed)           0.000    41.687    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_11__3_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.219 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.219    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.333 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.333    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.555 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    43.791    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    44.090 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    44.090    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    44.660 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    45.640    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    45.953 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    46.725    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    46.843 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    48.454    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    48.780 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    49.375    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    49.499 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    50.058    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    50.182 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    51.591    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    51.710 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    52.332    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    52.664 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    53.236    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    53.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    53.945    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    54.069 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    55.158    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    55.282 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    56.438    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    56.562 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    57.480    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    57.604 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    58.309    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    58.433 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    59.189    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    59.339 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    60.121    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    60.447 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    60.812    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    60.936 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    62.093    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    62.217 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    62.590    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    62.714 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    64.219    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    64.343 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    65.148    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    65.272 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    66.028    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    66.152 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.856    69.009    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X14Y10         LUT5 (Prop_lut5_I1_O)        0.124    69.133 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[1]_i_1__41/O
                         net (fo=23, routed)          1.022    70.154    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[1]
    SLICE_X12Y13         LUT6 (Prop_lut6_I2_O)        0.124    70.278 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1/O
                         net (fo=1, routed)           0.000    70.278    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    70.816 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.864    71.680    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.310    71.990 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.469    72.459    veerwolf/rvtop/mem/dout_reg[0]_11
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.118    72.577 r  veerwolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.108    73.685    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y9          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.452    85.778    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X11Y9          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[38]/C
                         clock pessimism              0.310    86.087    
                         clock uncertainty           -0.074    86.013    
    SLICE_X11Y9          FDCE (Setup_fdce_C_CE)      -0.407    85.606    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[38]
  -------------------------------------------------------------------
                         required time                         85.606    
                         arrival time                         -73.685    
  -------------------------------------------------------------------
                         slack                                 11.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi2wb/o_wb_adr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.574%)  route 0.231ns (55.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X33Y17         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/Q
                         net (fo=2, routed)           0.231     2.177    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.222 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/o_wb_adr[12]_i_1/O
                         net (fo=1, routed)           0.000     2.222    veerwolf/axi2wb/o_wb_adr0_in[12]
    SLICE_X37Y15         FDRE                                         r  veerwolf/axi2wb/o_wb_adr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.828     2.354    veerwolf/axi2wb/clk_core_BUFG
    SLICE_X37Y15         FDRE                                         r  veerwolf/axi2wb/o_wb_adr_reg[12]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092     2.161    veerwolf/axi2wb/o_wb_adr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.409%)  route 0.236ns (62.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.561     1.807    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X36Y13         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.141     1.948 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/Q
                         net (fo=3, routed)           0.236     2.184    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][4]
    SLICE_X32Y11         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.832     2.358    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X32Y11         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]/C
                         clock pessimism             -0.285     2.073    
    SLICE_X32Y11         FDCE (Hold_fdce_C_D)         0.047     2.120    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi2wb/o_wb_adr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.207%)  route 0.235ns (55.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X33Y17         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][11]/Q
                         net (fo=2, routed)           0.235     2.181    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][11]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.226 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/o_wb_adr[11]_i_1/O
                         net (fo=1, routed)           0.000     2.226    veerwolf/axi2wb/o_wb_adr0_in[11]
    SLICE_X37Y15         FDRE                                         r  veerwolf/axi2wb/o_wb_adr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.828     2.354    veerwolf/axi2wb/clk_core_BUFG
    SLICE_X37Y15         FDRE                                         r  veerwolf/axi2wb/o_wb_adr_reg[11]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092     2.161    veerwolf/axi2wb/o_wb_adr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.237%)  route 0.238ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.561     1.807    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X36Y13         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.141     1.948 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/Q
                         net (fo=2, routed)           0.238     2.186    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][3]
    SLICE_X32Y11         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.832     2.358    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X32Y11         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/C
                         clock pessimism             -0.285     2.073    
    SLICE_X32Y11         FDCE (Hold_fdce_C_D)         0.047     2.120    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_dualtagff/genblock.dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_dualtagff/genblock.dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.699%)  route 0.240ns (56.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.598     1.844    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_dualtagff/genblock.dffs/clk_core_BUFG
    SLICE_X63Y49         FDCE                                         r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_dualtagff/genblock.dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.985 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_dualtagff/genblock.dffs/dout_reg[1]/Q
                         net (fo=4, routed)           0.240     2.225    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_dualtagff/genblock.dffs/ibuf_dualtag[1]
    SLICE_X62Y50         LUT5 (Prop_lut5_I0_O)        0.045     2.270 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_dualtagff/genblock.dffs/dout[1]_i_1__195/O
                         net (fo=1, routed)           0.000     2.270    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_dualtagff/genblock.dffs/dout_reg[1]_3
    SLICE_X62Y50         FDCE                                         r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_dualtagff/genblock.dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.863     2.389    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_dualtagff/genblock.dffs/clk_core_BUFG
    SLICE_X62Y50         FDCE                                         r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_dualtagff/genblock.dffs/dout_reg[1]/C
                         clock pessimism             -0.280     2.109    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.092     2.201    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_dualtagff/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.958%)  route 0.241ns (63.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X33Y17         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/Q
                         net (fo=2, routed)           0.241     2.187    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]
    SLICE_X36Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.828     2.354    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X36Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.047     2.116    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.425%)  route 0.269ns (65.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X33Y17         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][5]/Q
                         net (fo=4, routed)           0.269     2.215    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][5]
    SLICE_X36Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.828     2.354    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X36Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][5]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.075     2.144    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.732%)  route 0.254ns (64.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.560     1.806    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X35Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.947 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/Q
                         net (fo=2, routed)           0.254     2.201    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][12]
    SLICE_X39Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.828     2.354    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X39Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.057     2.126    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.335%)  route 0.270ns (65.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X37Y17         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]/Q
                         net (fo=3, routed)           0.270     2.216    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][8]
    SLICE_X35Y14         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.828     2.354    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X35Y14         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.072     2.141    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.063%)  route 0.273ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.561     1.807    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X33Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     1.948 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/Q
                         net (fo=2, routed)           0.273     2.221    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]
    SLICE_X36Y14         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.829     2.355    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X36Y14         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/C
                         clock pessimism             -0.285     2.070    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.075     2.145    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y2     ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y2     ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y3     ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y8     ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y9     ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y6     ram/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y1     ram/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y1     ram/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y3     ram/mem_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y5     ram/mem_reg_4_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y58    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y58    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y78    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y58    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y58    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.564ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.478ns (39.793%)  route 0.723ns (60.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.478     3.617 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.723     4.340    tap/dmi[14]
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)       -0.199   102.904    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        102.904    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                 98.564    

Slack (MET) :             98.633ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.900%)  route 0.636ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     3.617 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.636     4.253    tap/dmi[2]
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)       -0.217   102.886    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        102.886    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                 98.633    

Slack (MET) :             98.641ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.139%)  route 0.630ns (56.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     3.617 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.630     4.247    tap/dmi[23]
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)       -0.216   102.887    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        102.887    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                 98.641    

Slack (MET) :             98.646ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.656%)  route 0.665ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.419     3.558 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.665     4.222    tap/dmi[8]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)       -0.235   102.868    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.868    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 98.646    

Slack (MET) :             98.652ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.063%)  route 0.627ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.419     3.558 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.627     4.184    tap/dmi[26]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)       -0.267   102.836    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        102.836    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 98.652    

Slack (MET) :             98.665ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.728%)  route 0.663ns (61.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.419     3.558 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.663     4.220    tap/dmi[9]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)       -0.218   102.885    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        102.885    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 98.665    

Slack (MET) :             98.667ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.634%)  route 0.617ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.478     3.617 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.617     4.234    tap/dmi[16]
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)       -0.202   102.901    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        102.901    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 98.667    

Slack (MET) :             98.674ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.794%)  route 0.613ns (56.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X14Y4          FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     3.617 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.613     4.230    tap/dmi[31]
    SLICE_X14Y4          FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X14Y4          FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X14Y4          FDRE (Setup_fdre_C_D)       -0.199   102.904    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        102.904    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 98.674    

Slack (MET) :             98.683ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.518ns (41.950%)  route 0.717ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.518     3.657 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.717     4.373    tap/dmi[11]
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)       -0.047   103.056    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.056    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 98.683    

Slack (MET) :             98.743ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.008%)  route 0.659ns (55.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDSE (Prop_fdse_C_Q)         0.518     3.657 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.659     4.316    tap/dmi[5]
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X12Y6          FDSE (Setup_fdse_C_D)       -0.045   103.058    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.058    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                 98.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.319 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.105     1.424    tap/dmi[22]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.350     1.168    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.047     1.215    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.296 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.168     1.464    tap/dmi[19]
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.350     1.168    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.076     1.244    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.128     1.283 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.120     1.403    tap/dmi[7]
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.347     1.171    
    SLICE_X12Y6          FDSE (Hold_fdse_C_D)         0.010     1.181    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X14Y4          FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.319 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.153     1.472    tap/dmi[27]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.347     1.171    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.075     1.246    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     1.319 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.166     1.485    tap/dmi[10]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.347     1.171    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.078     1.249    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.296 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.170     1.466    tap/dmi[25]
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.350     1.168    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.053     1.221    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.148     1.303 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.116     1.419    tap/dmi[15]
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.363     1.155    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.006     1.161    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.296 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.164     1.460    tap/dmi[21]
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.363     1.155    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.047     1.202    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.884%)  route 0.171ns (51.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     1.319 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.171     1.490    tap/dmi[12]
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.363     1.155    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.076     1.231    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.319 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.177     1.495    tap/dmi[1]
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.347     1.171    
    SLICE_X12Y6          FDSE (Hold_fdse_C_D)         0.059     1.230    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X12Y6    tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y3    tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y4    tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X12Y6    tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X12Y6    tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X12Y6    tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X12Y6    tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y3    tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.712ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.671ns (28.304%)  route 1.700ns (71.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 102.678 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.551     2.982    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           1.700     5.200    tap/dtmcs[30]
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.153     5.353 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     5.353    tap/dtmcs[29]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435   102.678    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.304   102.982    
                         clock uncertainty           -0.035   102.947    
    SLICE_X14Y26         FDRE (Setup_fdre_C_D)        0.118   103.065    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.065    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 97.712    

Slack (MET) :             98.095ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.478ns (30.419%)  route 1.093ns (69.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 102.678 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.551     2.982    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.093     4.553    tap/dtmcs[25]
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435   102.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[25]/C
                         clock pessimism              0.282   102.960    
                         clock uncertainty           -0.035   102.925    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)       -0.276   102.649    tap/dtmcs_r_reg[25]
  -------------------------------------------------------------------
                         required time                        102.649    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 98.095    

Slack (MET) :             98.214ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.773ns (42.305%)  route 1.054ns (57.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.561     2.992    tap/dtmcs_tck
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.054     4.524    tap/dtmcs[7]
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.295     4.819 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     4.819    tap/dtmcs[6]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.306   102.992    
                         clock uncertainty           -0.035   102.957    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.077   103.034    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.034    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 98.214    

Slack (MET) :             98.222ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.478ns (33.289%)  route 0.958ns (66.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 102.676 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.551     2.982    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.958     4.418    tap/dtmcs[31]
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.433   102.676    tap/dtmcs_tck
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism              0.282   102.958    
                         clock uncertainty           -0.035   102.923    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.283   102.640    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                        102.640    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                 98.222    

Slack (MET) :             98.265ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.602ns (32.649%)  route 1.242ns (67.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 102.750 - 100.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.561     2.992    tap/dtmcs_tck
    SLICE_X13Y16         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.242     4.690    tap/dtmcs[4]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.146     4.836 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     4.836    tap/dtmcs[3]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   102.750    tap/dtmcs_tck
    SLICE_X6Y18          FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.268   103.018    
                         clock uncertainty           -0.035   102.983    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.118   103.101    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.101    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 98.265    

Slack (MET) :             98.267ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.666ns (37.404%)  route 1.115ns (62.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.558     2.989    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           1.115     4.621    tap/dtmcs[8]
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.148     4.769 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     4.769    tap/dtmcs[7]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.268   102.954    
                         clock uncertainty           -0.035   102.919    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.118   103.037    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.037    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                 98.267    

Slack (MET) :             98.287ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.478ns (34.388%)  route 0.912ns (65.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 102.684 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.558     2.989    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           0.912     4.379    tap/dtmcs[11]
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.441   102.684    tap/dtmcs_tck
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism              0.283   102.967    
                         clock uncertainty           -0.035   102.932    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)       -0.266   102.666    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                        102.666    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 98.287    

Slack (MET) :             98.321ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.518ns (33.182%)  route 1.043ns (66.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 102.684 - 100.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.555     2.986    tap/dtmcs_tck
    SLICE_X10Y21         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.043     4.547    tap/dtmcs[16]
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.441   102.684    tap/dtmcs_tck
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism              0.281   102.965    
                         clock uncertainty           -0.035   102.930    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)       -0.062   102.868    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                        102.868    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                 98.321    

Slack (MET) :             98.324ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.518ns (34.223%)  route 0.996ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.555     2.986    tap/dtmcs_tck
    SLICE_X10Y21         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.996     4.499    tap/dtmcs[18]
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism              0.282   102.964    
                         clock uncertainty           -0.035   102.929    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)       -0.105   102.824    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                        102.824    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                 98.324    

Slack (MET) :             98.344ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.518ns (33.614%)  route 1.023ns (66.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 102.751 - 100.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625     3.056    tap/dtmcs_tck
    SLICE_X2Y20          FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     3.574 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           1.023     4.597    tap/dtmcs[39]
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.508   102.751    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
                         clock pessimism              0.283   103.034    
                         clock uncertainty           -0.035   102.999    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.058   102.941    tap/dtmcs_r_reg[39]
  -------------------------------------------------------------------
                         required time                        102.941    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 98.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.584     1.109    tap/dtmcs_tck
    SLICE_X4Y20          FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.250 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.115     1.365    tap/dtmcs[35]
    SLICE_X4Y19          FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.461    tap/dtmcs_tck
    SLICE_X4Y19          FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.337     1.124    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     1.194    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.084    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.232 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.073     1.305    tap/dtmcs[15]
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.434    tap/dtmcs_tck
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.337     1.097    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.022     1.119    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.099%)  route 0.128ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.079    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.243 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.128     1.371    tap/dtmcs[20]
    SLICE_X9Y25          FDRE                                         r  tap/dtmcs_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.820     1.427    tap/dtmcs_tck
    SLICE_X9Y25          FDRE                                         r  tap/dtmcs_r_reg[20]/C
                         clock pessimism             -0.316     1.111    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.070     1.181    tap/dtmcs_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.428%)  route 0.132ns (44.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.111    tap/dtmcs_tck
    SLICE_X2Y20          FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.275 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.132     1.407    tap/dtmcs[38]
    SLICE_X4Y20          FDRE                                         r  tap/dtmcs_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.460    tap/dtmcs_tck
    SLICE_X4Y20          FDRE                                         r  tap/dtmcs_reg[37]/C
                         clock pessimism             -0.316     1.144    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.072     1.216    tap/dtmcs_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.079    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.148     1.227 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.074     1.301    tap/dtmcs[33]
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[33]/C
                         clock pessimism             -0.336     1.092    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.018     1.110    tap/dtmcs_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.084    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.248 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.124     1.372    tap/dtmcs[10]
    SLICE_X10Y19         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X10Y19         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.336     1.097    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.059     1.156    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.148ns (54.116%)  route 0.125ns (45.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.081    tap/dtmcs_tck
    SLICE_X10Y21         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.148     1.229 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.125     1.355    tap/dtmcs[17]
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.431    tap/dtmcs_tck
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism             -0.337     1.094    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.017     1.111    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.148ns (54.116%)  route 0.125ns (45.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.079    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.148     1.227 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.125     1.353    tap/dtmcs[21]
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[21]/C
                         clock pessimism             -0.336     1.092    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.017     1.109    tap/dtmcs_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.018%)  route 0.187ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.110    tap/dtmcs_tck
    SLICE_X3Y22          FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.251 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.187     1.438    tap/dtmcs[40]
    SLICE_X2Y20          FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.462    tap/dtmcs_tck
    SLICE_X2Y20          FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.337     1.125    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.063     1.188    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.125%)  route 0.194ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.584     1.109    tap/dtmcs_tck
    SLICE_X4Y20          FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.250 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.194     1.444    tap/dtmcs[34]
    SLICE_X4Y19          FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.461    tap/dtmcs_tck
    SLICE_X4Y19          FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.337     1.124    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.066     1.190    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y21    tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X10Y19   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y18   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y18   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y18   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y18   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y18   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y18   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X11Y21   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y21    tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y21    tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X10Y19   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X10Y19   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y21    tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y21    tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X10Y19   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X10Y19   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X11Y18   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 100.899 - 100.000 ) 
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.049     1.049    tap/idcode_tck
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     1.505 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.029    tap/idcode[0]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.153 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.153    tap/idcode[0]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899   100.899    tap/idcode_tck
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.150   101.049    
                         clock uncertainty           -0.035   101.014    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.029   101.043    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.043    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.412     0.412    tap/idcode_tck
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     0.553 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.740    tap/idcode[0]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.785 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    tap/idcode[0]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.064     0.412    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.091     0.503    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y30  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y30  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y30  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y30  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y30  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_out1_clk_wiz_0

Setup :           73  Failing Endpoints,  Worst Slack      -13.695ns,  Total Violation     -843.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.695ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.952ns  (logic 1.556ns (39.375%)  route 2.396ns (60.625%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.487  4970.073    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X57Y19         FDRE (Setup_fdre_C_R)       -0.429  4956.377    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]
  -------------------------------------------------------------------
                         required time                       4956.378    
                         arrival time                       -4970.073    
  -------------------------------------------------------------------
                         slack                                -13.695    

Slack (VIOLATED) :        -13.695ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.952ns  (logic 1.556ns (39.375%)  route 2.396ns (60.625%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.487  4970.073    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X57Y19         FDRE (Setup_fdre_C_R)       -0.429  4956.377    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]
  -------------------------------------------------------------------
                         required time                       4956.378    
                         arrival time                       -4970.073    
  -------------------------------------------------------------------
                         slack                                -13.695    

Slack (VIOLATED) :        -13.695ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.952ns  (logic 1.556ns (39.375%)  route 2.396ns (60.625%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.487  4970.073    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X57Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X57Y19         FDRE (Setup_fdre_C_R)       -0.429  4956.377    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]
  -------------------------------------------------------------------
                         required time                       4956.378    
                         arrival time                       -4970.073    
  -------------------------------------------------------------------
                         slack                                -13.695    

Slack (VIOLATED) :        -13.670ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.831ns  (logic 1.556ns (40.613%)  route 2.275ns (59.387%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367  4969.953    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X54Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524  4956.282    veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                       4956.283    
                         arrival time                       -4969.953    
  -------------------------------------------------------------------
                         slack                                -13.670    

Slack (VIOLATED) :        -13.575ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.831ns  (logic 1.556ns (40.613%)  route 2.275ns (59.387%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367  4969.953    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429  4956.377    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]
  -------------------------------------------------------------------
                         required time                       4956.378    
                         arrival time                       -4969.953    
  -------------------------------------------------------------------
                         slack                                -13.575    

Slack (VIOLATED) :        -13.575ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.831ns  (logic 1.556ns (40.613%)  route 2.275ns (59.387%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367  4969.953    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429  4956.377    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]
  -------------------------------------------------------------------
                         required time                       4956.378    
                         arrival time                       -4969.953    
  -------------------------------------------------------------------
                         slack                                -13.575    

Slack (VIOLATED) :        -13.575ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.831ns  (logic 1.556ns (40.613%)  route 2.275ns (59.387%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 4957.465 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.121ns = ( 4966.122 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.565  4966.121    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X56Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518  4966.639 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[5]/Q
                         net (fo=7, routed)           0.682  4967.322    veerwolf/vgacon_wrapper/vgacon/p_0_in[5]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124  4967.446 r  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0_i_6/O
                         net (fo=2, routed)           0.741  4968.187    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124  4968.311 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter2_carry__0_i_4/O
                         net (fo=1, routed)           0.000  4968.311    veerwolf/vgacon_wrapper/vgacon/dtg0_n_14
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  4968.769 f  veerwolf/vgacon_wrapper/vgacon/row_iter2_carry__0/CO[1]
                         net (fo=1, routed)           0.485  4969.254    veerwolf/vgacon_wrapper/vgacon/row_iter2__5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.332  4969.586 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.367  4969.953    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445  4957.464    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/C
                         clock pessimism              0.000  4957.464    
                         clock uncertainty           -0.658  4956.806    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429  4956.377    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]
  -------------------------------------------------------------------
                         required time                       4956.378    
                         arrival time                       -4969.953    
  -------------------------------------------------------------------
                         slack                                -13.575    

Slack (VIOLATED) :        -12.345ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.103ns  (logic 0.868ns (27.973%)  route 2.235ns (72.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -8.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 4957.536 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 4966.194 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.638  4966.194    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y41         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.419  4966.613 f  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/Q
                         net (fo=21, routed)          1.389  4968.002    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_4
    SLICE_X59Y36         LUT6 (Prop_lut6_I3_O)        0.297  4968.299 f  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][5]_i_3/O
                         net (fo=1, routed)           0.846  4969.145    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][5]_i_3_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.152  4969.297 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][5]_i_1/O
                         net (fo=1, routed)           0.000  4969.297    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][5]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.516  4957.536    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y36         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][5]/C
                         clock pessimism              0.000  4957.536    
                         clock uncertainty           -0.658  4956.877    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.075  4956.953    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][5]
  -------------------------------------------------------------------
                         required time                       4956.953    
                         arrival time                       -4969.297    
  -------------------------------------------------------------------
                         slack                                -12.345    

Slack (VIOLATED) :        -12.117ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        2.831ns  (logic 0.964ns (34.047%)  route 1.867ns (65.953%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -8.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.780ns = ( 4957.538 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 4966.194 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.638  4966.194    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y41         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.419  4966.613 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/Q
                         net (fo=21, routed)          0.750  4967.363    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I0_O)        0.297  4967.660 f  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_2/O
                         net (fo=1, routed)           0.293  4967.952    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_2_n_0
    SLICE_X59Y39         LUT3 (Prop_lut3_I2_O)        0.124  4968.076 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_1/O
                         net (fo=2, routed)           0.825  4968.901    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124  4969.025 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1/O
                         net (fo=1, routed)           0.000  4969.025    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1_n_0
    SLICE_X59Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.518  4957.538    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/C
                         clock pessimism              0.000  4957.538    
                         clock uncertainty           -0.658  4956.879    
    SLICE_X59Y38         FDRE (Setup_fdre_C_D)        0.029  4956.908    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]
  -------------------------------------------------------------------
                         required time                       4956.909    
                         arrival time                       -4969.026    
  -------------------------------------------------------------------
                         slack                                -12.117    

Slack (VIOLATED) :        -12.108ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        2.757ns  (logic 0.704ns (25.535%)  route 2.053ns (74.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 4957.472 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.193ns = ( 4966.193 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.637  4966.193    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456  4966.649 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.998  4967.647    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    SLICE_X58Y37         LUT3 (Prop_lut3_I0_O)        0.124  4967.771 f  veerwolf/vgacon_wrapper/vgacon/char_rom/data[7][2]_i_2/O
                         net (fo=5, routed)           1.055  4968.826    veerwolf/vgacon_wrapper/vgacon/char_rom/data[7][2]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124  4968.950 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[7][7]_i_1/O
                         net (fo=1, routed)           0.000  4968.950    veerwolf/vgacon_wrapper/vgacon/char_rom/data[7][7]_i_1_n_0
    SLICE_X57Y37         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.452  4957.472    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X57Y37         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[7][7]/C
                         clock pessimism              0.000  4957.472    
                         clock uncertainty           -0.658  4956.813    
    SLICE_X57Y37         FDRE (Setup_fdre_C_D)        0.029  4956.842    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[7][7]
  -------------------------------------------------------------------
                         required time                       4956.843    
                         arrival time                       -4968.950    
  -------------------------------------------------------------------
                         slack                                -12.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.652ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.273%)  route 0.177ns (48.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.594     1.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     1.981 f  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/Q
                         net (fo=21, routed)          0.177     2.158    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_6
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.203 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.203    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][1]_i_1_n_0
    SLICE_X59Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.864    -1.199    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][1]/C
                         clock pessimism              0.000    -1.199    
                         clock uncertainty            0.658    -0.541    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.092    -0.449    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.654ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.594     1.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/Q
                         net (fo=21, routed)          0.178     2.159    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_6
    SLICE_X59Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.204 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1/O
                         net (fo=1, routed)           0.000     2.204    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1_n_0
    SLICE_X59Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.864    -1.199    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/C
                         clock pessimism              0.000    -1.199    
                         clock uncertainty            0.658    -0.541    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.091    -0.450    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.673ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.759%)  route 0.349ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        -3.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.596     1.842    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y44         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/Q
                         net (fo=13, routed)          0.349     2.332    veerwolf/vgacon_wrapper/vgacon/char_rom/ascii_data_buff[0]
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.759%)  route 0.349ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        -3.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.596     1.842    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y44         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/Q
                         net (fo=13, routed)          0.349     2.332    veerwolf/vgacon_wrapper/vgacon/char_rom/ascii_data_buff[0]
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[3]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.842%)  route 0.365ns (72.158%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.596     1.842    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y44         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/Q
                         net (fo=13, routed)          0.365     2.349    veerwolf/vgacon_wrapper/vgacon/char_rom/ascii_data_buff[0]
    RAMB18_X2Y18         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[3]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.882    -1.181    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y18         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[3]/CLKARDCLK
                         clock pessimism              0.000    -1.181    
                         clock uncertainty            0.658    -0.523    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.340    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.842%)  route 0.365ns (72.158%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.596     1.842    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y44         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/Q
                         net (fo=13, routed)          0.365     2.349    veerwolf/vgacon_wrapper/vgacon/char_rom/ascii_data_buff[0]
    RAMB18_X2Y19         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.882    -1.181    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y19         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/CLKARDCLK
                         clock pessimism              0.000    -1.181    
                         clock uncertainty            0.658    -0.523    
    RAMB18_X2Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.340    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.699ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.229%)  route 0.377ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -3.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.594     1.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.377     2.358    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.229%)  route 0.377ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -3.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.594     1.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.377     2.358    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.703ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.122%)  route 0.379ns (72.878%))
  Logic Levels:           0  
  Clock Path Skew:        -3.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.594     1.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.379     2.360    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    RAMB18_X2Y14         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.879    -1.184    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/CLKARDCLK
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.658    -0.526    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.343    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.122%)  route 0.379ns (72.878%))
  Logic Levels:           0  
  Clock Path Skew:        -3.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.594     1.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.379     2.360    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    RAMB18_X2Y15         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.879    -1.184    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y15         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/CLKARDCLK
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.658    -0.526    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.343    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  2.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.252ns (21.506%)  route 4.570ns (78.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.631 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 f  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 f  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 f  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.938    11.046    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.325    11.371 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.635    12.006    CE_OBUF
    SLICE_X65Y83         FDRE                                         r  CE_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.243    13.631    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CE_1_reg/C
                         clock pessimism              0.070    13.702    
                         clock uncertainty           -0.152    13.550    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)       -0.263    13.287    CE_1_reg
  -------------------------------------------------------------------
                         required time                         13.287    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.254ns (22.414%)  route 4.341ns (77.586%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.631 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 f  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 f  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 f  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.943    11.051    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.327    11.378 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.401    11.779    CG_OBUF
    SLICE_X65Y83         FDRE                                         r  CG_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.243    13.631    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CG_1_reg/C
                         clock pessimism              0.070    13.702    
                         clock uncertainty           -0.152    13.550    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)       -0.248    13.302    CG_1_reg
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.256ns (21.991%)  route 4.456ns (78.009%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 r  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.966    11.073    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.329    11.402 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.494    11.896    CD_OBUF
    SLICE_X65Y84         FDRE                                         r  CD_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.530    13.918    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CD_1_reg/C
                         clock pessimism              0.070    13.988    
                         clock uncertainty           -0.152    13.836    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.284    13.552    CD_1_reg
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.226ns (21.973%)  route 4.354ns (78.027%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.631 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 r  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.966    11.073    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.299    11.372 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.392    11.764    CC_OBUF
    SLICE_X65Y83         FDRE                                         r  CC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.243    13.631    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CC_1_reg/C
                         clock pessimism              0.070    13.702    
                         clock uncertainty           -0.152    13.550    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)       -0.081    13.469    CC_1_reg
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.226ns (22.065%)  route 4.330ns (77.935%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.631 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 r  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.943    11.051    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.299    11.350 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.391    11.741    CB_OBUF
    SLICE_X65Y83         FDRE                                         r  CB_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.243    13.631    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CB_1_reg/C
                         clock pessimism              0.070    13.702    
                         clock uncertainty           -0.152    13.550    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)       -0.067    13.483    CB_1_reg
  -------------------------------------------------------------------
                         required time                         13.483    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.226ns (22.271%)  route 4.279ns (77.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 r  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.938    11.046    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.299    11.345 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.344    11.689    CA_OBUF
    SLICE_X65Y84         FDRE                                         r  CA_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.530    13.918    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CA_1_reg/C
                         clock pessimism              0.070    13.988    
                         clock uncertainty           -0.152    13.836    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.067    13.769    CA_1_reg
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.226ns (23.623%)  route 3.964ns (76.377%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.631 - 10.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/syscon/clk_core_BUFG
    SLICE_X62Y30         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     6.603 r  veerwolf/syscon/Digits_Reg_reg[15]/Q
                         net (fo=1, routed)           0.996     7.599    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[15]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.296     7.895 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.895    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.107 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           2.968    11.075    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.299    11.374 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.000    11.374    CF_OBUF
    SLICE_X65Y83         FDRE                                         r  CF_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.243    13.631    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CF_1_reg/C
                         clock pessimism              0.070    13.702    
                         clock uncertainty           -0.152    13.550    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.032    13.582    CF_1_reg
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  2.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.356ns (25.020%)  route 1.067ns (74.980%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.591     1.837    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y32         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  veerwolf/syscon/Digits_Reg_reg[0]/Q
                         net (fo=1, routed)           0.107     2.085    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.130    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.192 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.960     3.152    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.108     3.260 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.000     3.260    CF_OBUF
    SLICE_X65Y83         FDRE                                         r  CF_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.317     1.731    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CF_1_reg/C
                         clock pessimism             -0.188     1.544    
                         clock uncertainty            0.152     1.696    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.092     1.788    CF_1_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.568ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.356ns (21.836%)  route 1.274ns (78.164%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.591     1.837    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y32         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  veerwolf/syscon/Digits_Reg_reg[0]/Q
                         net (fo=1, routed)           0.107     2.085    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.130    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.192 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.043     3.235    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.108     3.343 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.124     3.468    CA_OBUF
    SLICE_X65Y84         FDRE                                         r  CA_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.451     1.865    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CA_1_reg/C
                         clock pessimism             -0.188     1.678    
                         clock uncertainty            0.152     1.830    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.070     1.900    CA_1_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.356ns (20.724%)  route 1.362ns (79.276%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.591     1.837    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y32         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  veerwolf/syscon/Digits_Reg_reg[0]/Q
                         net (fo=1, routed)           0.107     2.085    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.130    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.192 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.127     3.319    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.108     3.427 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.128     3.555    CB_OBUF
    SLICE_X65Y83         FDRE                                         r  CB_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.317     1.731    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CB_1_reg/C
                         clock pessimism             -0.188     1.544    
                         clock uncertainty            0.152     1.696    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.070     1.766    CB_1_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.359ns (19.890%)  route 1.446ns (80.110%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.590     1.836    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y31         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  veerwolf/syscon/Digits_Reg_reg[25]/Q
                         net (fo=1, routed)           0.058     2.036    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[25]
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     2.081    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X62Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.146 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.202     3.347    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.108     3.455 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.186     3.641    CD_OBUF
    SLICE_X65Y84         FDRE                                         r  CD_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.451     1.865    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CD_1_reg/C
                         clock pessimism             -0.188     1.678    
                         clock uncertainty            0.152     1.830    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.001     1.831    CD_1_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.822ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.359ns (20.538%)  route 1.389ns (79.462%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.590     1.836    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y31         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  veerwolf/syscon/Digits_Reg_reg[25]/Q
                         net (fo=1, routed)           0.058     2.036    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[25]
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     2.081    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X62Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.146 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.202     3.347    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.108     3.455 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.129     3.584    CC_OBUF
    SLICE_X65Y83         FDRE                                         r  CC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.317     1.731    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CC_1_reg/C
                         clock pessimism             -0.188     1.544    
                         clock uncertainty            0.152     1.696    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.066     1.762    CC_1_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.354ns (20.508%)  route 1.372ns (79.492%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.591     1.837    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y32         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  veerwolf/syscon/Digits_Reg_reg[0]/Q
                         net (fo=1, routed)           0.107     2.085    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.130    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.192 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.127     3.319    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.106     3.425 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.138     3.563    CG_OBUF
    SLICE_X65Y83         FDRE                                         r  CG_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.317     1.731    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CG_1_reg/C
                         clock pessimism             -0.188     1.544    
                         clock uncertainty            0.152     1.696    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.011     1.707    CG_1_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.357ns (20.329%)  route 1.399ns (79.671%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.591     1.837    veerwolf/syscon/clk_core_BUFG
    SLICE_X63Y32         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  veerwolf/syscon/Digits_Reg_reg[0]/Q
                         net (fo=1, routed)           0.107     2.085    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.130    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.192 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.043     3.235    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.109     3.344 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.249     3.593    CE_OBUF
    SLICE_X65Y83         FDRE                                         r  CE_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.317     1.731    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CE_1_reg/C
                         clock pessimism             -0.188     1.544    
                         clock uncertainty            0.152     1.696    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.008     1.704    CE_1_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  1.889    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_core

Setup :            1  Failing Endpoint ,  Worst Slack       -6.057ns,  Total Violation       -6.057ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.057ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_core rise@1360.000ns - clk_out1_clk_wiz_1 rise@1359.375ns)
  Data Path Delay:        14.606ns  (logic 0.903ns (6.183%)  route 13.703ns (93.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 1365.776 - 1360.000 ) 
    Source Clock Delay      (SCD):    -2.385ns = ( 1356.990 - 1359.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   1359.375  1359.375 r  
    F14                  IBUF                         0.000  1359.375 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233  1360.608    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950  1353.658 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1355.324    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096  1355.420 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.569  1356.990    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X42Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478  1357.468 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[6]/Q
                         net (fo=2, routed)          10.577  1368.045    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[7]
    SLICE_X41Y1          LUT6 (Prop_lut6_I3_O)        0.301  1368.346 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/o_wb_dat[1]_i_3/O
                         net (fo=1, routed)           3.125  1371.471    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04_n_3
    SLICE_X41Y1          LUT5 (Prop_lut5_I1_O)        0.124  1371.595 r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1/O
                         net (fo=1, routed)           0.000  1371.595    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1_n_0
    SLICE_X41Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1360.000  1360.000 r  
    F14                                               0.000  1360.000 r  clk (IN)
                         net (fo=0)                   0.000  1360.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  1361.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  1362.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1362.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  1364.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1364.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.451  1365.776    veerwolf/pmodD_wrapper/pmod_D_con/clk_core_BUFG
    SLICE_X41Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/C
                         clock pessimism              0.000  1365.776    
                         clock uncertainty           -0.267  1365.509    
    SLICE_X41Y1          FDRE (Setup_fdre_C_D)        0.029  1365.538    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]
  -------------------------------------------------------------------
                         required time                       1365.538    
                         arrival time                       -1371.595    
  -------------------------------------------------------------------
                         slack                                 -6.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 0.667ns (6.895%)  route 9.007ns (93.105%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        9.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.125ns
    Source Clock Delay      (SCD):    -2.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.449    -2.918    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X37Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.367    -2.551 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[23]/Q
                         net (fo=2, routed)           2.133    -0.418    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[24]
    SLICE_X37Y2          LUT6 (Prop_lut6_I2_O)        0.100    -0.318 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/o_wb_dat[1]_i_7/O
                         net (fo=1, routed)           2.640     2.322    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/o_wb_dat[1]_i_7_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.100     2.422 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/o_wb_dat[1]_i_4/O
                         net (fo=1, routed)           4.234     6.656    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04_n_1
    SLICE_X41Y1          LUT5 (Prop_lut5_I2_O)        0.100     6.756 r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1/O
                         net (fo=1, routed)           0.000     6.756    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1_n_0
    SLICE_X41Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.569     6.125    veerwolf/pmodD_wrapper/pmod_D_con/clk_core_BUFG
    SLICE_X41Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/C
                         clock pessimism              0.000     6.125    
                         clock uncertainty            0.267     6.393    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.269     6.662    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.662    
                         arrival time                           6.756    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_core

Setup :           32  Failing Endpoints,  Worst Slack      -10.299ns,  Total Violation     -265.948ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.299ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        18.142ns  (logic 0.580ns (3.197%)  route 17.562ns (96.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 5045.840 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.314ns = ( 5037.369 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.566  5037.369    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456  5037.825 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/Q
                         net (fo=8, routed)          17.562  5055.387    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[11]
    SLICE_X58Y15         LUT3 (Prop_lut3_I2_O)        0.124  5055.511 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[11]_i_1/O
                         net (fo=1, routed)           0.000  5055.511    veerwolf/vgacon_wrapper/vgacon/dtg0_n_95
    SLICE_X58Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.515  5045.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]/C
                         clock pessimism              0.000  5045.840    
                         clock uncertainty           -0.658  5045.182    
    SLICE_X58Y15         FDRE (Setup_fdre_C_D)        0.029  5045.211    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]
  -------------------------------------------------------------------
                         required time                       5045.211    
                         arrival time                       -5055.510    
  -------------------------------------------------------------------
                         slack                                -10.299    

Slack (VIOLATED) :        -9.832ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.671ns  (logic 0.580ns (3.282%)  route 17.091ns (96.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 5045.836 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.314ns = ( 5037.369 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.566  5037.369    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.456  5037.825 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[8]/Q
                         net (fo=10, routed)         17.091  5054.916    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[8]
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.124  5055.040 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[20]_i_1/O
                         net (fo=1, routed)           0.000  5055.040    veerwolf/vgacon_wrapper/vgacon/dtg0_n_86
    SLICE_X58Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.511  5045.836    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/C
                         clock pessimism              0.000  5045.836    
                         clock uncertainty           -0.658  5045.178    
    SLICE_X58Y18         FDRE (Setup_fdre_C_D)        0.029  5045.207    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]
  -------------------------------------------------------------------
                         required time                       5045.207    
                         arrival time                       -5055.040    
  -------------------------------------------------------------------
                         slack                                 -9.832    

Slack (VIOLATED) :        -9.720ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.500ns  (logic 0.580ns (3.314%)  route 16.920ns (96.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 5045.777 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.312ns = ( 5037.371 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568  5037.371    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456  5037.827 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/Q
                         net (fo=10, routed)         16.920  5054.747    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[1]
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.124  5054.871 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[1]_i_1/O
                         net (fo=1, routed)           0.000  5054.871    veerwolf/vgacon_wrapper/vgacon/dtg0_n_105
    SLICE_X57Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.452  5045.777    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X57Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]/C
                         clock pessimism              0.000  5045.777    
                         clock uncertainty           -0.658  5045.119    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.031  5045.150    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]
  -------------------------------------------------------------------
                         required time                       5045.150    
                         arrival time                       -5054.871    
  -------------------------------------------------------------------
                         slack                                 -9.720    

Slack (VIOLATED) :        -9.640ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.361ns  (logic 0.456ns (2.627%)  route 16.905ns (97.373%))
  Logic Levels:           0  
  Clock Path Skew:        8.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 5045.835 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.252ns = ( 5037.431 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.628  5037.431    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456  5037.887 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[26]/Q
                         net (fo=2, routed)          16.905  5054.792    veerwolf/vgacon_wrapper/vgacon/pix_num_reg[26]
    SLICE_X60Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.510  5045.835    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X60Y19         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]/C
                         clock pessimism              0.000  5045.835    
                         clock uncertainty           -0.658  5045.177    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)       -0.026  5045.151    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]
  -------------------------------------------------------------------
                         required time                       5045.151    
                         arrival time                       -5054.792    
  -------------------------------------------------------------------
                         slack                                 -9.640    

Slack (VIOLATED) :        -9.502ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.345ns  (logic 0.580ns (3.344%)  route 16.765ns (96.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 5045.840 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.312ns = ( 5037.371 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568  5037.371    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456  5037.827 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[7]/Q
                         net (fo=10, routed)         16.765  5054.591    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[7]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124  5054.715 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[19]_i_1/O
                         net (fo=1, routed)           0.000  5054.715    veerwolf/vgacon_wrapper/vgacon/dtg0_n_87
    SLICE_X63Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.515  5045.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X63Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]/C
                         clock pessimism              0.000  5045.840    
                         clock uncertainty           -0.658  5045.182    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.031  5045.213    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]
  -------------------------------------------------------------------
                         required time                       5045.213    
                         arrival time                       -5054.715    
  -------------------------------------------------------------------
                         slack                                 -9.502    

Slack (VIOLATED) :        -9.499ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.212ns  (logic 0.580ns (3.370%)  route 16.632ns (96.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 5045.776 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.246ns = ( 5037.437 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.634  5037.437    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456  5037.893 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[4]/Q
                         net (fo=2, routed)          16.632  5054.524    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[4]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124  5054.648 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[4]_i_1/O
                         net (fo=1, routed)           0.000  5054.648    veerwolf/vgacon_wrapper/vgacon/dtg0_n_102
    SLICE_X55Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.451  5045.776    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]/C
                         clock pessimism              0.000  5045.776    
                         clock uncertainty           -0.658  5045.118    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.031  5045.148    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]
  -------------------------------------------------------------------
                         required time                       5045.149    
                         arrival time                       -5054.649    
  -------------------------------------------------------------------
                         slack                                 -9.499    

Slack (VIOLATED) :        -9.479ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.320ns  (logic 0.580ns (3.349%)  route 16.740ns (96.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 5045.841 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.312ns = ( 5037.371 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568  5037.371    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.456  5037.827 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[5]/Q
                         net (fo=10, routed)         16.740  5054.567    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[5]
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124  5054.691 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[5]_i_1/O
                         net (fo=1, routed)           0.000  5054.691    veerwolf/vgacon_wrapper/vgacon/dtg0_n_101
    SLICE_X58Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.516  5045.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/C
                         clock pessimism              0.000  5045.841    
                         clock uncertainty           -0.658  5045.183    
    SLICE_X58Y13         FDRE (Setup_fdre_C_D)        0.029  5045.212    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]
  -------------------------------------------------------------------
                         required time                       5045.212    
                         arrival time                       -5054.691    
  -------------------------------------------------------------------
                         slack                                 -9.479    

Slack (VIOLATED) :        -9.435ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.280ns  (logic 0.580ns (3.357%)  route 16.700ns (96.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 5045.842 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.312ns = ( 5037.371 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.568  5037.371    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456  5037.827 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/Q
                         net (fo=10, routed)         16.700  5054.526    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[2]
    SLICE_X58Y12         LUT3 (Prop_lut3_I2_O)        0.124  5054.650 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[2]_i_1/O
                         net (fo=1, routed)           0.000  5054.650    veerwolf/vgacon_wrapper/vgacon/dtg0_n_104
    SLICE_X58Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.517  5045.842    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/C
                         clock pessimism              0.000  5045.842    
                         clock uncertainty           -0.658  5045.184    
    SLICE_X58Y12         FDRE (Setup_fdre_C_D)        0.031  5045.215    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]
  -------------------------------------------------------------------
                         required time                       5045.215    
                         arrival time                       -5054.650    
  -------------------------------------------------------------------
                         slack                                 -9.435    

Slack (VIOLATED) :        -9.228ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.005ns  (logic 0.580ns (3.411%)  route 16.425ns (96.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 5045.836 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.250ns = ( 5037.433 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.630  5037.433    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y17         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456  5037.889 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[22]/Q
                         net (fo=2, routed)          16.425  5054.313    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[22]
    SLICE_X58Y18         LUT3 (Prop_lut3_I0_O)        0.124  5054.438 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[22]_i_1/O
                         net (fo=1, routed)           0.000  5054.438    veerwolf/vgacon_wrapper/vgacon/dtg0_n_84
    SLICE_X58Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.511  5045.836    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]/C
                         clock pessimism              0.000  5045.836    
                         clock uncertainty           -0.658  5045.178    
    SLICE_X58Y18         FDRE (Setup_fdre_C_D)        0.031  5045.208    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]
  -------------------------------------------------------------------
                         required time                       5045.209    
                         arrival time                       -5054.437    
  -------------------------------------------------------------------
                         slack                                 -9.228    

Slack (VIOLATED) :        -9.200ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        16.980ns  (logic 0.580ns (3.416%)  route 16.400ns (96.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 5045.840 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.249ns = ( 5037.434 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.631  5037.434    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456  5037.890 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[18]/Q
                         net (fo=2, routed)          16.400  5054.289    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[18]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.124  5054.413 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[18]_i_1/O
                         net (fo=1, routed)           0.000  5054.413    veerwolf/vgacon_wrapper/vgacon/dtg0_n_88
    SLICE_X63Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.515  5045.840    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X63Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[18]/C
                         clock pessimism              0.000  5045.840    
                         clock uncertainty           -0.658  5045.182    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.031  5045.213    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[18]
  -------------------------------------------------------------------
                         required time                       5045.213    
                         arrival time                       -5054.413    
  -------------------------------------------------------------------
                         slack                                 -9.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 0.467ns (4.341%)  route 10.290ns (95.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.188ns
    Source Clock Delay      (SCD):    -2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.513    -2.785    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y17         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.367    -2.418 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[23]/Q
                         net (fo=2, routed)          10.290     7.872    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[23]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.100     7.972 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[23]_i_2__0/O
                         net (fo=1, routed)           0.000     7.972    veerwolf/vgacon_wrapper/vgacon/dtg0_n_83
    SLICE_X62Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.632     6.188    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X62Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[23]/C
                         clock pessimism              0.000     6.188    
                         clock uncertainty            0.658     6.847    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.269     7.116    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           7.972    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.846ns  (logic 0.467ns (4.306%)  route 10.379ns (95.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.124ns
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.451    -2.847    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.367    -2.480 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)         10.379     7.899    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.100     7.999 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[0]_i_1/O
                         net (fo=1, routed)           0.000     7.999    veerwolf/vgacon_wrapper/vgacon/dtg0_n_106
    SLICE_X53Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.568     6.124    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X53Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]/C
                         clock pessimism              0.000     6.124    
                         clock uncertainty            0.658     6.783    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.270     7.053    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.999    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 0.467ns (4.273%)  route 10.462ns (95.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.184ns
    Source Clock Delay      (SCD):    -2.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.449    -2.849    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.367    -2.482 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[10]/Q
                         net (fo=10, routed)         10.462     7.980    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[10]
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.100     8.080 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[22]_i_1/O
                         net (fo=1, routed)           0.000     8.080    veerwolf/vgacon_wrapper/vgacon/dtg0_n_84
    SLICE_X58Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.628     6.184    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y18         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]/C
                         clock pessimism              0.000     6.184    
                         clock uncertainty            0.658     6.843    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.270     7.113    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.113    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.877ns  (logic 0.467ns (4.293%)  route 10.410ns (95.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.191ns
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.517    -2.781    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.367    -2.414 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[2]/Q
                         net (fo=2, routed)          10.410     7.996    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[2]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.100     8.096 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[2]_i_1/O
                         net (fo=1, routed)           0.000     8.096    veerwolf/vgacon_wrapper/vgacon/dtg0_n_104
    SLICE_X58Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.635     6.191    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y12         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/C
                         clock pessimism              0.000     6.191    
                         clock uncertainty            0.658     6.850    
    SLICE_X58Y12         FDRE (Hold_fdre_C_D)         0.270     7.120    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.120    
                         arrival time                           8.096    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 0.467ns (4.288%)  route 10.424ns (95.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.188ns
    Source Clock Delay      (SCD):    -2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.514    -2.784    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.367    -2.417 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[16]/Q
                         net (fo=2, routed)          10.424     8.007    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[16]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.100     8.107 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[16]_i_1/O
                         net (fo=1, routed)           0.000     8.107    veerwolf/vgacon_wrapper/vgacon/dtg0_n_90
    SLICE_X63Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.632     6.188    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X63Y16         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[16]/C
                         clock pessimism              0.000     6.188    
                         clock uncertainty            0.658     6.847    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.269     7.116    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           8.107    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 0.467ns (4.283%)  route 10.437ns (95.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.120ns
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.451    -2.847    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X57Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.367    -2.480 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[6]/Q
                         net (fo=10, routed)         10.437     7.957    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[6]
    SLICE_X53Y17         LUT3 (Prop_lut3_I2_O)        0.100     8.057 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[6]_i_1/O
                         net (fo=1, routed)           0.000     8.057    veerwolf/vgacon_wrapper/vgacon/dtg0_n_100
    SLICE_X53Y17         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.564     6.120    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X53Y17         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[6]/C
                         clock pessimism              0.000     6.120    
                         clock uncertainty            0.658     6.779    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.270     7.049    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.049    
                         arrival time                           8.057    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.105ns  (logic 0.467ns (4.205%)  route 10.638ns (95.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.120ns
    Source Clock Delay      (SCD):    -2.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.450    -2.848    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.367    -2.481 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[0]/Q
                         net (fo=10, routed)         10.638     8.157    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[0]
    SLICE_X53Y17         LUT3 (Prop_lut3_I2_O)        0.100     8.257 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[12]_i_1/O
                         net (fo=1, routed)           0.000     8.257    veerwolf/vgacon_wrapper/vgacon/dtg0_n_94
    SLICE_X53Y17         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.564     6.120    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X53Y17         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[12]/C
                         clock pessimism              0.000     6.120    
                         clock uncertainty            0.658     6.779    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.269     7.048    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.048    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 0.467ns (4.179%)  route 10.709ns (95.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.188ns
    Source Clock Delay      (SCD):    -2.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.450    -2.848    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X55Y14         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.367    -2.481 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[5]/Q
                         net (fo=9, routed)          10.709     8.228    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[5]
    SLICE_X58Y15         LUT3 (Prop_lut3_I2_O)        0.100     8.328 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[17]_i_1/O
                         net (fo=1, routed)           0.000     8.328    veerwolf/vgacon_wrapper/vgacon/dtg0_n_89
    SLICE_X58Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.632     6.188    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[17]/C
                         clock pessimism              0.000     6.188    
                         clock uncertainty            0.658     6.847    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.270     7.117    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.117    
                         arrival time                           8.328    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 0.467ns (4.176%)  route 10.715ns (95.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.188ns
    Source Clock Delay      (SCD):    -2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.515    -2.783    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.367    -2.416 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]/Q
                         net (fo=2, routed)          10.715     8.299    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.100     8.399 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[13]_i_1/O
                         net (fo=1, routed)           0.000     8.399    veerwolf/vgacon_wrapper/vgacon/dtg0_n_93
    SLICE_X58Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.632     6.188    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y15         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]/C
                         clock pessimism              0.000     6.188    
                         clock uncertainty            0.658     6.847    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.270     7.117    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.117    
                         arrival time                           8.399    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 0.467ns (4.176%)  route 10.717ns (95.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.190ns
    Source Clock Delay      (SCD):    -2.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.516    -2.782    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X59Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.367    -2.415 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]/Q
                         net (fo=2, routed)          10.717     8.302    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.100     8.402 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[5]_i_1/O
                         net (fo=1, routed)           0.000     8.402    veerwolf/vgacon_wrapper/vgacon/dtg0_n_101
    SLICE_X58Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.634     6.190    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y13         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/C
                         clock pessimism              0.000     6.190    
                         clock uncertainty            0.658     6.849    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.269     7.118    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.118    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  1.284    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.595ns  (logic 2.060ns (14.115%)  route 12.535ns (85.885%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 325.762 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.013   317.527    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X35Y30         LUT5 (Prop_lut5_I1_O)        0.124   317.651 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[27]_i_1__70/O
                         net (fo=1, routed)           0.000   317.651    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[27]
    SLICE_X35Y30         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.436   325.762    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y30         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                         clock pessimism              0.000   325.762    
                         clock uncertainty           -0.152   325.609    
    SLICE_X35Y30         FDCE (Setup_fdce_C_D)        0.029   325.638    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                        325.638    
                         arrival time                        -317.651    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.595ns  (logic 2.060ns (14.115%)  route 12.535ns (85.885%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 325.764 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.013   317.527    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124   317.651 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__78/O
                         net (fo=1, routed)           0.000   317.651    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X35Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.439   325.764    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                         clock pessimism              0.000   325.764    
                         clock uncertainty           -0.152   325.612    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.029   325.641    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                        325.641    
                         arrival time                        -317.651    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.592ns  (logic 2.060ns (14.117%)  route 12.532ns (85.883%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 325.764 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.010   317.524    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.124   317.648 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__77/O
                         net (fo=1, routed)           0.000   317.648    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X35Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.439   325.764    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                         clock pessimism              0.000   325.764    
                         clock uncertainty           -0.152   325.612    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031   325.643    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                        325.643    
                         arrival time                        -317.648    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.606ns  (logic 2.060ns (14.104%)  route 12.546ns (85.896%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 325.762 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.024   317.538    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X34Y30         LUT5 (Prop_lut5_I1_O)        0.124   317.662 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[17]_i_1__81/O
                         net (fo=1, routed)           0.000   317.662    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[17]
    SLICE_X34Y30         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.436   325.762    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y30         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
                         clock pessimism              0.000   325.762    
                         clock uncertainty           -0.152   325.609    
    SLICE_X34Y30         FDCE (Setup_fdce_C_D)        0.077   325.686    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                        325.686    
                         arrival time                        -317.662    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.606ns  (logic 2.060ns (14.104%)  route 12.546ns (85.896%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 325.764 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.024   317.538    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124   317.662 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[27]_i_1__69/O
                         net (fo=1, routed)           0.000   317.662    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[27]
    SLICE_X34Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.439   325.764    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                         clock pessimism              0.000   325.764    
                         clock uncertainty           -0.152   325.612    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.077   325.689    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                        325.689    
                         arrival time                        -317.662    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.031ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.603ns  (logic 2.060ns (14.107%)  route 12.543ns (85.893%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 325.762 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.021   317.535    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   317.659 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_1__79/O
                         net (fo=1, routed)           0.000   317.659    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[18]
    SLICE_X34Y30         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.436   325.762    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y30         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
                         clock pessimism              0.000   325.762    
                         clock uncertainty           -0.152   325.609    
    SLICE_X34Y30         FDCE (Setup_fdce_C_D)        0.081   325.690    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                        325.690    
                         arrival time                        -317.659    
  -------------------------------------------------------------------
                         slack                                  8.031    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.487ns  (logic 2.060ns (14.220%)  route 12.427ns (85.780%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 325.767 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          1.906   317.419    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X32Y33         LUT5 (Prop_lut5_I1_O)        0.124   317.543 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[30]_i_1__75/O
                         net (fo=1, routed)           0.000   317.543    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[30]
    SLICE_X32Y33         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.441   325.767    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y33         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                         clock pessimism              0.000   325.767    
                         clock uncertainty           -0.152   325.614    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.029   325.643    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                        325.643    
                         arrival time                        -317.543    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.408ns  (logic 2.060ns (14.298%)  route 12.348ns (85.702%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 325.763 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          1.826   317.340    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124   317.464 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[5]_i_1__96/O
                         net (fo=1, routed)           0.000   317.464    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[5]
    SLICE_X32Y31         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.438   325.763    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y31         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                         clock pessimism              0.000   325.763    
                         clock uncertainty           -0.152   325.611    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.029   325.640    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                        325.640    
                         arrival time                        -317.464    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.184ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.400ns  (logic 2.060ns (14.305%)  route 12.340ns (85.695%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 325.763 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          1.819   317.332    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124   317.456 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[29]_i_1__71/O
                         net (fo=1, routed)           0.000   317.456    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[29]
    SLICE_X33Y31         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.438   325.763    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y31         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                         clock pessimism              0.000   325.763    
                         clock uncertainty           -0.152   325.611    
    SLICE_X33Y31         FDCE (Setup_fdce_C_D)        0.029   325.640    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                        325.640    
                         arrival time                        -317.456    
  -------------------------------------------------------------------
                         slack                                  8.184    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.445ns  (logic 2.060ns (14.261%)  route 12.385ns (85.739%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 325.763 - 320.000 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 303.056 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.625   303.056    tap/dtmcs_tck
    SLICE_X3Y20          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456   303.512 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.995   305.507    tap/dmi_reg_addr[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124   305.631 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.193   306.824    tap/dout[30]_i_6__6_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152   306.976 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          2.547   309.523    tap/dtmcs_r_reg[34]_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.360   309.883 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.099   310.982    tap/dtmcs_r_reg[34]_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.348   311.330 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.958   312.288    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124   312.412 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.793   313.206    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124   313.330 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.789   314.119    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   314.243 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           1.147   315.389    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124   315.513 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          1.863   317.377    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.124   317.501 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[5]_i_1__95/O
                         net (fo=1, routed)           0.000   317.501    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[5]
    SLICE_X34Y31         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.437   325.763    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y31         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                         clock pessimism              0.000   325.763    
                         clock uncertainty           -0.152   325.610    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.081   325.691    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                        325.691    
                         arrival time                        -317.501    
  -------------------------------------------------------------------
                         slack                                  8.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.567ns (14.475%)  route 3.350ns (85.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.182ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.508     2.751    tap/dtmcs_tck
    SLICE_X3Y19          FDRE                                         r  tap/dtmcs_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.367     3.118 r  tap/dtmcs_r_reg[40]/Q
                         net (fo=9, routed)           1.831     4.948    tap/dmi_reg_addr[6]
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.100     5.048 r  tap/dout[3]_i_2__29/O
                         net (fo=8, routed)           1.520     6.568    tap/dout[3]_i_2__29_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I2_O)        0.100     6.668 r  tap/dout[0]_i_1__570/O
                         net (fo=1, routed)           0.000     6.668    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.626     6.182    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.000     6.182    
                         clock uncertainty            0.152     6.335    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.269     6.604    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.668    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.467ns (11.687%)  route 3.529ns (88.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367     3.045 r  tap/dtmcs_r_reg[28]/Q
                         net (fo=8, routed)           3.529     6.574    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[26]
    SLICE_X12Y26         LUT5 (Prop_lut5_I1_O)        0.100     6.674 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_1__78/O
                         net (fo=1, routed)           0.000     6.674    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[26]
    SLICE_X12Y26         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.553     6.109    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X12Y26         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.000     6.109    
                         clock uncertainty            0.152     6.262    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.331     6.593    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.674    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.467ns (11.742%)  route 3.510ns (88.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.114ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367     3.045 r  tap/dtmcs_r_reg[27]/Q
                         net (fo=7, routed)           3.510     6.555    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[25]
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.100     6.655 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[25]_i_1__72/O
                         net (fo=1, routed)           0.000     6.655    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[25]
    SLICE_X33Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                         clock pessimism              0.000     6.114    
                         clock uncertainty            0.152     6.267    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.270     6.537    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.537    
                         arrival time                           6.655    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.467ns (11.745%)  route 3.509ns (88.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.114ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367     3.045 r  tap/dtmcs_r_reg[25]/Q
                         net (fo=5, routed)           3.509     6.554    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[23]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.100     6.654 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[23]_i_1__77/O
                         net (fo=1, routed)           0.000     6.654    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[23]
    SLICE_X32Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558     6.114    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y32         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
                         clock pessimism              0.000     6.114    
                         clock uncertainty            0.152     6.267    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.269     6.536    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.536    
                         arrival time                           6.654    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.518ns (12.822%)  route 3.522ns (87.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.113ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.442     2.685    tap/dtmcs_tck
    SLICE_X14Y17         FDRE                                         r  tap/dtmcs_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418     3.103 r  tap/dtmcs_r_reg[5]/Q
                         net (fo=6, routed)           3.522     6.625    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.100     6.725 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[3]_i_1__116/O
                         net (fo=1, routed)           0.000     6.725    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[3]
    SLICE_X8Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.557     6.113    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                         clock pessimism              0.000     6.113    
                         clock uncertainty            0.152     6.266    
    SLICE_X8Y21          FDCE (Hold_fdce_C_D)         0.330     6.596    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.596    
                         arrival time                           6.725    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.467ns (11.684%)  route 3.530ns (88.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.367     3.043 r  tap/dtmcs_r_reg[26]/Q
                         net (fo=7, routed)           3.530     6.573    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_dbg_dff/genblock.dffs/dout_reg[31][3]
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.100     6.673 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_dbg_dff/genblock.dffs/dout[24]_i_1__77/O
                         net (fo=1, routed)           0.000     6.673    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/D[16]
    SLICE_X32Y33         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.559     6.115    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y33         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                         clock pessimism              0.000     6.115    
                         clock uncertainty            0.152     6.268    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.270     6.538    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.538    
                         arrival time                           6.673    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.467ns (11.659%)  route 3.539ns (88.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.436     2.679    tap/dtmcs_tck
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.367     3.046 r  tap/dtmcs_r_reg[32]/Q
                         net (fo=8, routed)           3.539     6.584    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[30]
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.100     6.684 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[30]_i_1__75/O
                         net (fo=1, routed)           0.000     6.684    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[30]
    SLICE_X32Y33         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.559     6.115    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y33         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                         clock pessimism              0.000     6.115    
                         clock uncertainty            0.152     6.268    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.269     6.537    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.537    
                         arrival time                           6.684    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.467ns (11.621%)  route 3.552ns (88.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.107ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.436     2.679    tap/dtmcs_tck
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.367     3.046 r  tap/dtmcs_r_reg[32]/Q
                         net (fo=8, routed)           3.552     6.597    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[30]
    SLICE_X15Y24         LUT5 (Prop_lut5_I1_O)        0.100     6.697 r  veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[30]_i_1__76/O
                         net (fo=1, routed)           0.000     6.697    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[30]
    SLICE_X15Y24         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.551     6.107    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X15Y24         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                         clock pessimism              0.000     6.107    
                         clock uncertainty            0.152     6.260    
    SLICE_X15Y24         FDCE (Hold_fdce_C_D)         0.270     6.530    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.530    
                         arrival time                           6.697    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.367ns (9.316%)  route 3.572ns (90.684%))
  Logic Levels:           0  
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.104ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.436     2.679    tap/dtmcs_tck
    SLICE_X11Y26         FDRE                                         r  tap/dtmcs_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.367     3.046 r  tap/dtmcs_r_reg[21]/Q
                         net (fo=7, routed)           3.572     6.618    veerwolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]_26[3]
    SLICE_X28Y24         FDCE                                         r  veerwolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.548     6.104    veerwolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/clk_core_BUFG
    SLICE_X28Y24         FDCE                                         r  veerwolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]/C
                         clock pessimism              0.000     6.104    
                         clock uncertainty            0.152     6.257    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.192     6.449    veerwolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.449    
                         arrival time                           6.618    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.578ns (14.169%)  route 3.501ns (85.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.110ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.441     2.684    tap/dtmcs_tck
    SLICE_X11Y18         FDRE                                         r  tap/dtmcs_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.337     3.021 r  tap/dtmcs_r_reg[15]/Q
                         net (fo=8, routed)           3.501     6.522    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[13]
    SLICE_X30Y29         LUT5 (Prop_lut5_I3_O)        0.241     6.763 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[13]_i_1__84/O
                         net (fo=1, routed)           0.000     6.763    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[13]
    SLICE_X30Y29         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.554     6.110    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y29         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                         clock pessimism              0.000     6.110    
                         clock uncertainty            0.152     6.263    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.330     6.593    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       14.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.634ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.866ns  (logic 0.580ns (31.079%)  route 1.286ns (68.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 102.679 - 100.000 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 86.107 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.551    86.107    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X29Y27         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.456    86.563 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/Q
                         net (fo=1, routed)           1.286    87.850    tap/dmi_reg_rdata[30]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.124    87.974 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    87.974    tap/dtmcs[32]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.436   102.679    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   102.679    
                         clock uncertainty           -0.152   102.527    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)        0.081   102.608    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        102.608    
                         arrival time                         -87.974    
  -------------------------------------------------------------------
                         slack                                 14.634    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.826ns  (logic 0.674ns (36.906%)  route 1.152ns (63.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 102.684 - 100.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 86.179 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.623    86.179    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518    86.697 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/Q
                         net (fo=2, routed)           1.152    87.850    tap/dmi_reg_rdata[7]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.156    88.006 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    88.006    tap/dtmcs[9]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.441   102.684    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   102.684    
                         clock uncertainty           -0.152   102.532    
    SLICE_X10Y18         FDRE (Setup_fdre_C_D)        0.118   102.650    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        102.650    
                         arrival time                         -88.006    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.700ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.841ns  (logic 0.606ns (32.925%)  route 1.235ns (67.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 86.111 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.555    86.111    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    86.567 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/Q
                         net (fo=1, routed)           1.235    87.802    tap/dmi_reg_rdata[5]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.150    87.952 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    87.952    tap/dtmcs[7]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   102.686    
                         clock uncertainty           -0.152   102.534    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.118   102.652    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        102.652    
                         arrival time                         -87.952    
  -------------------------------------------------------------------
                         slack                                 14.700    

Slack (MET) :             14.739ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.797ns  (logic 0.668ns (37.169%)  route 1.129ns (62.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 102.684 - 100.000 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 86.113 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.557    86.113    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518    86.631 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/Q
                         net (fo=2, routed)           1.129    87.761    tap/dmi_reg_rdata[9]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.150    87.911 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000    87.911    tap/dtmcs[11]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.441   102.684    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000   102.684    
                         clock uncertainty           -0.152   102.532    
    SLICE_X10Y18         FDRE (Setup_fdre_C_D)        0.118   102.650    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        102.650    
                         arrival time                         -87.911    
  -------------------------------------------------------------------
                         slack                                 14.739    

Slack (MET) :             14.774ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.617%)  route 1.145ns (66.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 86.111 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.555    86.111    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    86.567 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/Q
                         net (fo=1, routed)           1.145    87.713    tap/dmi_reg_rdata[4]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.124    87.837 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    87.837    tap/dtmcs[6]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X14Y16         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   102.686    
                         clock uncertainty           -0.152   102.534    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.077   102.611    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.611    
                         arrival time                         -87.837    
  -------------------------------------------------------------------
                         slack                                 14.774    

Slack (MET) :             14.804ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.695ns  (logic 0.718ns (42.366%)  route 0.977ns (57.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 102.684 - 100.000 ) 
    Source Clock Delay      (SCD):    6.114ns = ( 86.114 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.558    86.114    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X9Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.419    86.533 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/Q
                         net (fo=2, routed)           0.977    87.510    tap/dmi_reg_rdata[10]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.299    87.809 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    87.809    tap/dtmcs[12]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.441   102.684    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   102.684    
                         clock uncertainty           -0.152   102.532    
    SLICE_X10Y18         FDRE (Setup_fdre_C_D)        0.081   102.613    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        102.613    
                         arrival time                         -87.809    
  -------------------------------------------------------------------
                         slack                                 14.804    

Slack (MET) :             14.821ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.711ns  (logic 0.609ns (35.595%)  route 1.102ns (64.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 102.678 - 100.000 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 86.111 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.555    86.111    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y29         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.456    86.567 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.102    87.669    tap/dmi_reg_rdata[27]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.153    87.822 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    87.822    tap/dtmcs[29]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435   102.678    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   102.678    
                         clock uncertainty           -0.152   102.526    
    SLICE_X14Y26         FDRE (Setup_fdre_C_D)        0.118   102.644    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        102.644    
                         arrival time                         -87.822    
  -------------------------------------------------------------------
                         slack                                 14.821    

Slack (MET) :             14.875ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.685ns  (logic 0.642ns (38.107%)  route 1.043ns (61.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 102.750 - 100.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 86.115 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.559    86.115    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y19          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.518    86.633 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/Q
                         net (fo=1, routed)           1.043    87.676    tap/dmi_reg_rdata[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124    87.800 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    87.800    tap/dtmcs[2]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   102.750    tap/dtmcs_tck
    SLICE_X6Y18          FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   102.750    
                         clock uncertainty           -0.152   102.598    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.077   102.675    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.675    
                         arrival time                         -87.800    
  -------------------------------------------------------------------
                         slack                                 14.875    

Slack (MET) :             14.880ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.568ns  (logic 0.580ns (36.997%)  route 0.988ns (63.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 86.115 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.559    86.115    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X13Y19         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456    86.571 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/Q
                         net (fo=2, routed)           0.988    87.559    tap/dmi_reg_rdata[2]
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.124    87.683 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    87.683    tap/dtmcs[4]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X13Y16         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   102.686    
                         clock uncertainty           -0.152   102.534    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)        0.029   102.563    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        102.563    
                         arrival time                         -87.683    
  -------------------------------------------------------------------
                         slack                                 14.880    

Slack (MET) :             14.979ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.556ns  (logic 0.668ns (42.943%)  route 0.888ns (57.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 102.679 - 100.000 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 86.110 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.554    86.110    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X14Y27         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.518    86.628 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.888    87.516    tap/dmi_reg_rdata[31]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.150    87.666 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000    87.666    tap/dtmcs[33]_i_2_n_0
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.436   102.679    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000   102.679    
                         clock uncertainty           -0.152   102.527    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)        0.118   102.645    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        102.645    
                         arrival time                         -87.666    
  -------------------------------------------------------------------
                         slack                                 14.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.558     1.804    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X14Y27         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164     1.968 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.137     2.105    tap/dmi_reg_rdata[28]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.150 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     2.150    tap/dtmcs[30]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.121     1.701    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.184ns (45.163%)  route 0.223ns (54.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.556     1.802    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.943 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.223     2.167    tap/dmi_reg_rdata[15]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.043     2.210 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     2.210    tap/dtmcs[17]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.431    tap/dtmcs_tck
    SLICE_X10Y21         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000     1.431    
                         clock uncertainty            0.152     1.583    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.131     1.714    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.711%)  route 0.195ns (48.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.558     1.804    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X14Y27         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164     1.968 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.195     2.163    tap/dmi_reg_rdata[24]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.208 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     2.208    tap/dtmcs[26]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.121     1.701    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.009%)  route 0.227ns (54.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.561     1.807    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X13Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141     1.948 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/Q
                         net (fo=2, routed)           0.227     2.175    tap/dmi_reg_rdata[12]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.045     2.220 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     2.220    tap/dtmcs[14]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.434    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.152     1.586    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.121     1.707    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.185ns (42.297%)  route 0.252ns (57.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X13Y29         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/Q
                         net (fo=2, routed)           0.252     2.199    tap/dmi_reg_rdata[29]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.044     2.243 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     2.243    tap/dtmcs[31]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.131     1.711    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.578%)  route 0.230ns (52.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.555     1.801    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y25         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164     1.965 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/Q
                         net (fo=2, routed)           0.230     2.195    tap/dmi_reg_rdata[18]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.240 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     2.240    tap/dtmcs[20]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.120     1.700    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.187ns (40.763%)  route 0.272ns (59.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y19          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.974 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/Q
                         net (fo=2, routed)           0.272     2.246    tap/dmi_reg_rdata[1]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.046     2.292 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.292    tap/dtmcs[3]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.462    tap/dtmcs_tck
    SLICE_X6Y18          FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.462    
                         clock uncertainty            0.152     1.614    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.131     1.745    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.529%)  route 0.250ns (54.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.559     1.805    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164     1.969 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.250     2.219    tap/dmi_reg_rdata[6]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.045     2.264 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     2.264    tap/dtmcs[8]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.434    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.152     1.586    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.121     1.707    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.188ns (39.958%)  route 0.282ns (60.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.558     1.804    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X9Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.945 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.282     2.228    tap/dmi_reg_rdata[11]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.047     2.275 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     2.275    tap/dtmcs[13]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.434    tap/dtmcs_tck
    SLICE_X10Y18         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.152     1.586    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.131     1.717    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.728%)  route 0.248ns (54.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.555     1.801    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X14Y25         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.164     1.965 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.248     2.213    tap/dmi_reg_rdata[22]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.258 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     2.258    tap/dtmcs[24]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.120     1.700    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.558    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       50.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.643ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.664ns  (logic 0.606ns (2.114%)  route 28.058ns (97.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 85.922 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.826    34.837    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y121        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.597    85.922    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y121        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                         clock pessimism              0.239    86.161    
                         clock uncertainty           -0.074    86.087    
    SLICE_X48Y121        FDCE (Recov_fdce_C_CLR)     -0.607    85.480    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         85.480    
                         arrival time                         -34.837    
  -------------------------------------------------------------------
                         slack                                 50.643    

Slack (MET) :             50.643ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.664ns  (logic 0.606ns (2.114%)  route 28.058ns (97.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 85.922 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.826    34.837    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y121        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.597    85.922    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y121        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                         clock pessimism              0.239    86.161    
                         clock uncertainty           -0.074    86.087    
    SLICE_X48Y121        FDCE (Recov_fdce_C_CLR)     -0.607    85.480    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         85.480    
                         arrival time                         -34.837    
  -------------------------------------------------------------------
                         slack                                 50.643    

Slack (MET) :             50.648ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.660ns  (logic 0.606ns (2.114%)  route 28.054ns (97.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 85.922 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.821    34.833    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y121        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.597    85.922    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y121        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                         clock pessimism              0.239    86.161    
                         clock uncertainty           -0.074    86.087    
    SLICE_X49Y121        FDCE (Recov_fdce_C_CLR)     -0.607    85.480    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         85.480    
                         arrival time                         -34.833    
  -------------------------------------------------------------------
                         slack                                 50.648    

Slack (MET) :             50.796ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.509ns  (logic 0.606ns (2.126%)  route 27.903ns (97.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 85.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.671    34.682    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y122        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.595    85.920    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y122        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                         clock pessimism              0.239    86.159    
                         clock uncertainty           -0.074    86.085    
    SLICE_X48Y122        FDCE (Recov_fdce_C_CLR)     -0.607    85.478    veerwolf/rvtop/veer/dec/arf/gpr[28].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         85.478    
                         arrival time                         -34.682    
  -------------------------------------------------------------------
                         slack                                 50.796    

Slack (MET) :             50.800ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.505ns  (logic 0.606ns (2.126%)  route 27.899ns (97.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 85.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.666    34.678    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_1
    SLICE_X49Y122        FDCE                                         f  veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.595    85.920    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X49Y122        FDCE                                         r  veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.239    86.159    
                         clock uncertainty           -0.074    86.085    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    85.478    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         85.478    
                         arrival time                         -34.678    
  -------------------------------------------------------------------
                         slack                                 50.800    

Slack (MET) :             50.800ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.505ns  (logic 0.606ns (2.126%)  route 27.899ns (97.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 85.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.666    34.678    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_1
    SLICE_X49Y122        FDCE                                         f  veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.595    85.920    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X49Y122        FDCE                                         r  veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.239    86.159    
                         clock uncertainty           -0.074    86.085    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    85.478    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[0].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         85.478    
                         arrival time                         -34.678    
  -------------------------------------------------------------------
                         slack                                 50.800    

Slack (MET) :             51.100ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[15].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.205ns  (logic 0.606ns (2.149%)  route 27.599ns (97.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 85.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.366    34.378    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[15].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_1
    SLICE_X53Y122        FDCE                                         f  veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[15].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.595    85.920    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[15].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X53Y122        FDCE                                         r  veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[15].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.239    86.159    
                         clock uncertainty           -0.074    86.085    
    SLICE_X53Y122        FDCE (Recov_fdce_C_CLR)     -0.607    85.478    veerwolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[1].TAG_VALID[15].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         85.478    
                         arrival time                         -34.378    
  -------------------------------------------------------------------
                         slack                                 51.100    

Slack (MET) :             51.122ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[31].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.187ns  (logic 0.606ns (2.150%)  route 27.581ns (97.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 85.924 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.349    34.360    veerwolf/rvtop/veer/dec/arf/gpr[31].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y118        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[31].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.599    85.924    veerwolf/rvtop/veer/dec/arf/gpr[31].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y118        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[31].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism              0.239    86.163    
                         clock uncertainty           -0.074    86.089    
    SLICE_X48Y118        FDCE (Recov_fdce_C_CLR)     -0.607    85.482    veerwolf/rvtop/veer/dec/arf/gpr[31].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         85.482    
                         arrival time                         -34.360    
  -------------------------------------------------------------------
                         slack                                 51.122    

Slack (MET) :             51.126ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.183ns  (logic 0.606ns (2.150%)  route 27.577ns (97.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 85.924 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.344    34.356    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y118        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.599    85.924    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y118        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                         clock pessimism              0.239    86.163    
                         clock uncertainty           -0.074    86.089    
    SLICE_X49Y118        FDCE (Recov_fdce_C_CLR)     -0.607    85.482    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         85.482    
                         arrival time                         -34.356    
  -------------------------------------------------------------------
                         slack                                 51.126    

Slack (MET) :             51.126ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        28.183ns  (logic 0.606ns (2.150%)  route 27.577ns (97.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 85.924 - 80.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.233     8.862    clk_gen/rst_core
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.150     9.012 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.344    34.356    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y118        FDCE                                         f  veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.599    85.924    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y118        FDCE                                         r  veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism              0.239    86.163    
                         clock uncertainty           -0.074    86.089    
    SLICE_X49Y118        FDCE (Recov_fdce_C_CLR)     -0.607    85.482    veerwolf/rvtop/veer/dec/arf/gpr[30].gprff/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         85.482    
                         arrival time                         -34.356    
  -------------------------------------------------------------------
                         slack                                 51.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.771%)  route 0.460ns (71.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.234     2.481    veerwolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]_1
    SLICE_X7Y18          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.857     2.383    veerwolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/clk_core_BUFG
    SLICE_X7Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]/C
                         clock pessimism             -0.535     1.848    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.756    veerwolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.771%)  route 0.460ns (71.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.234     2.481    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]_11
    SLICE_X7Y18          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.857     2.383    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/clk_core_BUFG
    SLICE_X7Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]/C
                         clock pessimism             -0.535     1.848    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.756    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/execute_commandff/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.238%)  route 0.551ns (74.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.325     2.571    veerwolf/rvtop/veer/dbg/execute_commandff/dout_reg[0]_0
    SLICE_X6Y19          FDCE                                         f  veerwolf/rvtop/veer/dbg/execute_commandff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.856     2.382    veerwolf/rvtop/veer/dbg/execute_commandff/clk_core_BUFG
    SLICE_X6Y19          FDCE                                         r  veerwolf/rvtop/veer/dbg/execute_commandff/dout_reg[0]/C
                         clock pessimism             -0.535     1.847    
    SLICE_X6Y19          FDCE (Remov_fdce_C_CLR)     -0.067     1.780    veerwolf/rvtop/veer/dbg/execute_commandff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.238%)  route 0.551ns (74.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.325     2.571    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X7Y19          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.856     2.382    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y19          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                         clock pessimism             -0.535     1.847    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.755    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.188ns (25.551%)  route 0.548ns (74.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dmcontrol_reg_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.047     2.249 f  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout[3]_i_3__59/O
                         net (fo=4, routed)           0.321     2.570    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]_4
    SLICE_X9Y18          FDCE                                         f  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.829     2.355    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/clk_core_BUFG
    SLICE_X9Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]/C
                         clock pessimism             -0.514     1.841    
    SLICE_X9Y18          FDCE (Remov_fdce_C_CLR)     -0.165     1.676    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.839%)  route 0.666ns (78.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.439     2.686    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]_11
    SLICE_X8Y18          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.829     2.355    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/clk_core_BUFG
    SLICE_X8Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[1]/C
                         clock pessimism             -0.514     1.841    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.774    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.839%)  route 0.666ns (78.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.439     2.686    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]_11
    SLICE_X8Y18          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.829     2.355    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/clk_core_BUFG
    SLICE_X8Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[2]/C
                         clock pessimism             -0.514     1.841    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.774    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.162%)  route 0.653ns (77.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    clk_gen/dmcontrol_reg_0
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.247 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.427     2.673    veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[1]_2
    SLICE_X5Y19          FDCE                                         f  veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.856     2.382    veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/clk_core_BUFG
    SLICE_X5Y19          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[0]/C
                         clock pessimism             -0.535     1.847    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.755    veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.825%)  route 0.958ns (87.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.587     1.833    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.974 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        0.958     2.933    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/rst_core
    SLICE_X4Y18          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.857     2.383    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                         clock pessimism             -0.280     2.103    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.011    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.188ns (23.764%)  route 0.603ns (76.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.226     2.202    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dmcontrol_reg_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.047     2.249 f  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout[3]_i_3__59/O
                         net (fo=4, routed)           0.377     2.625    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]_4
    SLICE_X8Y17          FDCE                                         f  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.830     2.356    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/clk_core_BUFG
    SLICE_X8Y17          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]/C
                         clock pessimism             -0.514     1.842    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.140     1.702    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.923    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 4.131ns (38.034%)  route 6.730ns (61.966%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/Q
                         net (fo=2, routed)           1.186     1.645    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg_n_0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.124     1.769 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.544     7.313    SCLK_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.548    10.861 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.861    SCLK
    A14                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/SS_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.747ns  (logic 4.147ns (42.546%)  route 5.600ns (57.454%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/SS_reg/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.422     0.422 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/SS_reg/Q
                         net (fo=1, routed)           5.600     6.022    SS_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.725     9.747 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     9.747    SS
    B13                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.495ns (23.898%)  route 4.761ns (76.102%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    B14                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.761     6.256    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/MISO
    SLICE_X41Y13         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[36]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[36]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.583ns (16.273%)  route 3.000ns (83.727%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y8          FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           1.143     1.602    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.124     1.726 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.857     3.583    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.146ns (57.022%)  route 0.110ns (42.978%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[22]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[22]/Q
                         net (fo=2, routed)           0.110     0.256    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[22]
    SLICE_X53Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.046%)  route 0.124ns (45.954%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[28]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[28]/Q
                         net (fo=2, routed)           0.124     0.270    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[28]
    SLICE_X51Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.151ns (55.692%)  route 0.120ns (44.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[9]/C
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[9]/Q
                         net (fo=2, routed)           0.120     0.271    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[9]
    SLICE_X52Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.151ns (54.179%)  route 0.128ns (45.821%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/C
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/Q
                         net (fo=2, routed)           0.128     0.279    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[31]
    SLICE_X52Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]/C
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]/Q
                         net (fo=1, routed)           0.112     0.279    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[38]
    SLICE_X52Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.167ns (59.401%)  route 0.114ns (40.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[18]/C
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[18]/Q
                         net (fo=2, routed)           0.114     0.281    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[18]
    SLICE_X52Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.133ns (43.308%)  route 0.174ns (56.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[29]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[29]/Q
                         net (fo=2, routed)           0.174     0.307    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[29]
    SLICE_X52Y24         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.133ns (43.243%)  route 0.175ns (56.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[23]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[23]/Q
                         net (fo=2, routed)           0.175     0.308    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[23]
    SLICE_X52Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.133ns (43.095%)  route 0.176ns (56.905%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[11]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[11]/Q
                         net (fo=2, routed)           0.176     0.309    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[11]
    SLICE_X52Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.133ns (42.640%)  route 0.179ns (57.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/Q
                         net (fo=2, routed)           0.179     0.312    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[25]
    SLICE_X51Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 0.456ns (3.449%)  route 12.767ns (96.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       12.767    19.396    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X44Y7          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 0.456ns (3.449%)  route 12.767ns (96.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       12.767    19.396    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X44Y7          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 0.456ns (3.449%)  route 12.767ns (96.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       12.767    19.396    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X44Y7          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 0.456ns (3.449%)  route 12.767ns (96.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       12.767    19.396    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X44Y7          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/BUSY_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 0.456ns (3.877%)  route 11.305ns (96.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       11.305    17.934    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rst_core
    SLICE_X44Y1          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/BUSY_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 0.456ns (3.877%)  route 11.305ns (96.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       11.305    17.934    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rst_core
    SLICE_X44Y1          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/FSM_sequential_pState_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 0.456ns (3.877%)  route 11.305ns (96.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       11.305    17.934    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rst_core
    SLICE_X44Y1          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/FSM_sequential_pState_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 0.456ns (3.877%)  route 11.305ns (96.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       11.305    17.934    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rst_core
    SLICE_X44Y1          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 0.456ns (3.877%)  route 11.305ns (96.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       11.305    17.934    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rst_core
    SLICE_X44Y1          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/FSM_sequential_pState_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.756ns  (logic 0.456ns (3.879%)  route 11.300ns (96.121%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.617     6.173    clk_gen/clk_core_BUFG
    SLICE_X0Y65          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       11.300    17.929    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rst_core
    SLICE_X45Y1          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/FSM_sequential_pState_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.888%)  route 0.248ns (57.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.566     1.812    veerwolf/Pmod_Joystick/genSndRec/clk_core_BUFG
    SLICE_X45Y3          FDRE                                         r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.953 r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/Q
                         net (fo=4, routed)           0.248     2.201    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/sndRec
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.045     2.246 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[4]_i_1/O
                         net (fo=1, routed)           0.000     2.246    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[4]_i_1_n_0
    SLICE_X44Y7          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.058%)  route 0.303ns (61.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.566     1.812    veerwolf/Pmod_Joystick/genSndRec/clk_core_BUFG
    SLICE_X45Y3          FDRE                                         r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.953 f  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/Q
                         net (fo=4, routed)           0.303     2.256    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/sndRec
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.301 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.301    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[0]_i_1_n_0
    SLICE_X44Y8          FDSE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.231ns (30.357%)  route 0.530ns (69.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.566     1.812    veerwolf/Pmod_Joystick/genSndRec/clk_core_BUFG
    SLICE_X45Y3          FDRE                                         r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.953 r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/Q
                         net (fo=4, routed)           0.374     2.327    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/sndRec
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.045     2.372 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_2/O
                         net (fo=1, routed)           0.156     2.528    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_2_n_0
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.045     2.573 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.573    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 0.988ns (62.251%)  route 0.599ns (37.749%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.587     1.833    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y27         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.997 r  veerwolf/gpio_module/rgpio_oe_reg[21]/Q
                         net (fo=2, routed)           0.599     2.596    i_sw_IOBUF[5]_inst/T
    R2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.420 r  i_sw_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.420    i_sw[5]
    R2                                                                r  i_sw[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.988ns (61.795%)  route 0.611ns (38.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y29         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.998 r  veerwolf/gpio_module/rgpio_oe_reg[23]/Q
                         net (fo=2, routed)           0.611     2.609    i_sw_IOBUF[7]_inst/T
    P2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.433 r  i_sw_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.433    i_sw[7]
    P2                                                                r  i_sw[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 0.988ns (61.526%)  route 0.618ns (38.474%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.589     1.835    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y30         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.999 r  veerwolf/gpio_module/rgpio_oe_reg[28]/Q
                         net (fo=2, routed)           0.618     2.617    i_sw_IOBUF[12]_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.441 r  i_sw_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.441    i_sw[12]
    M1                                                                r  i_sw[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 0.988ns (61.078%)  route 0.630ns (38.922%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.588     1.834    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y29         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.998 r  veerwolf/gpio_module/rgpio_oe_reg[24]/Q
                         net (fo=2, routed)           0.630     2.628    i_sw_IOBUF[8]_inst/T
    P1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.452 r  i_sw_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.452    i_sw[8]
    P1                                                                r  i_sw[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 0.988ns (60.567%)  route 0.643ns (39.433%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.589     1.835    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y30         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.999 r  veerwolf/gpio_module/rgpio_oe_reg[25]/Q
                         net (fo=2, routed)           0.643     2.642    i_sw_IOBUF[9]_inst/T
    N2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.466 r  i_sw_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.466    i_sw[9]
    N2                                                                r  i_sw[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 0.965ns (58.880%)  route 0.674ns (41.120%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.584     1.830    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y24         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.971 r  veerwolf/gpio_module/rgpio_oe_reg[16]/Q
                         net (fo=2, routed)           0.674     2.645    i_sw_IOBUF[0]_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.469 r  i_sw_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.469    i_sw[0]
    V2                                                                r  i_sw[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 0.988ns (59.765%)  route 0.665ns (40.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.592     1.838    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X60Y15         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDPE (Prop_fdpe_C_Q)         0.164     2.002 r  veerwolf/gpio_module/rgpio_oe_reg[17]/Q
                         net (fo=2, routed)           0.665     2.667    i_sw_IOBUF[1]_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.491 r  i_sw_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.491    i_sw[1]
    U2                                                                r  i_sw[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            o_pmodD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.097ns (55.869%)  route 3.236ns (44.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.419    -1.895 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/Q
                         net (fo=1, routed)           3.236     1.341    lopt
    L4                   OBUF (Prop_obuf_I_O)         3.678     5.019 r  o_pmodD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.019    o_pmodD[0]
    L4                                                                r  o_pmodD[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            o_pmodD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.386ns (57.819%)  route 1.011ns (42.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.679 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/Q
                         net (fo=1, routed)           1.011     0.332    lopt
    L4                   OBUF (Prop_obuf_I_O)         1.258     1.590 r  o_pmodD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.590    o_pmodD[0]
    L4                                                                r  o_pmodD[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.667    -2.214    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.742 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.741    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     0.098 r  vga_2_hdmi/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.098    o_hdmi_d_n[1]
    R17                                                               r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.667    -2.214    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.742 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.741    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     0.097 r  vga_2_hdmi/OBUFDS_G/O
                         net (fo=0)                   0.000     0.097    o_hdmi_d_p[1]
    R16                                                               r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 2.294ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.675    -2.206    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.734 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.733    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.822     0.090 r  vga_2_hdmi/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.090    o_hdmi_d_n[0]
    T15                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.675    -2.206    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.734 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.733    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.821     0.089 r  vga_2_hdmi/OBUFDS_B/O
                         net (fo=0)                   0.000     0.089    o_hdmi_d_p[0]
    R15                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     0.083 r  vga_2_hdmi/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.083    o_hdmi_clk_n
    T14                                                               r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     0.082 r  vga_2_hdmi/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.082    o_hdmi_clk_p
    R14                                                               r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.824     0.082 r  vga_2_hdmi/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.082    o_hdmi_d_n[2]
    P16                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 2.295ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.823     0.081 r  vga_2_hdmi/OBUFDS_R/O
                         net (fo=0)                   0.000     0.081    o_hdmi_d_p[2]
    N15                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.155ns  (logic 2.154ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.705    -0.620 r  vga_2_hdmi/OBUFDS_R/O
                         net (fo=0)                   0.000    -0.620    o_hdmi_d_p[2]
    N15                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.156ns  (logic 2.155ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.706    -0.619 r  vga_2_hdmi/OBUFDS_R/OB
                         net (fo=0)                   0.000    -0.619    o_hdmi_d_n[2]
    P16                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 2.156ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.707    -0.618 r  vga_2_hdmi/OBUFDS_CLK/O
                         net (fo=0)                   0.000    -0.618    o_hdmi_clk_p
    R14                                                               r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 2.157ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.708    -0.617 r  vga_2_hdmi/OBUFDS_CLK/OB
                         net (fo=0)                   0.000    -0.617    o_hdmi_clk_n
    T14                                                               r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.153ns  (logic 2.152ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.532    -2.766    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.317 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.316    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.703    -0.613 r  vga_2_hdmi/OBUFDS_B/O
                         net (fo=0)                   0.000    -0.613    o_hdmi_d_p[0]
    R15                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.154ns  (logic 2.153ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.532    -2.766    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.317 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.316    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.704    -0.612 r  vga_2_hdmi/OBUFDS_B/OB
                         net (fo=0)                   0.000    -0.612    o_hdmi_d_n[0]
    T15                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.170ns  (logic 2.169ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.525    -2.773    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.324 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.323    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.720    -0.604 r  vga_2_hdmi/OBUFDS_G/O
                         net (fo=0)                   0.000    -0.604    o_hdmi_d_p[1]
    R16                                                               r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 2.170ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.525    -2.773    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.324 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.323    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.721    -0.603 r  vga_2_hdmi/OBUFDS_G/OB
                         net (fo=0)                   0.000    -0.603    o_hdmi_d_n[1]
    R17                                                               r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     7.712    clk_gen/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.800 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.814    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.029ns (1.771%)  route 1.609ns (98.229%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    F14                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517    25.517    clk_div_cmt_vga/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.319    22.198 f  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.710    22.908    clk_div_cmt_vga/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    22.937 f  clk_div_cmt_vga/inst/clkf_buf/O
                         net (fo=1, routed)           0.899    23.836    clk_div_cmt_vga/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.091ns (2.540%)  route 3.492ns (97.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.680    clk_div_cmt_vga/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    F14                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     5.480    clk_div_cmt_hc_sr04/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.339 f  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.873    clk_div_cmt_hc_sr04/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.902 f  clk_div_cmt_hc_sr04/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.713    clk_div_cmt_hc_sr04/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.926    clk_div_cmt_hc_sr04/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CF_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 3.964ns (60.703%)  route 2.566ns (39.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.599     4.058    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CF_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     4.514 r  CF_1_reg/Q
                         net (fo=1, routed)           2.566     7.080    CF_1_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.508    10.587 r  CF_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.587    CF_1
    H4                                                                r  CF_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 4.000ns (63.435%)  route 2.306ns (36.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.599     4.058    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CC_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     4.514 r  CC_1_reg/Q
                         net (fo=1, routed)           2.306     6.820    CC_1_OBUF
    D2                   OBUF (Prop_obuf_I_O)         3.544    10.364 r  CC_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.364    CC_1
    D2                                                                r  CC_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 3.944ns (62.601%)  route 2.356ns (37.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.599     4.058    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CB_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     4.514 r  CB_1_reg/Q
                         net (fo=1, routed)           2.356     6.870    CB_1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.488    10.359 r  CB_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.359    CB_1
    J3                                                                r  CB_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 3.981ns (67.161%)  route 1.946ns (32.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.942     4.400    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CA_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     4.856 r  CA_1_reg/Q
                         net (fo=1, routed)           1.946     6.803    CA_1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.525    10.328 r  CA_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.328    CA_1
    F4                                                                r  CA_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.082ns  (logic 4.114ns (67.646%)  route 1.968ns (32.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.599     4.058    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CG_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.419     4.477 r  CG_1_reg/Q
                         net (fo=1, routed)           1.968     6.445    CG_1_OBUF
    D1                   OBUF (Prop_obuf_I_O)         3.695    10.140 r  CG_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.140    CG_1
    D1                                                                r  CG_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CD_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 3.987ns (69.899%)  route 1.717ns (30.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.942     4.400    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CD_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     4.856 r  CD_1_reg/Q
                         net (fo=1, routed)           1.717     6.573    CD_1_OBUF
    C2                   OBUF (Prop_obuf_I_O)         3.531    10.104 r  CD_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.104    CD_1
    C2                                                                r  CD_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 3.987ns (66.287%)  route 2.028ns (33.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.599     4.058    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CE_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     4.514 r  CE_1_reg/Q
                         net (fo=1, routed)           2.028     6.541    CE_1_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.531    10.072 r  CE_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.072    CE_1
    B1                                                                r  CE_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CE_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.372ns (75.038%)  route 0.457ns (24.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.154     1.381    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CE_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  CE_1_reg/Q
                         net (fo=1, routed)           0.457     1.978    CE_1_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.231     3.210 r  CE_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.210    CE_1
    B1                                                                r  CE_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CD_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.373ns (79.093%)  route 0.363ns (20.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.268     1.495    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CD_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  CD_1_reg/Q
                         net (fo=1, routed)           0.363     1.998    CD_1_OBUF
    C2                   OBUF (Prop_obuf_I_O)         1.232     3.230 r  CD_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.230    CD_1
    C2                                                                r  CD_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.402ns (74.310%)  route 0.485ns (25.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.154     1.381    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CG_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.128     1.509 r  CG_1_reg/Q
                         net (fo=1, routed)           0.485     1.994    CG_1_OBUF
    D1                   OBUF (Prop_obuf_I_O)         1.274     3.268 r  CG_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.268    CG_1
    D1                                                                r  CG_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.367ns (74.433%)  route 0.469ns (25.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.268     1.495    clk_IBUF
    SLICE_X65Y84         FDRE                                         r  CA_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  CA_1_reg/Q
                         net (fo=1, routed)           0.469     2.105    CA_1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.331 r  CA_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.331    CA_1
    F4                                                                r  CA_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.331ns (67.475%)  route 0.641ns (32.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.154     1.381    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CB_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  CB_1_reg/Q
                         net (fo=1, routed)           0.641     2.163    CB_1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.353 r  CB_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.353    CB_1
    J3                                                                r  CB_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.386ns (69.550%)  route 0.607ns (30.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.154     1.381    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CC_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  CC_1_reg/Q
                         net (fo=1, routed)           0.607     2.129    CC_1_OBUF
    D2                   OBUF (Prop_obuf_I_O)         1.245     3.374 r  CC_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    CC_1
    D2                                                                r  CC_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CF_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.350ns (64.684%)  route 0.737ns (35.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.154     1.381    clk_IBUF
    SLICE_X65Y83         FDRE                                         r  CF_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  CF_1_reg/Q
                         net (fo=1, routed)           0.737     2.259    CF_1_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.209     3.467 r  CF_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    CF_1
    H4                                                                r  CF_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay         15556 Endpoints
Min Delay         15556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        47.879ns  (logic 13.592ns (28.389%)  route 34.287ns (71.611%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.624 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    44.465    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    44.771 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    44.771    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.169 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.168    46.337    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    46.461 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__598/O
                         net (fo=2, routed)           0.766    47.228    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_2
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.124    47.352 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_2__208/O
                         net (fo=1, routed)           0.403    47.755    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_88
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124    47.879 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__591/O
                         net (fo=1, routed)           0.000    47.879    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518     5.843    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.930ns  (logic 13.344ns (28.434%)  route 33.586ns (71.566%))
  Logic Levels:           48  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.624 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    44.465    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    44.771 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    44.771    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.169 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.056    46.225    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124    46.349 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__594/O
                         net (fo=2, routed)           0.580    46.930    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/sel_red0_1
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518     5.843    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.921ns  (logic 13.344ns (28.439%)  route 33.577ns (71.561%))
  Logic Levels:           48  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.624 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    44.465    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    44.771 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    44.771    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.169 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.049    46.218    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    46.342 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__596/O
                         net (fo=2, routed)           0.579    46.921    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/sel_red0_3
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518     5.843    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred0/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.882ns  (logic 13.476ns (28.744%)  route 33.406ns (71.256%))
  Logic Levels:           49  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    43.425    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.759 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           0.725    44.484    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[6]
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.303    44.787 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32/O
                         net (fo=1, routed)           0.000    44.787    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.185 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.041    46.226    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    46.350 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__599/O
                         net (fo=2, routed)           0.532    46.882    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred1/sel_red1_2
    SLICE_X1Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.519     5.844    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred1/clk_core_BUFG
    SLICE_X1Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.802ns  (logic 13.344ns (28.512%)  route 33.458ns (71.488%))
  Logic Levels:           48  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.624 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[3]
                         net (fo=6, routed)           0.841    44.465    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/p_2_in[4]
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.306    44.771 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24/O
                         net (fo=1, routed)           0.000    44.771    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_8__24_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.169 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           1.168    46.337    veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    46.461 r  veerwolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__598/O
                         net (fo=2, routed)           0.341    46.802    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred0/sel_red0_2
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.518     5.843    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred0/clk_core_BUFG
    SLICE_X1Y12          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].selred0/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.750ns  (logic 13.476ns (28.825%)  route 33.274ns (71.175%))
  Logic Levels:           49  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    43.425    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.759 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           0.725    44.484    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[6]
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.303    44.787 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32/O
                         net (fo=1, routed)           0.000    44.787    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.185 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.045    46.231    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124    46.355 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__593/O
                         net (fo=2, routed)           0.396    46.750    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/sel_red1_0
    SLICE_X0Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.519     5.844    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/clk_core_BUFG
    SLICE_X0Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.745ns  (logic 13.476ns (28.829%)  route 33.269ns (71.171%))
  Logic Levels:           49  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    43.425    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.759 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           0.725    44.484    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[6]
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.303    44.787 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32/O
                         net (fo=1, routed)           0.000    44.787    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.185 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.045    46.231    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124    46.355 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__595/O
                         net (fo=2, routed)           0.391    46.745    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/sel_red1_1
    SLICE_X0Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.519     5.844    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/clk_core_BUFG
    SLICE_X0Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.736ns  (logic 13.476ns (28.834%)  route 33.260ns (71.166%))
  Logic Levels:           49  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.771    41.718    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X15Y15         LUT5 (Prop_lut5_I1_O)        0.124    41.842 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.962    42.804    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[38]
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.311 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    43.311    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    43.425    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.759 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           0.725    44.484    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[6]
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.303    44.787 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32/O
                         net (fo=1, routed)           0.000    44.787    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_7__32_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.185 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.036    46.221    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    46.345 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__597/O
                         net (fo=2, routed)           0.391    46.736    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/sel_red1_3
    SLICE_X1Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.519     5.844    veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/clk_core_BUFG
    SLICE_X1Y11          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.620ns  (logic 12.786ns (27.426%)  route 33.834ns (72.574%))
  Logic Levels:           47  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.856    41.803    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X14Y10         LUT5 (Prop_lut5_I1_O)        0.124    41.927 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[1]_i_1__41/O
                         net (fo=23, routed)          1.022    42.949    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[1]
    SLICE_X12Y13         LUT6 (Prop_lut6_I2_O)        0.124    43.073 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1/O
                         net (fo=1, routed)           0.000    43.073    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_5__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    43.611 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.864    44.475    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.310    44.785 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.469    45.254    veerwolf/rvtop/mem/dout_reg[0]_11
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.118    45.372 r  veerwolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.248    46.620    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X13Y6          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.453     5.778    veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X13Y6          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[26]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.508ns  (logic 12.793ns (27.507%)  route 33.715ns (72.493%))
  Logic Levels:           47  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.219     4.860    veerwolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.124     4.984 r  veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     4.984    veerwolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.517 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.517    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.634    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.751    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.868    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.985    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.102    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.219    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.336    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.575 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/O[2]
                         net (fo=1, routed)           0.725     7.300    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[23]_i_2__0[2]
    SLICE_X13Y129        LUT5 (Prop_lut5_I0_O)        0.301     7.601 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[22]_i_4__5/O
                         net (fo=2, routed)           2.382     9.982    veerwolf/rvtop/veer/exu/i_mul_n_22
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.106 r  veerwolf/rvtop/veer/exu/dout[22]_i_2__0/O
                         net (fo=4, routed)           0.846    10.953    veerwolf/rvtop/veer/exu/dout_reg[31]_0[21]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.124    11.077 r  veerwolf/rvtop/veer/exu/dout[22]_i_1__1/O
                         net (fo=20, routed)          1.917    12.994    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[22]
    SLICE_X20Y110        LUT4 (Prop_lut4_I3_O)        0.152    13.146 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3/O
                         net (fo=1, routed)           0.283    13.429    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_14__3_n_0
    SLICE_X20Y110        LUT5 (Prop_lut5_I4_O)        0.332    13.761 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_6__3/O
                         net (fo=2, routed)           0.692    14.453    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[25]
    SLICE_X21Y106        LUT3 (Prop_lut3_I0_O)        0.124    14.577 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3/O
                         net (fo=1, routed)           0.000    14.577    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[26]_i_10__3_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.127 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.127    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.349 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[0]
                         net (fo=4, routed)           1.237    16.586    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[0]
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.299    16.885 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    16.885    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.455 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.980    18.435    veerwolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X23Y102        LUT5 (Prop_lut5_I0_O)        0.313    18.748 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.772    19.520    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.118    19.638 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         1.610    21.248    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.326    21.574 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.596    22.170    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    22.294 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.558    22.852    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.976 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.409    24.385    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_3
    SLICE_X53Y76         LUT3 (Prop_lut3_I1_O)        0.119    24.504 r  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[6].byp_data_valid_ff/i___124_i_9/O
                         net (fo=1, routed)           0.622    25.126    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.332    25.458 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3/O
                         net (fo=1, routed)           0.572    26.030    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.154 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.585    26.739    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    26.863 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           1.089    27.953    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.077 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.155    29.232    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    29.356 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.918    30.274    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    30.398 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.705    31.104    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    31.228 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           0.756    31.983    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.150    32.133 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__105/O
                         net (fo=2, routed)           0.782    32.916    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326    33.242 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.365    33.606    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    33.730 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.158    34.888    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.012 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.373    35.384    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    35.508 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.505    37.013    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    37.137 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.805    37.942    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124    38.066 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.756    38.823    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.947 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.759    41.705    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y12         LUT5 (Prop_lut5_I1_O)        0.124    41.829 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.121    42.950    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    43.074 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    43.074    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    43.610 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.862    44.472    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.313    44.785 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    45.218    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124    45.342 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.166    46.508    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X13Y7          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       1.452     5.777    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X13Y7          FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.217ns (38.878%)  route 0.341ns (61.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  i_sw[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[13]_inst/IO
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_sw_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           0.341     0.558    veerwolf/gpio_module/sync_reg[31]_0[13]
    SLICE_X63Y43         FDCE                                         r  veerwolf/gpio_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.868     2.394    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y43         FDCE                                         r  veerwolf/gpio_module/sync_reg[29]/C

Slack:                    inf
  Source:                 i_sw[8]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.504%)  route 0.339ns (59.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  i_sw[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[8]_inst/IO
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  i_sw_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           0.339     0.570    veerwolf/gpio_module/sync_reg[31]_0[8]
    SLICE_X62Y26         FDCE                                         r  veerwolf/gpio_module/sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.853     2.379    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X62Y26         FDCE                                         r  veerwolf/gpio_module/sync_reg[24]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.234ns (40.770%)  route 0.340ns (59.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  i_sw[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[11]_inst/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  i_sw_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           0.340     0.573    veerwolf/gpio_module/sync_reg[31]_0[11]
    SLICE_X64Y36         FDCE                                         r  veerwolf/gpio_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.863     2.389    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y36         FDCE                                         r  veerwolf/gpio_module/sync_reg[27]/C

Slack:                    inf
  Source:                 i_sw[4]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.224ns (37.450%)  route 0.373ns (62.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_sw[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[4]_inst/IO
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_sw_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           0.373     0.597    veerwolf/gpio_module/sync_reg[31]_0[4]
    SLICE_X64Y19         FDCE                                         r  veerwolf/gpio_module/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.858     2.384    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y19         FDCE                                         r  veerwolf/gpio_module/sync_reg[20]/C

Slack:                    inf
  Source:                 i_sw[6]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.216ns (35.876%)  route 0.386ns (64.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  i_sw[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[6]_inst/IO
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  i_sw_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           0.386     0.601    veerwolf/gpio_module/sync_reg[31]_0[6]
    SLICE_X64Y23         FDCE                                         r  veerwolf/gpio_module/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.853     2.379    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y23         FDCE                                         r  veerwolf/gpio_module/sync_reg[22]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.218ns (35.308%)  route 0.400ns (64.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  i_sw[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[12]_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_sw_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           0.400     0.618    veerwolf/gpio_module/sync_reg[31]_0[12]
    SLICE_X61Y33         FDCE                                         r  veerwolf/gpio_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.859     2.385    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X61Y33         FDCE                                         r  veerwolf/gpio_module/sync_reg[28]/C

Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.224ns (35.221%)  route 0.412ns (64.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  i_sw[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[9]_inst/IO
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_sw_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           0.412     0.636    veerwolf/gpio_module/sync_reg[31]_0[9]
    SLICE_X65Y28         FDCE                                         r  veerwolf/gpio_module/sync_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.856     2.382    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X65Y28         FDCE                                         r  veerwolf/gpio_module/sync_reg[25]/C

Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.218ns (34.178%)  route 0.420ns (65.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  i_sw[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[15]_inst/IO
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_sw_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.420     0.638    veerwolf/gpio_module/sync_reg[31]_0[15]
    SLICE_X62Y39         FDCE                                         r  veerwolf/gpio_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.866     2.392    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X62Y39         FDCE                                         r  veerwolf/gpio_module/sync_reg[31]/C

Slack:                    inf
  Source:                 i_sw[14]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.225ns (35.097%)  route 0.416ns (64.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  i_sw[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[14]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_sw_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           0.416     0.642    veerwolf/gpio_module/sync_reg[31]_0[14]
    SLICE_X63Y43         FDCE                                         r  veerwolf/gpio_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.868     2.394    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y43         FDCE                                         r  veerwolf/gpio_module/sync_reg[30]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.214ns (32.799%)  route 0.438ns (67.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_sw[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[3]_inst/IO
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  i_sw_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           0.438     0.651    veerwolf/gpio_module/sync_reg[31]_0[3]
    SLICE_X64Y18         FDCE                                         r  veerwolf/gpio_module/sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12651, routed)       0.859     2.385    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y18         FDCE                                         r  veerwolf/gpio_module/sync_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.594ns (28.401%)  route 4.017ns (71.599%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.752     5.611    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    -2.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.594ns (29.960%)  route 3.725ns (70.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     5.319    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.594ns (29.960%)  route 3.725ns (70.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     5.319    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.594ns (29.960%)  route 3.725ns (70.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     5.319    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.594ns (29.960%)  route 3.725ns (70.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.460     5.319    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X60Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.594ns (30.175%)  route 3.687ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.422     5.281    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[0]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.594ns (30.175%)  route 3.687ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.422     5.281    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[10]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.594ns (30.175%)  route 3.687ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.422     5.281    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[11]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.594ns (30.175%)  route 3.687ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.422     5.281    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.594ns (30.175%)  route 3.687ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.266     3.711    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.148     3.859 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          1.422     5.281    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/prev_echo_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.214ns (18.323%)  route 0.953ns (81.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.953     1.166    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X65Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/prev_echo_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/prev_echo_pulse_reg/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[19]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[26]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[29]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.257ns (18.716%)  route 1.115ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.123     1.372    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[32]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.257ns (17.933%)  route 1.175ns (82.067%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.183     1.431    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -1.233    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.257ns (17.933%)  route 1.175ns (82.067%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.992     1.205    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.183     1.431    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X61Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -1.233    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 0.124ns (3.689%)  route 3.237ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.310     2.310    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.434 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.927     3.361    tap/dmi[6]_i_1_n_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 0.124ns (3.689%)  route 3.237ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.310     2.310    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.434 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.927     3.361    tap/dmi[6]_i_1_n_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 0.124ns (3.689%)  route 3.237ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.310     2.310    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.434 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.927     3.361    tap/dmi[6]_i_1_n_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 0.124ns (3.689%)  route 3.237ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.310     2.310    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.434 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.927     3.361    tap/dmi[6]_i_1_n_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.150ns (4.616%)  route 3.100ns (95.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           2.040     2.040    tap/dmi_shift
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.060     3.250    tap/dmi_0
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.150ns (4.616%)  route 3.100ns (95.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           2.040     2.040    tap/dmi_shift
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.060     3.250    tap/dmi_0
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.150ns (4.616%)  route 3.100ns (95.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           2.040     2.040    tap/dmi_shift
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.060     3.250    tap/dmi_0
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.150ns (4.616%)  route 3.100ns (95.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           2.040     2.040    tap/dmi_shift
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.060     3.250    tap/dmi_0
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.150ns (4.616%)  route 3.100ns (95.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           2.040     2.040    tap/dmi_shift
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.060     3.250    tap/dmi_0
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[14]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.150ns (4.616%)  route 3.100ns (95.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           2.040     2.040    tap/dmi_shift
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.060     3.250    tap/dmi_0
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X12Y3          FDRE                                         r  tap/dmi_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.000ns (0.000%)  route 0.752ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           0.752     0.752    tap/dmi_tdi
    SLICE_X14Y4          FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X14Y4          FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.043ns (3.931%)  route 1.051ns (96.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I2_O)        0.043     0.867 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.226     1.094    tap/dmi_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.043ns (3.931%)  route 1.051ns (96.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I2_O)        0.043     0.867 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.226     1.094    tap/dmi_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.043ns (3.931%)  route 1.051ns (96.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I2_O)        0.043     0.867 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.226     1.094    tap/dmi_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.043ns (3.931%)  route 1.051ns (96.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I2_O)        0.043     0.867 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.226     1.094    tap/dmi_0
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y6          FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.837%)  route 1.128ns (96.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.303     1.173    tap/dmi[31]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.837%)  route 1.128ns (96.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.303     1.173    tap/dmi[31]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.837%)  route 1.128ns (96.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.303     1.173    tap/dmi[31]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.837%)  route 1.128ns (96.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.303     1.173    tap/dmi[31]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X12Y4          FDRE                                         r  tap/dmi_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.837%)  route 1.128ns (96.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.824     0.824    tap/dmi_capture
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.303     1.173    tap/dmi[31]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X13Y4          FDRE                                         r  tap/dmi_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 0.124ns (2.706%)  route 4.458ns (97.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.246     4.582    tap/dtmcs_r1
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 0.124ns (2.706%)  route 4.458ns (97.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.246     4.582    tap/dtmcs_r1
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[27]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 0.124ns (2.706%)  route 4.458ns (97.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.246     4.582    tap/dtmcs_r1
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[28]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 0.124ns (2.706%)  route 4.458ns (97.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.246     4.582    tap/dtmcs_r1
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.435     2.678    tap/dtmcs_tck
    SLICE_X13Y26         FDRE                                         r  tap/dtmcs_r_reg[29]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.124ns (2.782%)  route 4.333ns (97.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.122     4.457    tap/dtmcs_r1
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.439     2.682    tap/dtmcs_tck
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.124ns (2.782%)  route 4.333ns (97.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.122     4.457    tap/dtmcs_r1
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.439     2.682    tap/dtmcs_tck
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.124ns (2.782%)  route 4.333ns (97.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.122     4.457    tap/dtmcs_r1
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.439     2.682    tap/dtmcs_tck
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.124ns (2.782%)  route 4.333ns (97.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.122     4.457    tap/dtmcs_r1
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.439     2.682    tap/dtmcs_tck
    SLICE_X11Y21         FDRE                                         r  tap/dtmcs_r_reg[23]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 0.124ns (2.915%)  route 4.130ns (97.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.918     4.254    tap/dtmcs_r1
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 0.124ns (2.915%)  route 4.130ns (97.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.212     2.212    tap/dtmcs_update
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.336 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.918     4.254    tap/dtmcs_r1
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X13Y25         FDRE                                         r  tap/dtmcs_r_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.045ns (9.032%)  route 0.453ns (90.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.453     0.453    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.498 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     0.498    tap/dtmcs[28]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[28]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.049ns (9.757%)  route 0.453ns (90.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.453     0.453    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.049     0.502 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     0.502    tap/dtmcs[29]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[29]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.045ns (7.460%)  route 0.558ns (92.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.558     0.558    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.603 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     0.603    tap/dtmcs[30]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[30]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.048ns (7.918%)  route 0.558ns (92.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.558     0.558    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.048     0.606 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     0.606    tap/dtmcs[31]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.044ns (6.905%)  route 0.593ns (93.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.593     0.593    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.044     0.637 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     0.637    tap/dtmcs[25]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.045ns (7.051%)  route 0.593ns (92.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.593     0.593    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.638 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     0.638    tap/dtmcs[24]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.043ns (6.158%)  route 0.655ns (93.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.655     0.655    tap/dtmcs_capture
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.043     0.698 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     0.698    tap/dtmcs[33]_i_2_n_0
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[33]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.045ns (6.426%)  route 0.655ns (93.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.655     0.655    tap/dtmcs_capture
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.700 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     0.700    tap/dtmcs[32]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X10Y26         FDRE                                         r  tap/dtmcs_reg[32]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.044ns (6.275%)  route 0.657ns (93.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.657     0.657    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.044     0.701 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     0.701    tap/dtmcs[27]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[27]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.409%)  route 0.657ns (93.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.657     0.657    tap/dtmcs_capture
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.702 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     0.702    tap/dtmcs[26]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X14Y26         FDRE                                         r  tap/dtmcs_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.124ns (8.242%)  route 1.381ns (91.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           1.381     1.381    tap/idcode_sel
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.505 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.505    tap/idcode[0]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899     0.899    tap/idcode_tck
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.045ns (11.029%)  route 0.363ns (88.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           0.363     0.363    tap/idcode_capture
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.408 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    tap/idcode[0]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y30         FDRE                                         r  tap/idcode_reg[0]/C





