// Seed: 1087516772
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  assign id_1 = -1;
  assign module_1.id_8 = 0;
  logic id_7;
  logic id_8 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    output wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wand id_13,
    input wand id_14,
    input supply0 id_15
);
  wire id_17 = id_14;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
