    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; TIMER_ThreadTimer_TimerUDB
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; usbUART115200bps_SCBCLK
usbUART115200bps_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
usbUART115200bps_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
usbUART115200bps_SCBCLK__ENABLE_MASK EQU 0x80000000
usbUART115200bps_SCBCLK__MASK EQU 0x80000000
usbUART115200bps_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; usbUART115200bps_SCB
usbUART115200bps_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
usbUART115200bps_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
usbUART115200bps_SCB__CTRL EQU CYREG_SCB0_CTRL
usbUART115200bps_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
usbUART115200bps_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
usbUART115200bps_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
usbUART115200bps_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
usbUART115200bps_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
usbUART115200bps_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
usbUART115200bps_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
usbUART115200bps_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
usbUART115200bps_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
usbUART115200bps_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
usbUART115200bps_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
usbUART115200bps_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
usbUART115200bps_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
usbUART115200bps_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
usbUART115200bps_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
usbUART115200bps_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
usbUART115200bps_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
usbUART115200bps_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
usbUART115200bps_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
usbUART115200bps_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
usbUART115200bps_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
usbUART115200bps_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
usbUART115200bps_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
usbUART115200bps_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
usbUART115200bps_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
usbUART115200bps_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
usbUART115200bps_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
usbUART115200bps_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
usbUART115200bps_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
usbUART115200bps_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
usbUART115200bps_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
usbUART115200bps_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
usbUART115200bps_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
usbUART115200bps_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
usbUART115200bps_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
usbUART115200bps_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
usbUART115200bps_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
usbUART115200bps_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
usbUART115200bps_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
usbUART115200bps_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
usbUART115200bps_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
usbUART115200bps_SCB__INTR_M EQU CYREG_SCB0_INTR_M
usbUART115200bps_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
usbUART115200bps_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
usbUART115200bps_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
usbUART115200bps_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
usbUART115200bps_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
usbUART115200bps_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
usbUART115200bps_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
usbUART115200bps_SCB__INTR_S EQU CYREG_SCB0_INTR_S
usbUART115200bps_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
usbUART115200bps_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
usbUART115200bps_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
usbUART115200bps_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
usbUART115200bps_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
usbUART115200bps_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
usbUART115200bps_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
usbUART115200bps_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
usbUART115200bps_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
usbUART115200bps_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
usbUART115200bps_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
usbUART115200bps_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
usbUART115200bps_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
usbUART115200bps_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
usbUART115200bps_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
usbUART115200bps_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
usbUART115200bps_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
usbUART115200bps_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
usbUART115200bps_SCB__STATUS EQU CYREG_SCB0_STATUS
usbUART115200bps_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
usbUART115200bps_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
usbUART115200bps_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
usbUART115200bps_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
usbUART115200bps_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
usbUART115200bps_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
usbUART115200bps_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
usbUART115200bps_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; usbUART115200bps_rx
usbUART115200bps_rx__0__DM__MASK EQU 0x07
usbUART115200bps_rx__0__DM__SHIFT EQU 0
usbUART115200bps_rx__0__DR EQU CYREG_PRT4_DR
usbUART115200bps_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
usbUART115200bps_rx__0__HSIOM_MASK EQU 0x0000000F
usbUART115200bps_rx__0__HSIOM_SHIFT EQU 0
usbUART115200bps_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
usbUART115200bps_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
usbUART115200bps_rx__0__MASK EQU 0x01
usbUART115200bps_rx__0__PC EQU CYREG_PRT4_PC
usbUART115200bps_rx__0__PC2 EQU CYREG_PRT4_PC2
usbUART115200bps_rx__0__PORT EQU 4
usbUART115200bps_rx__0__PS EQU CYREG_PRT4_PS
usbUART115200bps_rx__0__SHIFT EQU 0
usbUART115200bps_rx__DR EQU CYREG_PRT4_DR
usbUART115200bps_rx__INTCFG EQU CYREG_PRT4_INTCFG
usbUART115200bps_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
usbUART115200bps_rx__MASK EQU 0x01
usbUART115200bps_rx__PC EQU CYREG_PRT4_PC
usbUART115200bps_rx__PC2 EQU CYREG_PRT4_PC2
usbUART115200bps_rx__PORT EQU 4
usbUART115200bps_rx__PS EQU CYREG_PRT4_PS
usbUART115200bps_rx__SHIFT EQU 0

; usbUART115200bps_tx
usbUART115200bps_tx__0__DM__MASK EQU 0x38
usbUART115200bps_tx__0__DM__SHIFT EQU 3
usbUART115200bps_tx__0__DR EQU CYREG_PRT4_DR
usbUART115200bps_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
usbUART115200bps_tx__0__HSIOM_MASK EQU 0x000000F0
usbUART115200bps_tx__0__HSIOM_SHIFT EQU 4
usbUART115200bps_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
usbUART115200bps_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
usbUART115200bps_tx__0__MASK EQU 0x02
usbUART115200bps_tx__0__PC EQU CYREG_PRT4_PC
usbUART115200bps_tx__0__PC2 EQU CYREG_PRT4_PC2
usbUART115200bps_tx__0__PORT EQU 4
usbUART115200bps_tx__0__PS EQU CYREG_PRT4_PS
usbUART115200bps_tx__0__SHIFT EQU 1
usbUART115200bps_tx__DR EQU CYREG_PRT4_DR
usbUART115200bps_tx__INTCFG EQU CYREG_PRT4_INTCFG
usbUART115200bps_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
usbUART115200bps_tx__MASK EQU 0x02
usbUART115200bps_tx__PC EQU CYREG_PRT4_PC
usbUART115200bps_tx__PC2 EQU CYREG_PRT4_PC2
usbUART115200bps_tx__PORT EQU 4
usbUART115200bps_tx__PS EQU CYREG_PRT4_PS
usbUART115200bps_tx__SHIFT EQU 1

; CLOCK_ThreadClock
CLOCK_ThreadClock__DIVIDER_MASK EQU 0x0000FFFF
CLOCK_ThreadClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
CLOCK_ThreadClock__ENABLE_MASK EQU 0x80000000
CLOCK_ThreadClock__MASK EQU 0x80000000
CLOCK_ThreadClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; PWM_RIGHT_PWMUDB
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_RIGHT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RIGHT_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RIGHT_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RIGHT_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RIGHT_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RIGHT_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_RIGHT_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

; ISR_UpdateSpeed
ISR_UpdateSpeed__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_UpdateSpeed__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_UpdateSpeed__INTC_MASK EQU 0x01
ISR_UpdateSpeed__INTC_NUMBER EQU 0
ISR_UpdateSpeed__INTC_PRIOR_MASK EQU 0xC0
ISR_UpdateSpeed__INTC_PRIOR_NUM EQU 3
ISR_UpdateSpeed__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_UpdateSpeed__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_UpdateSpeed__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM_LEFT_PWMUDB
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_LEFT_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_LEFT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_LEFT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_LEFT_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LEFT_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_LEFT_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LEFT_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LEFT_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LEFT_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LEFT_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_LEFT_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_LEFT_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_LEFT_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_LEFT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_LEFT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_LEFT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; controlRegStep
controlRegStep_Sync_ctrl_reg__0__MASK EQU 0x01
controlRegStep_Sync_ctrl_reg__0__POS EQU 0
controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
controlRegStep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
controlRegStep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
controlRegStep_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
controlRegStep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
controlRegStep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
controlRegStep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
controlRegStep_Sync_ctrl_reg__1__MASK EQU 0x02
controlRegStep_Sync_ctrl_reg__1__POS EQU 1
controlRegStep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
controlRegStep_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
controlRegStep_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
controlRegStep_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
controlRegStep_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
controlRegStep_Sync_ctrl_reg__MASK EQU 0x03
controlRegStep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
controlRegStep_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
controlRegStep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; pinRightSleep
pinRightSleep__0__DM__MASK EQU 0xE00
pinRightSleep__0__DM__SHIFT EQU 9
pinRightSleep__0__DR EQU CYREG_PRT0_DR
pinRightSleep__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinRightSleep__0__HSIOM_MASK EQU 0x0000F000
pinRightSleep__0__HSIOM_SHIFT EQU 12
pinRightSleep__0__INTCFG EQU CYREG_PRT0_INTCFG
pinRightSleep__0__INTSTAT EQU CYREG_PRT0_INTSTAT
pinRightSleep__0__MASK EQU 0x08
pinRightSleep__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinRightSleep__0__OUT_SEL_SHIFT EQU 6
pinRightSleep__0__OUT_SEL_VAL EQU 0
pinRightSleep__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinRightSleep__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinRightSleep__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinRightSleep__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinRightSleep__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinRightSleep__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinRightSleep__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinRightSleep__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinRightSleep__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinRightSleep__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinRightSleep__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinRightSleep__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinRightSleep__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinRightSleep__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinRightSleep__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinRightSleep__0__PC EQU CYREG_PRT0_PC
pinRightSleep__0__PC2 EQU CYREG_PRT0_PC2
pinRightSleep__0__PORT EQU 0
pinRightSleep__0__PS EQU CYREG_PRT0_PS
pinRightSleep__0__SHIFT EQU 3
pinRightSleep__DR EQU CYREG_PRT0_DR
pinRightSleep__INTCFG EQU CYREG_PRT0_INTCFG
pinRightSleep__INTSTAT EQU CYREG_PRT0_INTSTAT
pinRightSleep__MASK EQU 0x08
pinRightSleep__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinRightSleep__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinRightSleep__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinRightSleep__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinRightSleep__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinRightSleep__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinRightSleep__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinRightSleep__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinRightSleep__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinRightSleep__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinRightSleep__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinRightSleep__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinRightSleep__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinRightSleep__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinRightSleep__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinRightSleep__PC EQU CYREG_PRT0_PC
pinRightSleep__PC2 EQU CYREG_PRT0_PC2
pinRightSleep__PORT EQU 0
pinRightSleep__PS EQU CYREG_PRT0_PS
pinRightSleep__SHIFT EQU 3

; pinLeftSleep
pinLeftSleep__0__DM__MASK EQU 0x1C0
pinLeftSleep__0__DM__SHIFT EQU 6
pinLeftSleep__0__DR EQU CYREG_PRT0_DR
pinLeftSleep__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinLeftSleep__0__HSIOM_MASK EQU 0x00000F00
pinLeftSleep__0__HSIOM_SHIFT EQU 8
pinLeftSleep__0__INTCFG EQU CYREG_PRT0_INTCFG
pinLeftSleep__0__INTSTAT EQU CYREG_PRT0_INTSTAT
pinLeftSleep__0__MASK EQU 0x04
pinLeftSleep__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinLeftSleep__0__OUT_SEL_SHIFT EQU 4
pinLeftSleep__0__OUT_SEL_VAL EQU 3
pinLeftSleep__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinLeftSleep__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinLeftSleep__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinLeftSleep__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinLeftSleep__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinLeftSleep__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinLeftSleep__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinLeftSleep__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinLeftSleep__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinLeftSleep__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinLeftSleep__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinLeftSleep__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinLeftSleep__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinLeftSleep__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinLeftSleep__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinLeftSleep__0__PC EQU CYREG_PRT0_PC
pinLeftSleep__0__PC2 EQU CYREG_PRT0_PC2
pinLeftSleep__0__PORT EQU 0
pinLeftSleep__0__PS EQU CYREG_PRT0_PS
pinLeftSleep__0__SHIFT EQU 2
pinLeftSleep__DR EQU CYREG_PRT0_DR
pinLeftSleep__INTCFG EQU CYREG_PRT0_INTCFG
pinLeftSleep__INTSTAT EQU CYREG_PRT0_INTSTAT
pinLeftSleep__MASK EQU 0x04
pinLeftSleep__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinLeftSleep__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinLeftSleep__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinLeftSleep__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinLeftSleep__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinLeftSleep__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinLeftSleep__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinLeftSleep__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinLeftSleep__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinLeftSleep__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinLeftSleep__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinLeftSleep__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinLeftSleep__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinLeftSleep__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinLeftSleep__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinLeftSleep__PC EQU CYREG_PRT0_PC
pinLeftSleep__PC2 EQU CYREG_PRT0_PC2
pinLeftSleep__PORT EQU 0
pinLeftSleep__PS EQU CYREG_PRT0_PS
pinLeftSleep__SHIFT EQU 2

; pinRightStep
pinRightStep__0__DM__MASK EQU 0x07
pinRightStep__0__DM__SHIFT EQU 0
pinRightStep__0__DR EQU CYREG_PRT0_DR
pinRightStep__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinRightStep__0__HSIOM_MASK EQU 0x0000000F
pinRightStep__0__HSIOM_SHIFT EQU 0
pinRightStep__0__INTCFG EQU CYREG_PRT0_INTCFG
pinRightStep__0__INTSTAT EQU CYREG_PRT0_INTSTAT
pinRightStep__0__MASK EQU 0x01
pinRightStep__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinRightStep__0__OUT_SEL_SHIFT EQU 0
pinRightStep__0__OUT_SEL_VAL EQU 2
pinRightStep__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinRightStep__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinRightStep__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinRightStep__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinRightStep__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinRightStep__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinRightStep__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinRightStep__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinRightStep__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinRightStep__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinRightStep__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinRightStep__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinRightStep__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinRightStep__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinRightStep__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinRightStep__0__PC EQU CYREG_PRT0_PC
pinRightStep__0__PC2 EQU CYREG_PRT0_PC2
pinRightStep__0__PORT EQU 0
pinRightStep__0__PS EQU CYREG_PRT0_PS
pinRightStep__0__SHIFT EQU 0
pinRightStep__DR EQU CYREG_PRT0_DR
pinRightStep__INTCFG EQU CYREG_PRT0_INTCFG
pinRightStep__INTSTAT EQU CYREG_PRT0_INTSTAT
pinRightStep__MASK EQU 0x01
pinRightStep__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinRightStep__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinRightStep__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinRightStep__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinRightStep__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinRightStep__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinRightStep__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinRightStep__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinRightStep__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinRightStep__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinRightStep__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinRightStep__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinRightStep__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinRightStep__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinRightStep__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinRightStep__PC EQU CYREG_PRT0_PC
pinRightStep__PC2 EQU CYREG_PRT0_PC2
pinRightStep__PORT EQU 0
pinRightStep__PS EQU CYREG_PRT0_PS
pinRightStep__SHIFT EQU 0

; CLOCK_RIGHT
CLOCK_RIGHT__DIVIDER_MASK EQU 0x0000FFFF
CLOCK_RIGHT__ENABLE EQU CYREG_CLK_DIVIDER_C00
CLOCK_RIGHT__ENABLE_MASK EQU 0x80000000
CLOCK_RIGHT__MASK EQU 0x80000000
CLOCK_RIGHT__REGISTER EQU CYREG_CLK_DIVIDER_C00

; pinLeftStep
pinLeftStep__0__DM__MASK EQU 0x38
pinLeftStep__0__DM__SHIFT EQU 3
pinLeftStep__0__DR EQU CYREG_PRT0_DR
pinLeftStep__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinLeftStep__0__HSIOM_MASK EQU 0x000000F0
pinLeftStep__0__HSIOM_SHIFT EQU 4
pinLeftStep__0__INTCFG EQU CYREG_PRT0_INTCFG
pinLeftStep__0__INTSTAT EQU CYREG_PRT0_INTSTAT
pinLeftStep__0__MASK EQU 0x02
pinLeftStep__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinLeftStep__0__OUT_SEL_SHIFT EQU 2
pinLeftStep__0__OUT_SEL_VAL EQU 1
pinLeftStep__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinLeftStep__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinLeftStep__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinLeftStep__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinLeftStep__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinLeftStep__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinLeftStep__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinLeftStep__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinLeftStep__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinLeftStep__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinLeftStep__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinLeftStep__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinLeftStep__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinLeftStep__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinLeftStep__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinLeftStep__0__PC EQU CYREG_PRT0_PC
pinLeftStep__0__PC2 EQU CYREG_PRT0_PC2
pinLeftStep__0__PORT EQU 0
pinLeftStep__0__PS EQU CYREG_PRT0_PS
pinLeftStep__0__SHIFT EQU 1
pinLeftStep__DR EQU CYREG_PRT0_DR
pinLeftStep__INTCFG EQU CYREG_PRT0_INTCFG
pinLeftStep__INTSTAT EQU CYREG_PRT0_INTSTAT
pinLeftStep__MASK EQU 0x02
pinLeftStep__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinLeftStep__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinLeftStep__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinLeftStep__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinLeftStep__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinLeftStep__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinLeftStep__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinLeftStep__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinLeftStep__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinLeftStep__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinLeftStep__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinLeftStep__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinLeftStep__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinLeftStep__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinLeftStep__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinLeftStep__PC EQU CYREG_PRT0_PC
pinLeftStep__PC2 EQU CYREG_PRT0_PC2
pinLeftStep__PORT EQU 0
pinLeftStep__PS EQU CYREG_PRT0_PS
pinLeftStep__SHIFT EQU 1

; pinRightDir
pinRightDir__0__DM__MASK EQU 0x7000
pinRightDir__0__DM__SHIFT EQU 12
pinRightDir__0__DR EQU CYREG_PRT1_DR
pinRightDir__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinRightDir__0__HSIOM_MASK EQU 0x000F0000
pinRightDir__0__HSIOM_SHIFT EQU 16
pinRightDir__0__INTCFG EQU CYREG_PRT1_INTCFG
pinRightDir__0__INTSTAT EQU CYREG_PRT1_INTSTAT
pinRightDir__0__MASK EQU 0x10
pinRightDir__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinRightDir__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinRightDir__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinRightDir__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinRightDir__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinRightDir__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinRightDir__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinRightDir__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinRightDir__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinRightDir__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinRightDir__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinRightDir__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinRightDir__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinRightDir__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinRightDir__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinRightDir__0__PC EQU CYREG_PRT1_PC
pinRightDir__0__PC2 EQU CYREG_PRT1_PC2
pinRightDir__0__PORT EQU 1
pinRightDir__0__PS EQU CYREG_PRT1_PS
pinRightDir__0__SHIFT EQU 4
pinRightDir__DR EQU CYREG_PRT1_DR
pinRightDir__INTCFG EQU CYREG_PRT1_INTCFG
pinRightDir__INTSTAT EQU CYREG_PRT1_INTSTAT
pinRightDir__MASK EQU 0x10
pinRightDir__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinRightDir__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinRightDir__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinRightDir__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinRightDir__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinRightDir__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinRightDir__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinRightDir__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinRightDir__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinRightDir__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinRightDir__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinRightDir__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinRightDir__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinRightDir__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinRightDir__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinRightDir__PC EQU CYREG_PRT1_PC
pinRightDir__PC2 EQU CYREG_PRT1_PC2
pinRightDir__PORT EQU 1
pinRightDir__PS EQU CYREG_PRT1_PS
pinRightDir__SHIFT EQU 4

; CLOCK_LEFT
CLOCK_LEFT__DIVIDER_MASK EQU 0x0000FFFF
CLOCK_LEFT__ENABLE EQU CYREG_CLK_DIVIDER_B00
CLOCK_LEFT__ENABLE_MASK EQU 0x80000000
CLOCK_LEFT__MASK EQU 0x80000000
CLOCK_LEFT__REGISTER EQU CYREG_CLK_DIVIDER_B00

; pinLeftDir
pinLeftDir__0__DM__MASK EQU 0xE00
pinLeftDir__0__DM__SHIFT EQU 9
pinLeftDir__0__DR EQU CYREG_PRT1_DR
pinLeftDir__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinLeftDir__0__HSIOM_MASK EQU 0x0000F000
pinLeftDir__0__HSIOM_SHIFT EQU 12
pinLeftDir__0__INTCFG EQU CYREG_PRT1_INTCFG
pinLeftDir__0__INTSTAT EQU CYREG_PRT1_INTSTAT
pinLeftDir__0__MASK EQU 0x08
pinLeftDir__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinLeftDir__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinLeftDir__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinLeftDir__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinLeftDir__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinLeftDir__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinLeftDir__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinLeftDir__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinLeftDir__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinLeftDir__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinLeftDir__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinLeftDir__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinLeftDir__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinLeftDir__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinLeftDir__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinLeftDir__0__PC EQU CYREG_PRT1_PC
pinLeftDir__0__PC2 EQU CYREG_PRT1_PC2
pinLeftDir__0__PORT EQU 1
pinLeftDir__0__PS EQU CYREG_PRT1_PS
pinLeftDir__0__SHIFT EQU 3
pinLeftDir__DR EQU CYREG_PRT1_DR
pinLeftDir__INTCFG EQU CYREG_PRT1_INTCFG
pinLeftDir__INTSTAT EQU CYREG_PRT1_INTSTAT
pinLeftDir__MASK EQU 0x08
pinLeftDir__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinLeftDir__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinLeftDir__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinLeftDir__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinLeftDir__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinLeftDir__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinLeftDir__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinLeftDir__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinLeftDir__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinLeftDir__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinLeftDir__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinLeftDir__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinLeftDir__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinLeftDir__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinLeftDir__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinLeftDir__PC EQU CYREG_PRT1_PC
pinLeftDir__PC2 EQU CYREG_PRT1_PC2
pinLeftDir__PORT EQU 1
pinLeftDir__PS EQU CYREG_PRT1_PS
pinLeftDir__SHIFT EQU 3

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
