## Simple verilog fpga pwm generator 
Duty cycle 0xfe
![alt text](img/pwm_verilog_sigma_delta_8bit_fe.png)

Duty cycle 0x0e

![alt text](img/pwm_sigma_delta_0e.png)

Increment duty cycle

<video controls src="img/document_5336805828047420603.mp4" title="Title"></video> [Incrementing pwm duty cycle](README.md)