0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_projects/Micro_circuits_Design_Task1/Micro_circuits_Design_Task1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_projects/Micro_circuits_Design_Task1/Micro_circuits_Design_Task1.srcs/sim_1/new/DFF_tb.sv,1732625145,systemVerilog,,/home/it/Vivado_projects/Micro_circuits_Design_Task1/Micro_circuits_Design_Task1.srcs/sources_1/new/counter.sv,,tb_Overflow,,,,,,,,
/home/it/Vivado_projects/Micro_circuits_Design_Task1/Micro_circuits_Design_Task1.srcs/sources_1/new/DFF.sv,1732624831,systemVerilog,,/home/it/Vivado_projects/Micro_circuits_Design_Task1/Micro_circuits_Design_Task1.srcs/sim_1/new/DFF_tb.sv,,overflow,,,,,,,,
/home/it/Vivado_projects/Micro_circuits_Design_Task1/Micro_circuits_Design_Task1.srcs/sources_1/new/counter.sv,1732619115,systemVerilog,,,,counter,,,,,,,,
