INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabr/Documents/cse-2_gr-06/DP-EXP-2/DP-EXP-2.srcs/sources_1/new/Full_Sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabr/Documents/cse-2_gr-06/DP-EXP-2/DP-EXP-2.srcs/sim_1/new/Full_Sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Sub_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabr/Documents/cse-2_gr-06/DP-EXP-2/DP-EXP-2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
