// Seed: 3936567049
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_4 = id_4;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output logic id_2,
    output wand  id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  tri0  id_7,
    input  wand  id_8,
    input  wand  id_9
);
  for (id_11 = id_7; -1; id_2 = id_0) begin : LABEL_0
    logic [1 'b0 : 1] id_12;
    ;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
