[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/mycpu-soc_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	board[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/VerilogGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/VerilogGenerator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/Top$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/Top$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/VerilogGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/Parameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/Parameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/Parameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/Parameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ReturnAddressStack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ReturnAddressStack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ReturnAddressStack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ReturnAddressStack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegisterFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegisterFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IndirectBTB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ForwardingType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ForwardingType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/BusBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BusBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSRRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSRRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelineRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelineRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Registers.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Registers.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/BranchTargetBuffer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BranchTargetBuffer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSRRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSRRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegisterFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegisterFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPUBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CPUBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IndirectBTBHash.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTBHash.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelinedCPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelinedCPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelineRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelineRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MemoryAccessStates$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccessStates$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IndirectBTB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ReturnAddressStack$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ReturnAddressStack$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IndirectBTB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ForwardingType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ForwardingType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IndirectBTBHash$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTBHash$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/BranchTargetBuffer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BranchTargetBuffer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelineRegister$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelineRegister$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MemoryAccessStates.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccessStates.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CPU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUFunctions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUFunctions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUFunctions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUFunctions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/BranchTargetBuffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BranchTargetBuffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Registers$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Registers$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/ImplementationType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/ImplementationType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/ImplementationType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/ImplementationType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/ROMLoader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/ROMLoader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Rx$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Rx$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/TrueDualPortRAM32$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/TrueDualPortRAM32$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/InstructionROM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/TrueDualPortRAM32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/TrueDualPortRAM32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BlockRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BlockRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/DummySlave$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/DummySlave$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/RAMBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/RAMBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Buffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Buffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/ROMLoader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/ROMLoader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Uart$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Uart$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BufferedTx$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BufferedTx$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Tx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Tx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Tx$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Tx$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Timer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Timer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Buffer$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Buffer$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/VGA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/VGA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/VGA$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/VGA$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Memory$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Memory$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Rx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Rx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Timer$DataAddr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Timer$DataAddr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/DummySlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/DummySlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/VGA$Reg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/VGA$Reg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/UartConstants$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/UartConstants$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/UartIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/UartIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BlockRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BlockRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/UartConstants.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/UartConstants.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/InstructionROM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BufferedTx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BufferedTx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	nyancat.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/nyancat.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/BusArbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusArbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteSlaveBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteSlaveBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteStates.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteStates.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteWriteDataChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteWriteDataChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteReadDataChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteReadDataChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/BusArbiter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusArbiter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteChannels.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteChannels.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4Lite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4Lite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteStates$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteStates$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteWriteResponseChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteWriteResponseChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteReadAddressChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteReadAddressChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteMasterBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteMasterBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/BusSwitch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusSwitch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4Lite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4Lite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteMaster$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteMaster$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteSlave$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteSlave$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/BusSwitch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusSwitch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bus/AXI4LiteWriteAddressChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteWriteAddressChannel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	uart.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/uart.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	vsrc[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/vsrc[0m
[0m[[0m[0mdebug[0m] [0m[0m	vsrc/TrueDualPortRAM32.v[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/vsrc/TrueDualPortRAM32.v[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
