0.7
2020.2
Nov 18 2020
09:47:47
C:/Xilinx/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1605717275,verilog,,,,,,,,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1736209797,verilog,,,,clk_wiz_0,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1736209797,verilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/ila_0/sim/ila_0.v,1736240751,verilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,ila_0,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv,1736244988,systemVerilog,,,C:/Xilinx/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,UVM_SCCB;sccb_interface,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv,1735988256,systemVerilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv,,frameBuffer,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv,1735780452,systemVerilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv,,ov7670_SetData,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv,1736235436,systemVerilog,,,,display_mux_2x1;qvga_addr_decoder;rbt2gray;rgb2gray;top_VGA_CAMERA,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv,1735888687,systemVerilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv,,pixel_counter;vga_controller;vga_decoder,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv,1736007117,systemVerilog,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv,,$unit_SCCB_final_sv;SCCB_ControlUnit;SCCB_final;SCCB_intf,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv,1736062084,systemVerilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv,,OV7670_config_rom;SCCB;top_SCCB,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv,1736241077,systemVerilog,,D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv,,DepthAlgorithm;DepthAlgorithm_window,,uvm,../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0,,,,,
