$comment
	File created using the following command:
		vcd file jpd_mux_8x1_8bit.msim.vcd -direction
$end
$date
	Sun Apr 02 22:41:19 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module jpd_mux_8x1_8bit_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 8 # C [7:0] $end
$var reg 3 $ co [2:0] $end
$var reg 8 % D [7:0] $end
$var reg 8 & E [7:0] $end
$var reg 8 ' F [7:0] $end
$var reg 8 ( G [7:0] $end
$var reg 8 ) H [7:0] $end
$var wire 1 * S [7] $end
$var wire 1 + S [6] $end
$var wire 1 , S [5] $end
$var wire 1 - S [4] $end
$var wire 1 . S [3] $end
$var wire 1 / S [2] $end
$var wire 1 0 S [1] $end
$var wire 1 1 S [0] $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 S[7]~output_o $end
$var wire 1 : S[6]~output_o $end
$var wire 1 ; S[5]~output_o $end
$var wire 1 < S[4]~output_o $end
$var wire 1 = S[3]~output_o $end
$var wire 1 > S[2]~output_o $end
$var wire 1 ? S[1]~output_o $end
$var wire 1 @ S[0]~output_o $end
$var wire 1 A co[1]~input_o $end
$var wire 1 B co[2]~input_o $end
$var wire 1 C inst8|inst13~6_combout $end
$var wire 1 D H[7]~input_o $end
$var wire 1 E co[0]~input_o $end
$var wire 1 F G[7]~input_o $end
$var wire 1 G inst8|inst13~7_combout $end
$var wire 1 H inst8|inst13~4_combout $end
$var wire 1 I E[7]~input_o $end
$var wire 1 J F[7]~input_o $end
$var wire 1 K inst8|inst13~5_combout $end
$var wire 1 L inst8|inst13~2_combout $end
$var wire 1 M D[7]~input_o $end
$var wire 1 N C[7]~input_o $end
$var wire 1 O inst8|inst13~3_combout $end
$var wire 1 P B[7]~input_o $end
$var wire 1 Q A[7]~input_o $end
$var wire 1 R inst8|inst13~0_combout $end
$var wire 1 S inst8|inst13~1_combout $end
$var wire 1 T inst8|inst13~8_combout $end
$var wire 1 U C[6]~input_o $end
$var wire 1 V D[6]~input_o $end
$var wire 1 W inst7|inst13~1_combout $end
$var wire 1 X A[6]~input_o $end
$var wire 1 Y B[6]~input_o $end
$var wire 1 Z inst7|inst13~0_combout $end
$var wire 1 [ F[6]~input_o $end
$var wire 1 \ E[6]~input_o $end
$var wire 1 ] inst7|inst13~2_combout $end
$var wire 1 ^ H[6]~input_o $end
$var wire 1 _ G[6]~input_o $end
$var wire 1 ` inst7|inst13~3_combout $end
$var wire 1 a inst7|inst13~4_combout $end
$var wire 1 b A[5]~input_o $end
$var wire 1 c B[5]~input_o $end
$var wire 1 d inst6|inst13~0_combout $end
$var wire 1 e D[5]~input_o $end
$var wire 1 f C[5]~input_o $end
$var wire 1 g inst6|inst13~1_combout $end
$var wire 1 h G[5]~input_o $end
$var wire 1 i H[5]~input_o $end
$var wire 1 j inst6|inst13~3_combout $end
$var wire 1 k F[5]~input_o $end
$var wire 1 l E[5]~input_o $end
$var wire 1 m inst6|inst13~2_combout $end
$var wire 1 n inst6|inst13~4_combout $end
$var wire 1 o F[4]~input_o $end
$var wire 1 p E[4]~input_o $end
$var wire 1 q inst5|inst13~2_combout $end
$var wire 1 r D[4]~input_o $end
$var wire 1 s C[4]~input_o $end
$var wire 1 t inst5|inst13~1_combout $end
$var wire 1 u G[4]~input_o $end
$var wire 1 v H[4]~input_o $end
$var wire 1 w inst5|inst13~3_combout $end
$var wire 1 x A[4]~input_o $end
$var wire 1 y B[4]~input_o $end
$var wire 1 z inst5|inst13~0_combout $end
$var wire 1 { inst5|inst13~4_combout $end
$var wire 1 | A[3]~input_o $end
$var wire 1 } B[3]~input_o $end
$var wire 1 ~ inst4|inst13~0_combout $end
$var wire 1 !! H[3]~input_o $end
$var wire 1 "! G[3]~input_o $end
$var wire 1 #! inst4|inst13~3_combout $end
$var wire 1 $! F[3]~input_o $end
$var wire 1 %! E[3]~input_o $end
$var wire 1 &! inst4|inst13~2_combout $end
$var wire 1 '! D[3]~input_o $end
$var wire 1 (! C[3]~input_o $end
$var wire 1 )! inst4|inst13~1_combout $end
$var wire 1 *! inst4|inst13~4_combout $end
$var wire 1 +! C[2]~input_o $end
$var wire 1 ,! D[2]~input_o $end
$var wire 1 -! inst3|inst13~1_combout $end
$var wire 1 .! G[2]~input_o $end
$var wire 1 /! H[2]~input_o $end
$var wire 1 0! inst3|inst13~3_combout $end
$var wire 1 1! A[2]~input_o $end
$var wire 1 2! B[2]~input_o $end
$var wire 1 3! inst3|inst13~0_combout $end
$var wire 1 4! E[2]~input_o $end
$var wire 1 5! F[2]~input_o $end
$var wire 1 6! inst3|inst13~2_combout $end
$var wire 1 7! inst3|inst13~4_combout $end
$var wire 1 8! G[1]~input_o $end
$var wire 1 9! H[1]~input_o $end
$var wire 1 :! inst2|inst13~3_combout $end
$var wire 1 ;! A[1]~input_o $end
$var wire 1 <! B[1]~input_o $end
$var wire 1 =! inst2|inst13~0_combout $end
$var wire 1 >! E[1]~input_o $end
$var wire 1 ?! F[1]~input_o $end
$var wire 1 @! inst2|inst13~2_combout $end
$var wire 1 A! D[1]~input_o $end
$var wire 1 B! C[1]~input_o $end
$var wire 1 C! inst2|inst13~1_combout $end
$var wire 1 D! inst2|inst13~4_combout $end
$var wire 1 E! B[0]~input_o $end
$var wire 1 F! A[0]~input_o $end
$var wire 1 G! inst|inst13~0_combout $end
$var wire 1 H! E[0]~input_o $end
$var wire 1 I! F[0]~input_o $end
$var wire 1 J! inst|inst13~2_combout $end
$var wire 1 K! C[0]~input_o $end
$var wire 1 L! D[0]~input_o $end
$var wire 1 M! inst|inst13~1_combout $end
$var wire 1 N! H[0]~input_o $end
$var wire 1 O! G[0]~input_o $end
$var wire 1 P! inst|inst13~3_combout $end
$var wire 1 Q! inst|inst13~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10 "
b11 #
b1 $
b100 %
b101 &
b110 '
b111 (
b1000 )
01
10
0/
0.
0-
0,
0+
0*
x2
03
14
x5
16
17
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
1.!
0/!
00!
01!
02!
03!
14!
15!
06!
07!
18!
09!
0:!
0;!
1<!
1=!
0>!
1?!
0@!
0A!
1B!
0C!
1D!
0E!
1F!
0G!
1H!
0I!
0J!
1K!
0L!
0M!
0N!
1O!
0P!
0Q!
$end
#1000000
