$date
	Tue Apr  2 23:48:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module baud_generator_tb $end
$var wire 1 ! tick $end
$var parameter 32 " PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$scope module dut $end
$var wire 1 $ enable $end
$var parameter 10 % PERIOD $end
$var reg 1 & counter $end
$var reg 1 ! tick $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1101100100 %
b1101100100 "
$end
#0
$dumpvars
x&
0$
x#
x!
$end
#10
0&
1$
#878
1!
#1746
0!
#8700
