[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ZbsInstr.ZbsOP",
    "definition":{
      "BINV":4,
      "BCLR":0,
      "BEXTI":3,
      "BEXT":2,
      "BINVI":5,
      "BCLRI":1,
      "BSET":6,
      "BSETI":7
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Zbs.Zbs.io_INSTR_SEL",
    "enumTypeName":"ZbsInstr.ZbsOP"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Zbs|Zbs>io_rd",
    "sources":[
      "~Zbs|Zbs>io_INSTR_SEL",
      "~Zbs|Zbs>io_rs1",
      "~Zbs|Zbs>io_rs2"
    ]
  }
]