// Seed: 2767107445
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    output uwire id_4
);
  assign id_3 = 1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri1 id_11#(.id_15(1 || id_13)),
    input wor id_12,
    input tri0 id_13
);
  wire id_16;
  always begin : LABEL_0$display
    ;
  end
  assign id_10 = 1;
  uwire id_17;
  id_18(
      1
  );
  wire id_19;
  assign id_17 = id_8 - 1;
  wire id_20;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_4,
      id_6
  );
endmodule
