<profile>

<section name = "Vitis HLS Report for 'kernel_2mm'" level="0">
<item name = "Date">Wed Apr  5 23:01:32 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">kernel_2mm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.430 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1012, 1012, 5.060 us, 5.060 us, 1013, 1013, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52">kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, 505, 505, 2.525 us, 2.525 us, 505, 505, no</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64">kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5, 504, 504, 2.520 us, 2.520 us, 504, 504, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 42, 1302, 2131, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64">kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5, 0, 24, 760, 1122, 0</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52">kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, 0, 18, 542, 1009, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="tmp_address0">14, 3, 7, 21</column>
<column name="tmp_ce0">14, 3, 1, 3</column>
<column name="tmp_ce1">9, 2, 1, 2</column>
<column name="tmp_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
<column name="tmp_address0">out, 7, ap_memory, tmp, array</column>
<column name="tmp_ce0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_we0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_d0">out, 32, ap_memory, tmp, array</column>
<column name="tmp_q0">in, 32, ap_memory, tmp, array</column>
<column name="tmp_address1">out, 7, ap_memory, tmp, array</column>
<column name="tmp_ce1">out, 1, ap_memory, tmp, array</column>
<column name="tmp_q1">in, 32, ap_memory, tmp, array</column>
<column name="A_address0">out, 7, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_address1">out, 7, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
<column name="B_address0">out, 7, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 32, ap_memory, B, array</column>
<column name="B_address1">out, 7, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_q1">in, 32, ap_memory, B, array</column>
<column name="C_address0">out, 7, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="C_address1">out, 7, ap_memory, C, array</column>
<column name="C_ce1">out, 1, ap_memory, C, array</column>
<column name="C_q1">in, 32, ap_memory, C, array</column>
<column name="D_address0">out, 7, ap_memory, D, array</column>
<column name="D_ce0">out, 1, ap_memory, D, array</column>
<column name="D_we0">out, 1, ap_memory, D, array</column>
<column name="D_d0">out, 32, ap_memory, D, array</column>
<column name="D_q0">in, 32, ap_memory, D, array</column>
</table>
</item>
</section>
</profile>
