// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the R-Car V3U (R8A779A0) SoC
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */

#include <dt-bindings/clock/r8a779a0-cpg-mssr.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
/* #include <dt-bindings/power/r8a779a0-sysc.h> */

/ {
	compatible = "renesas,r8a779a0";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
	};

	/* External CAN clock - to be overridden by boards that provide it */
	can_clk: can {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a76_0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <0>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			power-domains = <&sysc R8A779A0_PD_CA76_CPU0>;
			next-level-cache = <&L2_CA76>;
			// enable-method = "psci";
			// operating-points-v2 = <&cluster0_opp_tb0>;
		};
#if 0
		a76_1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <1>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU1>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <2>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU2>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <3>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_4: cpu@4 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <4>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_5: cpu@5 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <5>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_6: cpu@6 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <6>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_7: cpu@7 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <7>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};
#endif
		L2_CA76: cache-controller {
			compatible = "cache";
			/* power-domains = <&sysc R8A779A0_PD_CA76_SCU>; */
			cache-unified;
			cache-level = <2>;
		};
	};
#if 0
	cluster0_opp_tb0: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp@1000000000 {
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <850000>; /* TBD; section 87.2 */
			clock-latency-ns = <300000>;
		};
	};
#endif
	extal_clk: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	extalr_clk: extalr {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	/* External PCIe clock - can be overridden by the board */
	pcie_bus_clk: pcie_bus {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	/* External SCIF clock - to be overridden by boards that provide it */
	scif_clk: scif {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
	};

	pmu_a76 {
		compatible = "arm,cortex-a76-pmu";
		interrupts-extended = <&gic GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
				      <&gic GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
				      <&gic GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
				      <&gic GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		// interrupt-affinity = <&a76_0>, <&a76_1>, <&a76_2>, <&a76_3>;
	};

#if 0
	psci {
		compatible = "arm,psci-1.0", "arm,psci-0.2";
		method = "smc";
	};
#endif
	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		cpg: clock-controller@e6150000 {
			compatible = "renesas,r8a779a0-cpg-mssr";
			reg = <0 0xe6150000 0 0x10000>;
			clocks = <&extal_clk>, <&extalr_clk>;
			clock-names = "extal", "extalr";
			#clock-cells = <2>;
			#power-domain-cells = <0>;
			#reset-cells = <1>;
		};

		rst: reset-controller@e6160000 {
			compatible = "renesas,r8a779a0-rst";
			reg = <0 0xe6160000 0 0x0200>;
		};

		gic: interrupt-controller@f1000000 {
			compatible = "arm,gic-v3";

			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0xf1000000 0x0 0x20000>,
			      <0x0 0xf1060000 0x0 0x110000>;
			interrupts = <GIC_PPI 9	(GIC_CPU_MASK_SIMPLE(1) |
				      IRQ_TYPE_LEVEL_HIGH)>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
		};

		rwdt: watchdog@e6020000 {
			compatible = "renesas,r8a779a0-wdt",
				     "renesas,rcar-gen3-wdt";
			reg = <0 0xe6020000 0 0x0c>;
			clocks = <&cpg CPG_MOD 907>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 907>;
			status = "disabled";
		};

		cmt0: timer@e60f0000 {
			compatible = "renesas,r8a779a0-cmt0",
				     "renesas,rcar-gen3-cmt0";
			reg = <0 0xe60f0000 0 0x1004>;
			interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 910>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 910>;
			status = "disabled";
		};

		cmt1: timer@e6130000 {
			compatible = "renesas,r8a779a0-cmt1",
				     "renesas,rcar-gen3-cmt1";
			reg = <0 0xe6130000 0 0x1004>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 911>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 911>;
			status = "disabled";
		};

		cmt2: timer@e6140000 {
			compatible = "renesas,r8a779a0-cmt1",
				     "renesas,rcar-gen3-cmt1";
			reg = <0 0xe6140000 0 0x1004>;
			interrupts = <GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 912>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 912>;
			status = "disabled";
		};

		cmt3: timer@e6148000 {
			compatible = "renesas,r8a779a0-cmt1",
				     "renesas,rcar-gen3-cmt1";
			reg = <0 0xe6148000 0 0x1004>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 913>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 913>;
			status = "disabled";
		};

		tmu0: timer@e61e0000 {
			compatible = "renesas,tmu-r8a779a0", "renesas,tmu";
			reg = <0 0xe61e0000 0 0x30>;
			interrupts = <GIC_SPI 512 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 713>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 713>;
			status = "disabled";
		};

		tmu1: timer@e6fc0000 {
			compatible = "renesas,tmu-r8a779a0", "renesas,tmu";
			reg = <0 0xe6fc0000 0 0x30>;
			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 714>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 714>;
			status = "disabled";
		};

		tmu2: timer@e6fd0000 {
			compatible = "renesas,tmu-r8a779a0", "renesas,tmu";
			reg = <0 0xe6fd0000 0 0x30>;
			interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 715>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 715>;
			status = "disabled";
		};

		tmu3: timer@e6fe0000 {
			compatible = "renesas,tmu-r8a779a0", "renesas,tmu";
			reg = <0 0xe6fe0000 0 0x30>;
			interrupts = <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 716>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 716>;
			status = "disabled";
		};

		tmu4: timer@ffc00000 {
			compatible = "renesas,tmu-r8a779a0", "renesas,tmu";
			reg = <0 0xffc00000 0 0x30>;
			interrupts = <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 717>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 717>;
			status = "disabled";
		};

		i2c0: i2c@e6500000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe6500000 0 0x40>;
			interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 518>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 518>;
			dmas = <&dmac1 0x91>, <&dmac1 0x90>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c1: i2c@e6508000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe6508000 0 0x40>;
			interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 519>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 519>;
			dmas = <&dmac1 0x93>, <&dmac1 0x92>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c2: i2c@e6510000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe6510000 0 0x40>;
			interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 520>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 520>;
			dmas = <&dmac1 0x95>, <&dmac1 0x94>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c3: i2c@e66d0000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe66d0000 0 0x40>;
			interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 521>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 521>;
			dmas = <&dmac1 0x97>, <&dmac1 0x96>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c4: i2c@e66d8000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe66d8000 0 0x40>;
			interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 522>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 522>;
			dmas = <&dmac1 0x99>, <&dmac1 0x98>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c5: i2c@e66e0000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe66e0000 0 0x40>;
			interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 523>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 523>;
			dmas = <&dmac1 0x9b>, <&dmac1 0x9a>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c6: i2c@e66e8000 {
			compatible = "renesas,i2c-r8a779a0",
				     "renesas,rcar-gen3-i2c";
			reg = <0 0xe66e8000 0 0x40>;
			interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 524>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 524>;
			dmas = <&dmac1 0x9d>, <&dmac1 0x9c>;
			dma-names = "tx", "rx";
			i2c-scl-internal-delay-ns = <110>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof0: spi@e6e90000 {
			compatible = "renesas,msiof-r8a779a0",
				     "renesas,rcar-gen3-msiof";
			reg = <0 0xe6e90000 0 0x0064>;
			interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 618>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 618>;
			dmas = <&dmac1 0x41>, <&dmac1 0x40>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof1: spi@e6ea0000 {
			compatible = "renesas,msiof-r8a779a0",
				     "renesas,rcar-gen3-msiof";
			reg = <0 0xe6ea0000 0 0x0064>;
			interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 619>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 619>;
			dmas = <&dmac1 0x43>, <&dmac1 0x42>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof2: spi@e6c00000 {
			compatible = "renesas,msiof-r8a779a0",
				     "renesas,rcar-gen3-msiof";
			reg = <0 0xe6c00000 0 0x0064>;
			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 620>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 620>;
			dmas = <&dmac1 0x45>, <&dmac1 0x44>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof3: spi@e6c10000 {
			compatible = "renesas,msiof-r8a779a0",
				     "renesas,rcar-gen3-msiof";
			reg = <0 0xe6c10000 0 0x0064>;
			interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 621>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 621>;
			dmas = <&dmac1 0x47>, <&dmac1 0x46>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof4: spi@e6c20000 {
			compatible = "renesas,msiof-r8a779a0",
				     "renesas,rcar-gen3-msiof";
			reg = <0 0xe6c20000 0 0x0064>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 622>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 622>;
			dmas = <&dmac1 0x49>, <&dmac1 0x48>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof5: spi@e6c28000 {
			compatible = "renesas,msiof-r8a779a0",
				     "renesas,rcar-gen3-msiof";
			reg = <0 0xe6c28000 0 0x0064>;
			interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 623>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 623>;
			dmas = <&dmac1 0x4b>, <&dmac1 0x4a>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		pfc: pin-controller@e6050000 {
			compatible = "renesas,pfc-r8a779a0";
			reg = <0 0xe6058000 0 0x16c>,
				<0 0xe6050000 0 0x16c>,
				<0 0xe6050800 0 0x16c>,
				<0 0xe6058800 0 0x16c>,
				<0 0xe6060000 0 0x16c>,
				<0 0xe6060800 0 0x16c>,
				<0 0xe6068000 0 0x16c>,
				<0 0xe6068800 0 0x16c>,
				<0 0xe6069000 0 0x16c>,
				<0 0xe6069800 0 0x16c>;
		};

		avb0: ethernet@e6800000 {
			compatible = "renesas,etheravb-r8a779a0",
				     "renesas,etheravb-rcar-gen3";
			reg = <0 0xe6800000 0 0x800>;
			interrupts = <GIC_SPI   256  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   257  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   258  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   259  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   260  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   261  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   262  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   263  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   264  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   265  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   266  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   267  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   268  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   269  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   270  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   271  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   272  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   273  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   274  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   275  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   276  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   277  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   278  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   279  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   280  IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15",
					  "ch16", "ch17", "ch18", "ch19",
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 211>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 211>;
			phy-mode = "rgmii";
			//iommus = <&ipmmu_ds1 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		avb1: ethernet@e6810000 {
			compatible = "renesas,etheravb-r8a779a0",
				     "renesas,etheravb-rcar-gen3";
			reg = <0 0xe6810000 0 0x800>;
			interrupts = <GIC_SPI   281  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   282  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   283  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   284  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   285  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   286  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   287  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   288  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   289  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   290  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   291  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   292  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   293  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   294  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   295  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   296  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   297  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   298  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   299  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   300  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   301  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   302  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   303  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   304  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI   305  IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15",
					  "ch16", "ch17", "ch18", "ch19",
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 212>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 212>;
			phy-mode = "rgmii";
			//iommus = <&ipmmu_ds1 1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		avb2: ethernet@e6820000 {
			compatible = "renesas,etheravb-r8a779a0",
				     "renesas,etheravb-rcar-gen3";
			reg = <0 0xe6820000 0 0x1000>;
			interrupts = <GIC_SPI   306  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   307  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   308  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   309  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   310  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   311  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   312  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   313  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   314  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   315  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   316  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   317  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   318  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   319  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   320  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   321  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   322  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   323  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   324  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   325  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   326  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   327  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   328  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   329  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   330  IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15",
					"ch16", "ch17", "ch18", "ch19",
					"ch20", "ch21", "ch22", "ch23",
					"ch24";
			clocks = <&cpg CPG_MOD 213>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 213>;
			phy-mode = "rgmii";
			//iommus = <&ipmmu_ds1 2>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		avb3: ethernet@e6830000 {
			compatible = "renesas,etheravb-r8a779a0",
				     "renesas,etheravb-rcar-gen3";
			reg = <0 0xe6830000 0 0x1000>;
			interrupts = <GIC_SPI   331  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   332  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   333  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   334  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   335  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   336  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   337  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   338  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   339  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   340  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   341  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   342  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   343  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   344  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   345  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   346  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   347  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   348  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   349  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   350  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   351  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   352  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   353  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   354  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   355  IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15",
					"ch16", "ch17", "ch18", "ch19",
					"ch20", "ch21", "ch22", "ch23",
					"ch24";
			clocks = <&cpg CPG_MOD 214>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 214>;
			phy-mode = "rgmii";
			//iommus = <&ipmmu_ds1 3>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		avb4: ethernet@e6840000 {
			compatible = "renesas,etheravb-r8a779a0",
				     "renesas,etheravb-rcar-gen3";
			reg = <0 0xe6840000 0 0x1000>;
			interrupts = <GIC_SPI   356  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   357  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   358  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   359  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   360  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   361  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   362  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   363  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   364  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   365  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   366  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   367  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   368  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   369  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   370  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   371  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   372  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   373  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   374  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   375  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   376  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   377  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   378  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   379  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   380  IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15",
					"ch16", "ch17", "ch18", "ch19",
					"ch20", "ch21", "ch22", "ch23",
					"ch24";
			clocks = <&cpg CPG_MOD 215>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 215>;
			phy-mode = "rgmii";
			//iommus = <&ipmmu_ds1 4>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		avb5: ethernet@e6850000 {
			compatible = "renesas,etheravb-r8a779a0",
				     "renesas,etheravb-rcar-gen3";
			reg = <0 0xe6850000 0 0x1000>;
			interrupts = <GIC_SPI   381  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   382  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   383  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   384  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   385  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   386  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   387  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   388  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   389  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   390  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   391  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   392  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   393  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   394  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   395  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   396  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   397  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   398  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   399  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   400  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   401  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   402  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   403  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   404  IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI   405  IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15",
					"ch16", "ch17", "ch18", "ch19",
					"ch20", "ch21", "ch22", "ch23",
					"ch24";
			clocks = <&cpg CPG_MOD 216>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 216>;
			phy-mode = "rgmii";
			//iommus = <&ipmmu_ds1 11>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		hscif0: serial@e6540000 {
			compatible = "renesas,hscif-r8a779a0",
				     "renesas,rcar-gen3-hscif", "renesas,hscif";
			reg = <0 0xe6540000 0 0x60>;
			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 514>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x31>, <&dmac0 0x30>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 514>;
			status = "disabled";
		};

		hscif1: serial@e6550000 {
			compatible = "renesas,hscif-r8a779a0",
				     "renesas,rcar-gen3-hscif", "renesas,hscif";
			reg = <0 0xe6550000 0 0x60>;
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 515>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x33>, <&dmac0 0x32>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 515>;
			status = "disabled";
		};

		hscif2: serial@e6560000 {
			compatible = "renesas,hscif-r8a779a0",
				     "renesas,rcar-gen3-hscif", "renesas,hscif";
			reg = <0 0xe6560000 0 0x60>;
			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 516>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x35>, <&dmac0 0x34>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 516>;
			status = "disabled";
		};

		hscif3: serial@e66a0000 {
			compatible = "renesas,hscif-r8a779a0",
				     "renesas,rcar-gen3-hscif", "renesas,hscif";
			reg = <0 0xe66a0000 0 0x60>;
			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 517>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x37>, <&dmac0 0x36>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 517>;
			status = "disabled";
		};

		scif0: serial@e6e60000 {
			compatible = "renesas,scif-r8a779a0",
				     "renesas,rcar-gen3-scif", "renesas,scif";
			reg = <0 0xe6e60000 0 0x36>;
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 702>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x51>, <&dmac0 0x50>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 702>;
			status = "disabled";
		};

		scif1: serial@e6e68000 {
			compatible = "renesas,scif-r8a779a0",
				     "renesas,rcar-gen3-scif", "renesas,scif";
			reg = <0 0xe6e68000 0 0x36>;
			interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 703>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x53>, <&dmac0 0x52>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 703>;
			status = "disabled";
		};

		scif3: serial@e6c50000 {
			compatible = "renesas,scif-r8a779a0",
				     "renesas,rcar-gen3-scif", "renesas,scif";
			reg = <0 0xe6c50000 0 0x36>;
			interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 704>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x57>, <&dmac0 0x56>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 704>;
			status = "disabled";
		};

		scif4: serial@e6c40000 {
			compatible = "renesas,scif-r8a779a0",
				     "renesas,rcar-gen3-scif", "renesas,scif";
			reg = <0 0xe6c40000 0 0x36>;
			interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 705>,
				 <&cpg CPG_CORE R8A779A0_CLK_S1D2>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
			// dmas = <&dmac0 0x59>, <&dmac0 0x58>;
			// dma-names = "tx", "rx";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 705>;
			status = "disabled";
		};

		dmac1: dma-controller@e7350000 {
			compatible = "renesas,rcar-v3u-dmac",
				     "renesas,dmac-r8a779a0";
			reg = <0 0xe7350000 0 0x1000>,
			      <0 0xe7300000 0 0xf104>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 709>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 709>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		dmac2: dma-controller@e7351000 {
			compatible = "renesas,rcar-v3u-dmac",
				     "renesas,dmac-r8a779a0";
			reg = <0 0xe7351000 0 0x1000>,
			      <0 0xe7310000 0 0xf104>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					  "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7";
			clocks = <&cpg CPG_MOD 710>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 710>;
			#dma-cells = <1>;
			dma-channels = <8>;
		};

		rt_dmac0: dma-controller@ffd60000 {
			compatible = "renesas,rcar-v3u-rt-dmac",
				     "renesas,dmac-r8a779a0";
			reg = <0 0xffd60000 0 0x1000>,
			      <0 0xffc10000 0 0xf104>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					  "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 630>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 630>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		rt_dmac1: dma-controller@ffd61000 {
			compatible = "renesas,rcar-v3u-rt-dmac",
				     "renesas,dmac-r8a779a0";
			reg = <0 0xffd61000 0 0x1000>,
			      <0 0xffc20000 0 0xf104>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					  "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 631>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 631>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		rt_dmac2: dma-controller@ffd62000 {
			compatible = "renesas,rcar-v3u-rt-dmac",
				     "renesas,dmac-r8a779a0";
			reg = <0 0xffd62000 0 0x1000>,
			      <0 0xffd70000 0 0xf104>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					  "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 700>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 700>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		rt_dmac3: dma-controller@ffd63000 {
			compatible = "renesas,rcar-v3u-rt-dmac",
				     "renesas,dmac-r8a779a0";
			reg = <0 0xffd63000 0 0x1000>,
			      <0 0xffd80000 0 0xf104>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					  "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 701>;
			clock-names = "fck";
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
			resets = <&cpg 701>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};
	};
};
