<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>drm.h source code [linux-4.14.y/include/uapi/drm/drm.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="drm_agp_binding,drm_agp_buffer,drm_agp_info,drm_agp_mode,drm_auth,drm_block,drm_buf_desc,drm_buf_free,drm_buf_info,drm_buf_map,drm_buf_pub,drm_client,drm_clip_rect,drm_control,drm_ctx,drm_ctx_flags,drm_ctx_priv_map,drm_ctx_res,drm_dma,drm_dma_flags,drm_draw,drm_drawable_info,drm_event,drm_event_vblank,drm_gem_close,drm_gem_flink,drm_gem_open,drm_get_cap,drm_hw_lock,drm_irq_busid,drm_list,drm_lock,drm_lock_flags,drm_map,drm_map_flags,drm_map_type,drm_modeset_ctl,drm_prime_handle,drm_scatter_gather,drm_set_client_cap,drm_set_version,drm_stat_type,drm_stats,drm_syncobj_array,drm_syncobj_create,drm_syncobj_destroy,drm_syncobj_handle,drm_syncobj_wait,drm_tex_region,drm_unique,drm_update_draw,drm_vblank_seq_type,drm_version,drm_wait_vblank,drm_wait_vblank_reply,drm_wait_vblank_request "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/drm/drm.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>drm</a>/<a href='drm.h.html'>drm.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2">2</th><td><i class="doc"> *<span class="command"> \file</span> drm.h</i></td></tr>
<tr><th id="3">3</th><td><i class="doc"> * Header for the Direct Rendering Manager</i></td></tr>
<tr><th id="4">4</th><td><i class="doc"> *</i></td></tr>
<tr><th id="5">5</th><td><i class="doc"> * <span class="command">\author</span> Rickard E. (Rik) Faith &lt;fait<span class="command">h@valinux</span>.com&gt;</i></td></tr>
<tr><th id="6">6</th><td><i class="doc"> *</i></td></tr>
<tr><th id="7">7</th><td><i class="doc"> * <span class="command">\par</span> Acknowledgments:</i></td></tr>
<tr><th id="8">8</th><td><i class="doc"> * Dec 1999, Richard Henderson &lt;rt<span class="command">h@twiddle</span>.net&gt;, move to generic<span class="command"> \c</span> <span class="arg">cmpxchg.</span></i></td></tr>
<tr><th id="9">9</th><td><i class="doc"> */</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>/*</i></td></tr>
<tr><th id="12">12</th><td><i> * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="13">13</th><td><i> * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.</i></td></tr>
<tr><th id="14">14</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="17">17</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="18">18</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="19">19</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="20">20</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="21">21</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="24">24</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="25">25</th><td><i> * Software.</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="28">28</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="29">29</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="30">30</th><td><i> * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="31">31</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="32">32</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="33">33</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">ifndef</span> <span class="macro" data-ref="_M/_DRM_H_">_DRM_H_</span></u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/_DRM_H_" data-ref="_M/_DRM_H_">_DRM_H_</dfn></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="39">if</span> defined(<span class="macro" data-ref="_M/__KERNEL__">__KERNEL__</span>)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../arch/x86/include/uapi/asm/ioctl.h.html">&lt;asm/ioctl.h&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><b>typedef</b> <em>unsigned</em> <em>int</em> <dfn class="typedef" id="drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t">drm_handle_t</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="39">elif</span> defined(__linux__)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#include &lt;linux/types.h&gt;</u></td></tr>
<tr><th id="48">48</th><td><u>#include &lt;asm/ioctl.h&gt;</u></td></tr>
<tr><th id="49">49</th><td><b>typedef</b> <em>unsigned</em> <em>int</em> drm_handle_t;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#else /* One of the BSDs */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#include &lt;sys/ioccom.h&gt;</u></td></tr>
<tr><th id="54">54</th><td><u>#include &lt;sys/types.h&gt;</u></td></tr>
<tr><th id="55">55</th><td><b>typedef</b> int8_t   __s8;</td></tr>
<tr><th id="56">56</th><td><b>typedef</b> uint8_t  __u8;</td></tr>
<tr><th id="57">57</th><td><b>typedef</b> int16_t  __s16;</td></tr>
<tr><th id="58">58</th><td><b>typedef</b> uint16_t __u16;</td></tr>
<tr><th id="59">59</th><td><b>typedef</b> int32_t  __s32;</td></tr>
<tr><th id="60">60</th><td><b>typedef</b> uint32_t __u32;</td></tr>
<tr><th id="61">61</th><td><b>typedef</b> int64_t  __s64;</td></tr>
<tr><th id="62">62</th><td><b>typedef</b> uint64_t __u64;</td></tr>
<tr><th id="63">63</th><td><b>typedef</b> size_t   __kernel_size_t;</td></tr>
<tr><th id="64">64</th><td><b>typedef</b> <em>unsigned</em> <em>long</em> drm_handle_t;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="39">endif</span></u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="68">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="69">69</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="68">endif</span></u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/DRM_NAME" data-ref="_M/DRM_NAME">DRM_NAME</dfn>	"drm"	  /**&lt; Name in kernel, /dev, and /proc */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/DRM_MIN_ORDER" data-ref="_M/DRM_MIN_ORDER">DRM_MIN_ORDER</dfn>	5	  /**&lt; At least 2^5 bytes = 32 bytes */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DRM_MAX_ORDER" data-ref="_M/DRM_MAX_ORDER">DRM_MAX_ORDER</dfn>	22	  /**&lt; Up to 2^22 bytes = 4MB */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/DRM_RAM_PERCENT" data-ref="_M/DRM_RAM_PERCENT">DRM_RAM_PERCENT</dfn> 10	  /**&lt; How much system ram can we lock? */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/_DRM_LOCK_HELD" data-ref="_M/_DRM_LOCK_HELD">_DRM_LOCK_HELD</dfn>	0x80000000U /**&lt; Hardware lock is held */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/_DRM_LOCK_CONT" data-ref="_M/_DRM_LOCK_CONT">_DRM_LOCK_CONT</dfn>	0x40000000U /**&lt; Hardware lock is contended */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/_DRM_LOCK_IS_HELD" data-ref="_M/_DRM_LOCK_IS_HELD">_DRM_LOCK_IS_HELD</dfn>(lock)	   ((lock) &amp; _DRM_LOCK_HELD)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/_DRM_LOCK_IS_CONT" data-ref="_M/_DRM_LOCK_IS_CONT">_DRM_LOCK_IS_CONT</dfn>(lock)	   ((lock) &amp; _DRM_LOCK_CONT)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/_DRM_LOCKING_CONTEXT" data-ref="_M/_DRM_LOCKING_CONTEXT">_DRM_LOCKING_CONTEXT</dfn>(lock) ((lock) &amp; ~(_DRM_LOCK_HELD|_DRM_LOCK_CONT))</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>typedef</b> <em>unsigned</em> <em>int</em> <dfn class="typedef" id="drm_context_t" title='drm_context_t' data-type='unsigned int' data-ref="drm_context_t">drm_context_t</dfn>;</td></tr>
<tr><th id="84">84</th><td><b>typedef</b> <em>unsigned</em> <em>int</em> <dfn class="typedef" id="drm_drawable_t" title='drm_drawable_t' data-type='unsigned int' data-ref="drm_drawable_t">drm_drawable_t</dfn>;</td></tr>
<tr><th id="85">85</th><td><b>typedef</b> <em>unsigned</em> <em>int</em> <dfn class="typedef" id="drm_magic_t" title='drm_magic_t' data-type='unsigned int' data-ref="drm_magic_t">drm_magic_t</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc">/**</i></td></tr>
<tr><th id="88">88</th><td><i class="doc"> * Cliprect.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc"> *</i></td></tr>
<tr><th id="90">90</th><td><i class="doc"> * <span class="command">\warning</span>: If you change this structure, make sure you change</i></td></tr>
<tr><th id="91">91</th><td><i class="doc"> * XF86DRIClipRectRec in the server as well</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"> *</i></td></tr>
<tr><th id="93">93</th><td><i class="doc"> * <span class="command">\note</span> KW: Actually it's illegal to change either for</i></td></tr>
<tr><th id="94">94</th><td><i class="doc"> * backwards-compatibility reasons.</i></td></tr>
<tr><th id="95">95</th><td><i class="doc"> */</i></td></tr>
<tr><th id="96">96</th><td><b>struct</b> <dfn class="type def" id="drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect">drm_clip_rect</dfn> {</td></tr>
<tr><th id="97">97</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="drm_clip_rect::x1" title='drm_clip_rect::x1' data-ref="drm_clip_rect::x1">x1</dfn>;</td></tr>
<tr><th id="98">98</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="drm_clip_rect::y1" title='drm_clip_rect::y1' data-ref="drm_clip_rect::y1">y1</dfn>;</td></tr>
<tr><th id="99">99</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="drm_clip_rect::x2" title='drm_clip_rect::x2' data-ref="drm_clip_rect::x2">x2</dfn>;</td></tr>
<tr><th id="100">100</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="drm_clip_rect::y2" title='drm_clip_rect::y2' data-ref="drm_clip_rect::y2">y2</dfn>;</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i class="doc">/**</i></td></tr>
<tr><th id="104">104</th><td><i class="doc"> * Drawable information.</i></td></tr>
<tr><th id="105">105</th><td><i class="doc"> */</i></td></tr>
<tr><th id="106">106</th><td><b>struct</b> <dfn class="type def" id="drm_drawable_info" title='drm_drawable_info' data-ref="drm_drawable_info">drm_drawable_info</dfn> {</td></tr>
<tr><th id="107">107</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_drawable_info::num_rects" title='drm_drawable_info::num_rects' data-ref="drm_drawable_info::num_rects">num_rects</dfn>;</td></tr>
<tr><th id="108">108</th><td>	<b>struct</b> <a class="type" href="#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect">drm_clip_rect</a> *<dfn class="decl field" id="drm_drawable_info::rects" title='drm_drawable_info::rects' data-ref="drm_drawable_info::rects">rects</dfn>;</td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i class="doc">/**</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> * Texture region,</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> */</i></td></tr>
<tr><th id="114">114</th><td><b>struct</b> <dfn class="type def" id="drm_tex_region" title='drm_tex_region' data-ref="drm_tex_region">drm_tex_region</dfn> {</td></tr>
<tr><th id="115">115</th><td>	<em>unsigned</em> <em>char</em> <dfn class="decl field" id="drm_tex_region::next" title='drm_tex_region::next' data-ref="drm_tex_region::next">next</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<em>unsigned</em> <em>char</em> <dfn class="decl field" id="drm_tex_region::prev" title='drm_tex_region::prev' data-ref="drm_tex_region::prev">prev</dfn>;</td></tr>
<tr><th id="117">117</th><td>	<em>unsigned</em> <em>char</em> <dfn class="decl field" id="drm_tex_region::in_use" title='drm_tex_region::in_use' data-ref="drm_tex_region::in_use">in_use</dfn>;</td></tr>
<tr><th id="118">118</th><td>	<em>unsigned</em> <em>char</em> <dfn class="decl field" id="drm_tex_region::padding" title='drm_tex_region::padding' data-ref="drm_tex_region::padding">padding</dfn>;</td></tr>
<tr><th id="119">119</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_tex_region::age" title='drm_tex_region::age' data-ref="drm_tex_region::age">age</dfn>;</td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i class="doc">/**</i></td></tr>
<tr><th id="123">123</th><td><i class="doc"> * Hardware lock.</i></td></tr>
<tr><th id="124">124</th><td><i class="doc"> *</i></td></tr>
<tr><th id="125">125</th><td><i class="doc"> * The lock structure is a simple cache-line aligned integer.  To avoid</i></td></tr>
<tr><th id="126">126</th><td><i class="doc"> * processor bus contention on a multiprocessor system, there should not be any</i></td></tr>
<tr><th id="127">127</th><td><i class="doc"> * other data stored in the same cache line.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc"> */</i></td></tr>
<tr><th id="129">129</th><td><b>struct</b> <dfn class="type def" id="drm_hw_lock" title='drm_hw_lock' data-ref="drm_hw_lock">drm_hw_lock</dfn> {</td></tr>
<tr><th id="130">130</th><td>	<em>__volatile__</em> <em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_hw_lock::lock" title='drm_hw_lock::lock' data-ref="drm_hw_lock::lock">lock</dfn>;		<i class="doc">/**&lt; lock variable */</i></td></tr>
<tr><th id="131">131</th><td>	<em>char</em> <dfn class="decl field" id="drm_hw_lock::padding" title='drm_hw_lock::padding' data-ref="drm_hw_lock::padding">padding</dfn>[<var>60</var>];			<i class="doc">/**&lt; Pad to cache line */</i></td></tr>
<tr><th id="132">132</th><td>};</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i class="doc">/**</i></td></tr>
<tr><th id="135">135</th><td><i class="doc"> * DRM_IOCTL_VERSION ioctl argument type.</i></td></tr>
<tr><th id="136">136</th><td><i class="doc"> *</i></td></tr>
<tr><th id="137">137</th><td><i class="doc"> * <span class="command">\sa</span> drmGetVersion().</i></td></tr>
<tr><th id="138">138</th><td><i class="doc"> */</i></td></tr>
<tr><th id="139">139</th><td><b>struct</b> <dfn class="type def" id="drm_version" title='drm_version' data-ref="drm_version">drm_version</dfn> {</td></tr>
<tr><th id="140">140</th><td>	<em>int</em> <dfn class="decl field" id="drm_version::version_major" title='drm_version::version_major' data-ref="drm_version::version_major">version_major</dfn>;	  <i class="doc">/**&lt; Major version */</i></td></tr>
<tr><th id="141">141</th><td>	<em>int</em> <dfn class="decl field" id="drm_version::version_minor" title='drm_version::version_minor' data-ref="drm_version::version_minor">version_minor</dfn>;	  <i class="doc">/**&lt; Minor version */</i></td></tr>
<tr><th id="142">142</th><td>	<em>int</em> <dfn class="decl field" id="drm_version::version_patchlevel" title='drm_version::version_patchlevel' data-ref="drm_version::version_patchlevel">version_patchlevel</dfn>;	  <i class="doc">/**&lt; Patch level */</i></td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_size_t" title='__kernel_size_t' data-type='__kernel_ulong_t' data-ref="__kernel_size_t">__kernel_size_t</a> <dfn class="decl field" id="drm_version::name_len" title='drm_version::name_len' data-ref="drm_version::name_len">name_len</dfn>;	  <i class="doc">/**&lt; Length of name buffer */</i></td></tr>
<tr><th id="144">144</th><td>	<em>char</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_version::name" title='drm_version::name' data-ref="drm_version::name">name</dfn>;	  <i class="doc">/**&lt; Name of driver */</i></td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_size_t" title='__kernel_size_t' data-type='__kernel_ulong_t' data-ref="__kernel_size_t">__kernel_size_t</a> <dfn class="decl field" id="drm_version::date_len" title='drm_version::date_len' data-ref="drm_version::date_len">date_len</dfn>;	  <i class="doc">/**&lt; Length of date buffer */</i></td></tr>
<tr><th id="146">146</th><td>	<em>char</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_version::date" title='drm_version::date' data-ref="drm_version::date">date</dfn>;	  <i class="doc">/**&lt; User-space buffer to hold date */</i></td></tr>
<tr><th id="147">147</th><td>	<a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_size_t" title='__kernel_size_t' data-type='__kernel_ulong_t' data-ref="__kernel_size_t">__kernel_size_t</a> <dfn class="decl field" id="drm_version::desc_len" title='drm_version::desc_len' data-ref="drm_version::desc_len">desc_len</dfn>;	  <i class="doc">/**&lt; Length of desc buffer */</i></td></tr>
<tr><th id="148">148</th><td>	<em>char</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_version::desc" title='drm_version::desc' data-ref="drm_version::desc">desc</dfn>;	  <i class="doc">/**&lt; User-space buffer to hold desc */</i></td></tr>
<tr><th id="149">149</th><td>};</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i class="doc">/**</i></td></tr>
<tr><th id="152">152</th><td><i class="doc"> * DRM_IOCTL_GET_UNIQUE ioctl argument type.</i></td></tr>
<tr><th id="153">153</th><td><i class="doc"> *</i></td></tr>
<tr><th id="154">154</th><td><i class="doc"> * <span class="command">\sa</span> drmGetBusid() and drmSetBusId().</i></td></tr>
<tr><th id="155">155</th><td><i class="doc"> */</i></td></tr>
<tr><th id="156">156</th><td><b>struct</b> <dfn class="type def" id="drm_unique" title='drm_unique' data-ref="drm_unique">drm_unique</dfn> {</td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_size_t" title='__kernel_size_t' data-type='__kernel_ulong_t' data-ref="__kernel_size_t">__kernel_size_t</a> <dfn class="decl field" id="drm_unique::unique_len" title='drm_unique::unique_len' data-ref="drm_unique::unique_len">unique_len</dfn>;	  <i class="doc">/**&lt; Length of unique */</i></td></tr>
<tr><th id="158">158</th><td>	<em>char</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_unique::unique" title='drm_unique::unique' data-ref="drm_unique::unique">unique</dfn>;	  <i class="doc">/**&lt; Unique name for driver instantiation */</i></td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><b>struct</b> <dfn class="type def" id="drm_list" title='drm_list' data-ref="drm_list">drm_list</dfn> {</td></tr>
<tr><th id="162">162</th><td>	<em>int</em> <dfn class="decl field" id="drm_list::count" title='drm_list::count' data-ref="drm_list::count">count</dfn>;		  <i class="doc">/**&lt; Length of user-space structures */</i></td></tr>
<tr><th id="163">163</th><td>	<b>struct</b> <a class="type" href="#drm_version" title='drm_version' data-ref="drm_version">drm_version</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_list::version" title='drm_list::version' data-ref="drm_list::version">version</dfn>;</td></tr>
<tr><th id="164">164</th><td>};</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><b>struct</b> <dfn class="type def" id="drm_block" title='drm_block' data-ref="drm_block">drm_block</dfn> {</td></tr>
<tr><th id="167">167</th><td>	<em>int</em> <dfn class="decl field" id="drm_block::unused" title='drm_block::unused' data-ref="drm_block::unused">unused</dfn>;</td></tr>
<tr><th id="168">168</th><td>};</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i class="doc">/**</i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> * DRM_IOCTL_CONTROL ioctl argument type.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc"> *</i></td></tr>
<tr><th id="173">173</th><td><i class="doc"> * <span class="command">\sa</span> drmCtlInstHandler() and drmCtlUninstHandler().</i></td></tr>
<tr><th id="174">174</th><td><i class="doc"> */</i></td></tr>
<tr><th id="175">175</th><td><b>struct</b> <dfn class="type def" id="drm_control" title='drm_control' data-ref="drm_control">drm_control</dfn> {</td></tr>
<tr><th id="176">176</th><td>	<b>enum</b> {</td></tr>
<tr><th id="177">177</th><td>		<dfn class="enum" id="drm_control::DRM_ADD_COMMAND" title='drm_control::DRM_ADD_COMMAND' data-ref="drm_control::DRM_ADD_COMMAND">DRM_ADD_COMMAND</dfn>,</td></tr>
<tr><th id="178">178</th><td>		<dfn class="enum" id="drm_control::DRM_RM_COMMAND" title='drm_control::DRM_RM_COMMAND' data-ref="drm_control::DRM_RM_COMMAND">DRM_RM_COMMAND</dfn>,</td></tr>
<tr><th id="179">179</th><td>		<dfn class="enum" id="drm_control::DRM_INST_HANDLER" title='drm_control::DRM_INST_HANDLER' data-ref="drm_control::DRM_INST_HANDLER">DRM_INST_HANDLER</dfn>,</td></tr>
<tr><th id="180">180</th><td>		<dfn class="enum" id="drm_control::DRM_UNINST_HANDLER" title='drm_control::DRM_UNINST_HANDLER' data-ref="drm_control::DRM_UNINST_HANDLER">DRM_UNINST_HANDLER</dfn></td></tr>
<tr><th id="181">181</th><td>	} <dfn class="decl field" id="drm_control::func" title='drm_control::func' data-ref="drm_control::func">func</dfn>;</td></tr>
<tr><th id="182">182</th><td>	<em>int</em> <dfn class="decl field" id="drm_control::irq" title='drm_control::irq' data-ref="drm_control::irq">irq</dfn>;</td></tr>
<tr><th id="183">183</th><td>};</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i class="doc">/**</i></td></tr>
<tr><th id="186">186</th><td><i class="doc"> * Type of memory to map.</i></td></tr>
<tr><th id="187">187</th><td><i class="doc"> */</i></td></tr>
<tr><th id="188">188</th><td><b>enum</b> <dfn class="type def" id="drm_map_type" title='drm_map_type' data-ref="drm_map_type">drm_map_type</dfn> {</td></tr>
<tr><th id="189">189</th><td>	<dfn class="enum" id="_DRM_FRAME_BUFFER" title='_DRM_FRAME_BUFFER' data-ref="_DRM_FRAME_BUFFER">_DRM_FRAME_BUFFER</dfn> = <var>0</var>,	  <i class="doc">/**&lt; WC (no caching), no core dump */</i></td></tr>
<tr><th id="190">190</th><td>	<dfn class="enum" id="_DRM_REGISTERS" title='_DRM_REGISTERS' data-ref="_DRM_REGISTERS">_DRM_REGISTERS</dfn> = <var>1</var>,	  <i class="doc">/**&lt; no caching, no core dump */</i></td></tr>
<tr><th id="191">191</th><td>	<dfn class="enum" id="_DRM_SHM" title='_DRM_SHM' data-ref="_DRM_SHM">_DRM_SHM</dfn> = <var>2</var>,		  <i class="doc">/**&lt; shared, cached */</i></td></tr>
<tr><th id="192">192</th><td>	<dfn class="enum" id="_DRM_AGP" title='_DRM_AGP' data-ref="_DRM_AGP">_DRM_AGP</dfn> = <var>3</var>,		  <i class="doc">/**&lt; AGP/GART */</i></td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="_DRM_SCATTER_GATHER" title='_DRM_SCATTER_GATHER' data-ref="_DRM_SCATTER_GATHER">_DRM_SCATTER_GATHER</dfn> = <var>4</var>,  <i class="doc">/**&lt; Scatter/gather memory for PCI DMA */</i></td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="_DRM_CONSISTENT" title='_DRM_CONSISTENT' data-ref="_DRM_CONSISTENT">_DRM_CONSISTENT</dfn> = <var>5</var>	  <i class="doc">/**&lt; Consistent memory for PCI DMA */</i></td></tr>
<tr><th id="195">195</th><td>};</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i class="doc">/**</i></td></tr>
<tr><th id="198">198</th><td><i class="doc"> * Memory mapping flags.</i></td></tr>
<tr><th id="199">199</th><td><i class="doc"> */</i></td></tr>
<tr><th id="200">200</th><td><b>enum</b> <dfn class="type def" id="drm_map_flags" title='drm_map_flags' data-ref="drm_map_flags">drm_map_flags</dfn> {</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="_DRM_RESTRICTED" title='_DRM_RESTRICTED' data-ref="_DRM_RESTRICTED">_DRM_RESTRICTED</dfn> = <var>0x01</var>,	     <i class="doc">/**&lt; Cannot be mapped to user-virtual */</i></td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="_DRM_READ_ONLY" title='_DRM_READ_ONLY' data-ref="_DRM_READ_ONLY">_DRM_READ_ONLY</dfn> = <var>0x02</var>,</td></tr>
<tr><th id="203">203</th><td>	<dfn class="enum" id="_DRM_LOCKED" title='_DRM_LOCKED' data-ref="_DRM_LOCKED">_DRM_LOCKED</dfn> = <var>0x04</var>,	     <i class="doc">/**&lt; shared, cached, locked */</i></td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="_DRM_KERNEL" title='_DRM_KERNEL' data-ref="_DRM_KERNEL">_DRM_KERNEL</dfn> = <var>0x08</var>,	     <i class="doc">/**&lt; kernel requires access */</i></td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="_DRM_WRITE_COMBINING" title='_DRM_WRITE_COMBINING' data-ref="_DRM_WRITE_COMBINING">_DRM_WRITE_COMBINING</dfn> = <var>0x10</var>, <i class="doc">/**&lt; use write-combining if available */</i></td></tr>
<tr><th id="206">206</th><td>	<dfn class="enum" id="_DRM_CONTAINS_LOCK" title='_DRM_CONTAINS_LOCK' data-ref="_DRM_CONTAINS_LOCK">_DRM_CONTAINS_LOCK</dfn> = <var>0x20</var>,   <i class="doc">/**&lt; SHM page that contains lock */</i></td></tr>
<tr><th id="207">207</th><td>	<dfn class="enum" id="_DRM_REMOVABLE" title='_DRM_REMOVABLE' data-ref="_DRM_REMOVABLE">_DRM_REMOVABLE</dfn> = <var>0x40</var>,	     <i class="doc">/**&lt; Removable mapping */</i></td></tr>
<tr><th id="208">208</th><td>	<dfn class="enum" id="_DRM_DRIVER" title='_DRM_DRIVER' data-ref="_DRM_DRIVER">_DRM_DRIVER</dfn> = <var>0x80</var>	     <i class="doc">/**&lt; Managed by driver */</i></td></tr>
<tr><th id="209">209</th><td>};</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><b>struct</b> <dfn class="type def" id="drm_ctx_priv_map" title='drm_ctx_priv_map' data-ref="drm_ctx_priv_map">drm_ctx_priv_map</dfn> {</td></tr>
<tr><th id="212">212</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_ctx_priv_map::ctx_id" title='drm_ctx_priv_map::ctx_id' data-ref="drm_ctx_priv_map::ctx_id">ctx_id</dfn>;	 <i class="doc">/**&lt; Context requesting private mapping */</i></td></tr>
<tr><th id="213">213</th><td>	<em>void</em> *<dfn class="decl field" id="drm_ctx_priv_map::handle" title='drm_ctx_priv_map::handle' data-ref="drm_ctx_priv_map::handle">handle</dfn>;		 <i class="doc">/**&lt; Handle of map */</i></td></tr>
<tr><th id="214">214</th><td>};</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i class="doc">/**</i></td></tr>
<tr><th id="217">217</th><td><i class="doc"> * DRM_IOCTL_GET_MAP, DRM_IOCTL_ADD_MAP and DRM_IOCTL_RM_MAP ioctls</i></td></tr>
<tr><th id="218">218</th><td><i class="doc"> * argument type.</i></td></tr>
<tr><th id="219">219</th><td><i class="doc"> *</i></td></tr>
<tr><th id="220">220</th><td><i class="doc"> * <span class="command">\sa</span> drmAddMap().</i></td></tr>
<tr><th id="221">221</th><td><i class="doc"> */</i></td></tr>
<tr><th id="222">222</th><td><b>struct</b> <dfn class="type def" id="drm_map" title='drm_map' data-ref="drm_map">drm_map</dfn> {</td></tr>
<tr><th id="223">223</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_map::offset" title='drm_map::offset' data-ref="drm_map::offset">offset</dfn>;	 <i class="doc">/**&lt; Requested physical address (0 for SAREA)*/</i></td></tr>
<tr><th id="224">224</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_map::size" title='drm_map::size' data-ref="drm_map::size">size</dfn>;	 <i class="doc">/**&lt; Requested physical size (bytes) */</i></td></tr>
<tr><th id="225">225</th><td>	<b>enum</b> <a class="type" href="#drm_map_type" title='drm_map_type' data-ref="drm_map_type">drm_map_type</a> <dfn class="decl field" id="drm_map::type" title='drm_map::type' data-ref="drm_map::type">type</dfn>;	 <i class="doc">/**&lt; Type of memory to map */</i></td></tr>
<tr><th id="226">226</th><td>	<b>enum</b> <a class="type" href="#drm_map_flags" title='drm_map_flags' data-ref="drm_map_flags">drm_map_flags</a> <dfn class="decl field" id="drm_map::flags" title='drm_map::flags' data-ref="drm_map::flags">flags</dfn>;	 <i class="doc">/**&lt; Flags */</i></td></tr>
<tr><th id="227">227</th><td>	<em>void</em> *<dfn class="decl field" id="drm_map::handle" title='drm_map::handle' data-ref="drm_map::handle">handle</dfn>;		 <i class="doc">/**&lt; User-space: "Handle" to pass to mmap() */</i></td></tr>
<tr><th id="228">228</th><td>				 <i class="doc">/**&lt; Kernel-space: kernel-virtual address */</i></td></tr>
<tr><th id="229">229</th><td>	<em>int</em> <dfn class="decl field" id="drm_map::mtrr" title='drm_map::mtrr' data-ref="drm_map::mtrr">mtrr</dfn>;		 <i class="doc">/**&lt; MTRR slot used */</i></td></tr>
<tr><th id="230">230</th><td>	<i>/*   Private data */</i></td></tr>
<tr><th id="231">231</th><td>};</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i class="doc">/**</i></td></tr>
<tr><th id="234">234</th><td><i class="doc"> * DRM_IOCTL_GET_CLIENT ioctl argument type.</i></td></tr>
<tr><th id="235">235</th><td><i class="doc"> */</i></td></tr>
<tr><th id="236">236</th><td><b>struct</b> <dfn class="type def" id="drm_client" title='drm_client' data-ref="drm_client">drm_client</dfn> {</td></tr>
<tr><th id="237">237</th><td>	<em>int</em> <dfn class="decl field" id="drm_client::idx" title='drm_client::idx' data-ref="drm_client::idx">idx</dfn>;		<i class="doc">/**&lt; Which client desired? */</i></td></tr>
<tr><th id="238">238</th><td>	<em>int</em> <dfn class="decl field" id="drm_client::auth" title='drm_client::auth' data-ref="drm_client::auth">auth</dfn>;		<i class="doc">/**&lt; Is client authenticated? */</i></td></tr>
<tr><th id="239">239</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_client::pid" title='drm_client::pid' data-ref="drm_client::pid">pid</dfn>;	<i class="doc">/**&lt; Process ID */</i></td></tr>
<tr><th id="240">240</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_client::uid" title='drm_client::uid' data-ref="drm_client::uid">uid</dfn>;	<i class="doc">/**&lt; User ID */</i></td></tr>
<tr><th id="241">241</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_client::magic" title='drm_client::magic' data-ref="drm_client::magic">magic</dfn>;	<i class="doc">/**&lt; Magic */</i></td></tr>
<tr><th id="242">242</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_client::iocs" title='drm_client::iocs' data-ref="drm_client::iocs">iocs</dfn>;	<i class="doc">/**&lt; Ioctl count */</i></td></tr>
<tr><th id="243">243</th><td>};</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><b>enum</b> <dfn class="type def" id="drm_stat_type" title='drm_stat_type' data-ref="drm_stat_type">drm_stat_type</dfn> {</td></tr>
<tr><th id="246">246</th><td>	<dfn class="enum" id="_DRM_STAT_LOCK" title='_DRM_STAT_LOCK' data-ref="_DRM_STAT_LOCK">_DRM_STAT_LOCK</dfn>,</td></tr>
<tr><th id="247">247</th><td>	<dfn class="enum" id="_DRM_STAT_OPENS" title='_DRM_STAT_OPENS' data-ref="_DRM_STAT_OPENS">_DRM_STAT_OPENS</dfn>,</td></tr>
<tr><th id="248">248</th><td>	<dfn class="enum" id="_DRM_STAT_CLOSES" title='_DRM_STAT_CLOSES' data-ref="_DRM_STAT_CLOSES">_DRM_STAT_CLOSES</dfn>,</td></tr>
<tr><th id="249">249</th><td>	<dfn class="enum" id="_DRM_STAT_IOCTLS" title='_DRM_STAT_IOCTLS' data-ref="_DRM_STAT_IOCTLS">_DRM_STAT_IOCTLS</dfn>,</td></tr>
<tr><th id="250">250</th><td>	<dfn class="enum" id="_DRM_STAT_LOCKS" title='_DRM_STAT_LOCKS' data-ref="_DRM_STAT_LOCKS">_DRM_STAT_LOCKS</dfn>,</td></tr>
<tr><th id="251">251</th><td>	<dfn class="enum" id="_DRM_STAT_UNLOCKS" title='_DRM_STAT_UNLOCKS' data-ref="_DRM_STAT_UNLOCKS">_DRM_STAT_UNLOCKS</dfn>,</td></tr>
<tr><th id="252">252</th><td>	<dfn class="enum" id="_DRM_STAT_VALUE" title='_DRM_STAT_VALUE' data-ref="_DRM_STAT_VALUE">_DRM_STAT_VALUE</dfn>,	<i class="doc">/**&lt; Generic value */</i></td></tr>
<tr><th id="253">253</th><td>	<dfn class="enum" id="_DRM_STAT_BYTE" title='_DRM_STAT_BYTE' data-ref="_DRM_STAT_BYTE">_DRM_STAT_BYTE</dfn>,		<i class="doc">/**&lt; Generic byte counter (1024bytes/K) */</i></td></tr>
<tr><th id="254">254</th><td>	<dfn class="enum" id="_DRM_STAT_COUNT" title='_DRM_STAT_COUNT' data-ref="_DRM_STAT_COUNT">_DRM_STAT_COUNT</dfn>,	<i class="doc">/**&lt; Generic non-byte counter (1000/k) */</i></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="_DRM_STAT_IRQ" title='_DRM_STAT_IRQ' data-ref="_DRM_STAT_IRQ">_DRM_STAT_IRQ</dfn>,		<i class="doc">/**&lt; IRQ */</i></td></tr>
<tr><th id="257">257</th><td>	<dfn class="enum" id="_DRM_STAT_PRIMARY" title='_DRM_STAT_PRIMARY' data-ref="_DRM_STAT_PRIMARY">_DRM_STAT_PRIMARY</dfn>,	<i class="doc">/**&lt; Primary DMA bytes */</i></td></tr>
<tr><th id="258">258</th><td>	<dfn class="enum" id="_DRM_STAT_SECONDARY" title='_DRM_STAT_SECONDARY' data-ref="_DRM_STAT_SECONDARY">_DRM_STAT_SECONDARY</dfn>,	<i class="doc">/**&lt; Secondary DMA bytes */</i></td></tr>
<tr><th id="259">259</th><td>	<dfn class="enum" id="_DRM_STAT_DMA" title='_DRM_STAT_DMA' data-ref="_DRM_STAT_DMA">_DRM_STAT_DMA</dfn>,		<i class="doc">/**&lt; DMA */</i></td></tr>
<tr><th id="260">260</th><td>	<dfn class="enum" id="_DRM_STAT_SPECIAL" title='_DRM_STAT_SPECIAL' data-ref="_DRM_STAT_SPECIAL">_DRM_STAT_SPECIAL</dfn>,	<i class="doc">/**&lt; Special DMA (e.g., priority or polled) */</i></td></tr>
<tr><th id="261">261</th><td>	<dfn class="enum" id="_DRM_STAT_MISSED" title='_DRM_STAT_MISSED' data-ref="_DRM_STAT_MISSED">_DRM_STAT_MISSED</dfn>	<i class="doc">/**&lt; Missed DMA opportunity */</i></td></tr>
<tr><th id="262">262</th><td>	    <i>/* Add to the *END* of the list */</i></td></tr>
<tr><th id="263">263</th><td>};</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i class="doc">/**</i></td></tr>
<tr><th id="266">266</th><td><i class="doc"> * DRM_IOCTL_GET_STATS ioctl argument type.</i></td></tr>
<tr><th id="267">267</th><td><i class="doc"> */</i></td></tr>
<tr><th id="268">268</th><td><b>struct</b> <dfn class="type def" id="drm_stats" title='drm_stats' data-ref="drm_stats">drm_stats</dfn> {</td></tr>
<tr><th id="269">269</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_stats::count" title='drm_stats::count' data-ref="drm_stats::count">count</dfn>;</td></tr>
<tr><th id="270">270</th><td>	<b>struct</b> {</td></tr>
<tr><th id="271">271</th><td>		<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_stats::(anonymous)::value" title='drm_stats::(anonymous struct)::value' data-ref="drm_stats::(anonymous)::value">value</dfn>;</td></tr>
<tr><th id="272">272</th><td>		<b>enum</b> <a class="type" href="#drm_stat_type" title='drm_stat_type' data-ref="drm_stat_type">drm_stat_type</a> <dfn class="decl field" id="drm_stats::(anonymous)::type" title='drm_stats::(anonymous struct)::type' data-ref="drm_stats::(anonymous)::type">type</dfn>;</td></tr>
<tr><th id="273">273</th><td>	} <dfn class="decl field" id="drm_stats::data" title='drm_stats::data' data-ref="drm_stats::data">data</dfn>[<var>15</var>];</td></tr>
<tr><th id="274">274</th><td>};</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i class="doc">/**</i></td></tr>
<tr><th id="277">277</th><td><i class="doc"> * Hardware locking flags.</i></td></tr>
<tr><th id="278">278</th><td><i class="doc"> */</i></td></tr>
<tr><th id="279">279</th><td><b>enum</b> <dfn class="type def" id="drm_lock_flags" title='drm_lock_flags' data-ref="drm_lock_flags">drm_lock_flags</dfn> {</td></tr>
<tr><th id="280">280</th><td>	<dfn class="enum" id="_DRM_LOCK_READY" title='_DRM_LOCK_READY' data-ref="_DRM_LOCK_READY">_DRM_LOCK_READY</dfn> = <var>0x01</var>,	     <i class="doc">/**&lt; Wait until hardware is ready for DMA */</i></td></tr>
<tr><th id="281">281</th><td>	<dfn class="enum" id="_DRM_LOCK_QUIESCENT" title='_DRM_LOCK_QUIESCENT' data-ref="_DRM_LOCK_QUIESCENT">_DRM_LOCK_QUIESCENT</dfn> = <var>0x02</var>,  <i class="doc">/**&lt; Wait until hardware quiescent */</i></td></tr>
<tr><th id="282">282</th><td>	<dfn class="enum" id="_DRM_LOCK_FLUSH" title='_DRM_LOCK_FLUSH' data-ref="_DRM_LOCK_FLUSH">_DRM_LOCK_FLUSH</dfn> = <var>0x04</var>,	     <i class="doc">/**&lt; Flush this context's DMA queue first */</i></td></tr>
<tr><th id="283">283</th><td>	<dfn class="enum" id="_DRM_LOCK_FLUSH_ALL" title='_DRM_LOCK_FLUSH_ALL' data-ref="_DRM_LOCK_FLUSH_ALL">_DRM_LOCK_FLUSH_ALL</dfn> = <var>0x08</var>,  <i class="doc">/**&lt; Flush all DMA queues first */</i></td></tr>
<tr><th id="284">284</th><td>	<i>/* These *HALT* flags aren't supported yet</i></td></tr>
<tr><th id="285">285</th><td><i>	   -- they will be used to support the</i></td></tr>
<tr><th id="286">286</th><td><i>	   full-screen DGA-like mode. */</i></td></tr>
<tr><th id="287">287</th><td>	<dfn class="enum" id="_DRM_HALT_ALL_QUEUES" title='_DRM_HALT_ALL_QUEUES' data-ref="_DRM_HALT_ALL_QUEUES">_DRM_HALT_ALL_QUEUES</dfn> = <var>0x10</var>, <i class="doc">/**&lt; Halt all current and future queues */</i></td></tr>
<tr><th id="288">288</th><td>	<dfn class="enum" id="_DRM_HALT_CUR_QUEUES" title='_DRM_HALT_CUR_QUEUES' data-ref="_DRM_HALT_CUR_QUEUES">_DRM_HALT_CUR_QUEUES</dfn> = <var>0x20</var>  <i class="doc">/**&lt; Halt all current queues */</i></td></tr>
<tr><th id="289">289</th><td>};</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i class="doc">/**</i></td></tr>
<tr><th id="292">292</th><td><i class="doc"> * DRM_IOCTL_LOCK, DRM_IOCTL_UNLOCK and DRM_IOCTL_FINISH ioctl argument type.</i></td></tr>
<tr><th id="293">293</th><td><i class="doc"> *</i></td></tr>
<tr><th id="294">294</th><td><i class="doc"> * <span class="command">\sa</span> drmGetLock() and drmUnlock().</i></td></tr>
<tr><th id="295">295</th><td><i class="doc"> */</i></td></tr>
<tr><th id="296">296</th><td><b>struct</b> <dfn class="type def" id="drm_lock" title='drm_lock' data-ref="drm_lock">drm_lock</dfn> {</td></tr>
<tr><th id="297">297</th><td>	<em>int</em> <dfn class="decl field" id="drm_lock::context" title='drm_lock::context' data-ref="drm_lock::context">context</dfn>;</td></tr>
<tr><th id="298">298</th><td>	<b>enum</b> <a class="type" href="#drm_lock_flags" title='drm_lock_flags' data-ref="drm_lock_flags">drm_lock_flags</a> <dfn class="decl field" id="drm_lock::flags" title='drm_lock::flags' data-ref="drm_lock::flags">flags</dfn>;</td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i class="doc">/**</i></td></tr>
<tr><th id="302">302</th><td><i class="doc"> * DMA flags</i></td></tr>
<tr><th id="303">303</th><td><i class="doc"> *</i></td></tr>
<tr><th id="304">304</th><td><i class="doc"> * <span class="command">\warning</span></i></td></tr>
<tr><th id="305">305</th><td><i class="doc"> * These values<span class="command"> \e</span> <span class="arg">must</span> match xf86drm.h.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc"> *</i></td></tr>
<tr><th id="307">307</th><td><i class="doc"> * <span class="command">\sa</span> drm_dma.</i></td></tr>
<tr><th id="308">308</th><td><i class="doc"> */</i></td></tr>
<tr><th id="309">309</th><td><b>enum</b> <dfn class="type def" id="drm_dma_flags" title='drm_dma_flags' data-ref="drm_dma_flags">drm_dma_flags</dfn> {</td></tr>
<tr><th id="310">310</th><td>	<i>/* Flags for DMA buffer dispatch */</i></td></tr>
<tr><th id="311">311</th><td>	<dfn class="enum" id="_DRM_DMA_BLOCK" title='_DRM_DMA_BLOCK' data-ref="_DRM_DMA_BLOCK">_DRM_DMA_BLOCK</dfn> = <var>0x01</var>,	      <i class="doc">/**&lt;</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">				       * Block until buffer dispatched.</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">				       *</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">				       * <span class="command">\note</span> The buffer may not yet have</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">				       * been processed by the hardware --</i></td></tr>
<tr><th id="316">316</th><td><i class="doc">				       * getting a hardware lock with the</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">				       * hardware quiescent will ensure</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">				       * that the buffer has been</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">				       * processed.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">				       */</i></td></tr>
<tr><th id="321">321</th><td>	<dfn class="enum" id="_DRM_DMA_WHILE_LOCKED" title='_DRM_DMA_WHILE_LOCKED' data-ref="_DRM_DMA_WHILE_LOCKED">_DRM_DMA_WHILE_LOCKED</dfn> = <var>0x02</var>, <i class="doc">/**&lt; Dispatch while lock held */</i></td></tr>
<tr><th id="322">322</th><td>	<dfn class="enum" id="_DRM_DMA_PRIORITY" title='_DRM_DMA_PRIORITY' data-ref="_DRM_DMA_PRIORITY">_DRM_DMA_PRIORITY</dfn> = <var>0x04</var>,     <i class="doc">/**&lt; High priority dispatch */</i></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<i>/* Flags for DMA buffer request */</i></td></tr>
<tr><th id="325">325</th><td>	<dfn class="enum" id="_DRM_DMA_WAIT" title='_DRM_DMA_WAIT' data-ref="_DRM_DMA_WAIT">_DRM_DMA_WAIT</dfn> = <var>0x10</var>,	      <i class="doc">/**&lt; Wait for free buffers */</i></td></tr>
<tr><th id="326">326</th><td>	<dfn class="enum" id="_DRM_DMA_SMALLER_OK" title='_DRM_DMA_SMALLER_OK' data-ref="_DRM_DMA_SMALLER_OK">_DRM_DMA_SMALLER_OK</dfn> = <var>0x20</var>,   <i class="doc">/**&lt; Smaller-than-requested buffers OK */</i></td></tr>
<tr><th id="327">327</th><td>	<dfn class="enum" id="_DRM_DMA_LARGER_OK" title='_DRM_DMA_LARGER_OK' data-ref="_DRM_DMA_LARGER_OK">_DRM_DMA_LARGER_OK</dfn> = <var>0x40</var>     <i class="doc">/**&lt; Larger-than-requested buffers OK */</i></td></tr>
<tr><th id="328">328</th><td>};</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i class="doc">/**</i></td></tr>
<tr><th id="331">331</th><td><i class="doc"> * DRM_IOCTL_ADD_BUFS and DRM_IOCTL_MARK_BUFS ioctl argument type.</i></td></tr>
<tr><th id="332">332</th><td><i class="doc"> *</i></td></tr>
<tr><th id="333">333</th><td><i class="doc"> * <span class="command">\sa</span> drmAddBufs().</i></td></tr>
<tr><th id="334">334</th><td><i class="doc"> */</i></td></tr>
<tr><th id="335">335</th><td><b>struct</b> <dfn class="type def" id="drm_buf_desc" title='drm_buf_desc' data-ref="drm_buf_desc">drm_buf_desc</dfn> {</td></tr>
<tr><th id="336">336</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_desc::count" title='drm_buf_desc::count' data-ref="drm_buf_desc::count">count</dfn>;		 <i class="doc">/**&lt; Number of buffers of this size */</i></td></tr>
<tr><th id="337">337</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_desc::size" title='drm_buf_desc::size' data-ref="drm_buf_desc::size">size</dfn>;		 <i class="doc">/**&lt; Size in bytes */</i></td></tr>
<tr><th id="338">338</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_desc::low_mark" title='drm_buf_desc::low_mark' data-ref="drm_buf_desc::low_mark">low_mark</dfn>;		 <i class="doc">/**&lt; Low water mark */</i></td></tr>
<tr><th id="339">339</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_desc::high_mark" title='drm_buf_desc::high_mark' data-ref="drm_buf_desc::high_mark">high_mark</dfn>;		 <i class="doc">/**&lt; High water mark */</i></td></tr>
<tr><th id="340">340</th><td>	<b>enum</b> {</td></tr>
<tr><th id="341">341</th><td>		<dfn class="enum" id="drm_buf_desc::_DRM_PAGE_ALIGN" title='drm_buf_desc::_DRM_PAGE_ALIGN' data-ref="drm_buf_desc::_DRM_PAGE_ALIGN">_DRM_PAGE_ALIGN</dfn> = <var>0x01</var>,	<i class="doc">/**&lt; Align on page boundaries for DMA */</i></td></tr>
<tr><th id="342">342</th><td>		<dfn class="enum" id="drm_buf_desc::_DRM_AGP_BUFFER" title='drm_buf_desc::_DRM_AGP_BUFFER' data-ref="drm_buf_desc::_DRM_AGP_BUFFER">_DRM_AGP_BUFFER</dfn> = <var>0x02</var>,	<i class="doc">/**&lt; Buffer is in AGP space */</i></td></tr>
<tr><th id="343">343</th><td>		<dfn class="enum" id="drm_buf_desc::_DRM_SG_BUFFER" title='drm_buf_desc::_DRM_SG_BUFFER' data-ref="drm_buf_desc::_DRM_SG_BUFFER">_DRM_SG_BUFFER</dfn> = <var>0x04</var>,	<i class="doc">/**&lt; Scatter/gather memory buffer */</i></td></tr>
<tr><th id="344">344</th><td>		<dfn class="enum" id="drm_buf_desc::_DRM_FB_BUFFER" title='drm_buf_desc::_DRM_FB_BUFFER' data-ref="drm_buf_desc::_DRM_FB_BUFFER">_DRM_FB_BUFFER</dfn> = <var>0x08</var>,	<i class="doc">/**&lt; Buffer is in frame buffer */</i></td></tr>
<tr><th id="345">345</th><td>		<dfn class="enum" id="drm_buf_desc::_DRM_PCI_BUFFER_RO" title='drm_buf_desc::_DRM_PCI_BUFFER_RO' data-ref="drm_buf_desc::_DRM_PCI_BUFFER_RO">_DRM_PCI_BUFFER_RO</dfn> = <var>0x10</var> <i class="doc">/**&lt; Map PCI DMA buffer read-only */</i></td></tr>
<tr><th id="346">346</th><td>	} <dfn class="decl field" id="drm_buf_desc::flags" title='drm_buf_desc::flags' data-ref="drm_buf_desc::flags">flags</dfn>;</td></tr>
<tr><th id="347">347</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_buf_desc::agp_start" title='drm_buf_desc::agp_start' data-ref="drm_buf_desc::agp_start">agp_start</dfn>; <i class="doc">/**&lt;</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">				  * Start address of where the AGP buffers are</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">				  * in the AGP aperture</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">				  */</i></td></tr>
<tr><th id="351">351</th><td>};</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i class="doc">/**</i></td></tr>
<tr><th id="354">354</th><td><i class="doc"> * DRM_IOCTL_INFO_BUFS ioctl argument type.</i></td></tr>
<tr><th id="355">355</th><td><i class="doc"> */</i></td></tr>
<tr><th id="356">356</th><td><b>struct</b> <dfn class="type def" id="drm_buf_info" title='drm_buf_info' data-ref="drm_buf_info">drm_buf_info</dfn> {</td></tr>
<tr><th id="357">357</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_info::count" title='drm_buf_info::count' data-ref="drm_buf_info::count">count</dfn>;		<i class="doc">/**&lt; Entries in list */</i></td></tr>
<tr><th id="358">358</th><td>	<b>struct</b> <a class="type" href="#drm_buf_desc" title='drm_buf_desc' data-ref="drm_buf_desc">drm_buf_desc</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_buf_info::list" title='drm_buf_info::list' data-ref="drm_buf_info::list">list</dfn>;</td></tr>
<tr><th id="359">359</th><td>};</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i class="doc">/**</i></td></tr>
<tr><th id="362">362</th><td><i class="doc"> * DRM_IOCTL_FREE_BUFS ioctl argument type.</i></td></tr>
<tr><th id="363">363</th><td><i class="doc"> */</i></td></tr>
<tr><th id="364">364</th><td><b>struct</b> <dfn class="type def" id="drm_buf_free" title='drm_buf_free' data-ref="drm_buf_free">drm_buf_free</dfn> {</td></tr>
<tr><th id="365">365</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_free::count" title='drm_buf_free::count' data-ref="drm_buf_free::count">count</dfn>;</td></tr>
<tr><th id="366">366</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_buf_free::list" title='drm_buf_free::list' data-ref="drm_buf_free::list">list</dfn>;</td></tr>
<tr><th id="367">367</th><td>};</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i class="doc">/**</i></td></tr>
<tr><th id="370">370</th><td><i class="doc"> * Buffer information</i></td></tr>
<tr><th id="371">371</th><td><i class="doc"> *</i></td></tr>
<tr><th id="372">372</th><td><i class="doc"> * <span class="command">\sa</span> drm_buf_map.</i></td></tr>
<tr><th id="373">373</th><td><i class="doc"> */</i></td></tr>
<tr><th id="374">374</th><td><b>struct</b> <dfn class="type def" id="drm_buf_pub" title='drm_buf_pub' data-ref="drm_buf_pub">drm_buf_pub</dfn> {</td></tr>
<tr><th id="375">375</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_pub::idx" title='drm_buf_pub::idx' data-ref="drm_buf_pub::idx">idx</dfn>;		       <i class="doc">/**&lt; Index into the master buffer list */</i></td></tr>
<tr><th id="376">376</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_pub::total" title='drm_buf_pub::total' data-ref="drm_buf_pub::total">total</dfn>;		       <i class="doc">/**&lt; Buffer size */</i></td></tr>
<tr><th id="377">377</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_pub::used" title='drm_buf_pub::used' data-ref="drm_buf_pub::used">used</dfn>;		       <i class="doc">/**&lt; Amount of buffer in use (for DMA) */</i></td></tr>
<tr><th id="378">378</th><td>	<em>void</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_buf_pub::address" title='drm_buf_pub::address' data-ref="drm_buf_pub::address">address</dfn>;	       <i class="doc">/**&lt; Address of buffer */</i></td></tr>
<tr><th id="379">379</th><td>};</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i class="doc">/**</i></td></tr>
<tr><th id="382">382</th><td><i class="doc"> * DRM_IOCTL_MAP_BUFS ioctl argument type.</i></td></tr>
<tr><th id="383">383</th><td><i class="doc"> */</i></td></tr>
<tr><th id="384">384</th><td><b>struct</b> <dfn class="type def" id="drm_buf_map" title='drm_buf_map' data-ref="drm_buf_map">drm_buf_map</dfn> {</td></tr>
<tr><th id="385">385</th><td>	<em>int</em> <dfn class="decl field" id="drm_buf_map::count" title='drm_buf_map::count' data-ref="drm_buf_map::count">count</dfn>;		<i class="doc">/**&lt; Length of the buffer list */</i></td></tr>
<tr><th id="386">386</th><td><u>#<span data-ppcond="386">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="387">387</th><td>	<em>void</em> __user *virt;</td></tr>
<tr><th id="388">388</th><td><u>#<span data-ppcond="386">else</span></u></td></tr>
<tr><th id="389">389</th><td>	<em>void</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_buf_map::virtual" title='drm_buf_map::virtual' data-ref="drm_buf_map::virtual">virtual</dfn>;		<i class="doc">/**&lt; Mmap'd area in user-virtual */</i></td></tr>
<tr><th id="390">390</th><td><u>#<span data-ppcond="386">endif</span></u></td></tr>
<tr><th id="391">391</th><td>	<b>struct</b> <a class="type" href="#drm_buf_pub" title='drm_buf_pub' data-ref="drm_buf_pub">drm_buf_pub</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_buf_map::list" title='drm_buf_map::list' data-ref="drm_buf_map::list">list</dfn>;	<i class="doc">/**&lt; Buffer information */</i></td></tr>
<tr><th id="392">392</th><td>};</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i class="doc">/**</i></td></tr>
<tr><th id="395">395</th><td><i class="doc"> * DRM_IOCTL_DMA ioctl argument type.</i></td></tr>
<tr><th id="396">396</th><td><i class="doc"> *</i></td></tr>
<tr><th id="397">397</th><td><i class="doc"> * Indices here refer to the offset into the buffer list in drm_buf_get.</i></td></tr>
<tr><th id="398">398</th><td><i class="doc"> *</i></td></tr>
<tr><th id="399">399</th><td><i class="doc"> * <span class="command">\sa</span> drmDMA().</i></td></tr>
<tr><th id="400">400</th><td><i class="doc"> */</i></td></tr>
<tr><th id="401">401</th><td><b>struct</b> <dfn class="type def" id="drm_dma" title='drm_dma' data-ref="drm_dma">drm_dma</dfn> {</td></tr>
<tr><th id="402">402</th><td>	<em>int</em> <dfn class="decl field" id="drm_dma::context" title='drm_dma::context' data-ref="drm_dma::context">context</dfn>;			  <i class="doc">/**&lt; Context handle */</i></td></tr>
<tr><th id="403">403</th><td>	<em>int</em> <dfn class="decl field" id="drm_dma::send_count" title='drm_dma::send_count' data-ref="drm_dma::send_count">send_count</dfn>;			  <i class="doc">/**&lt; Number of buffers to send */</i></td></tr>
<tr><th id="404">404</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_dma::send_indices" title='drm_dma::send_indices' data-ref="drm_dma::send_indices">send_indices</dfn>;	  <i class="doc">/**&lt; List of handles to buffers */</i></td></tr>
<tr><th id="405">405</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_dma::send_sizes" title='drm_dma::send_sizes' data-ref="drm_dma::send_sizes">send_sizes</dfn>;		  <i class="doc">/**&lt; Lengths of data to send */</i></td></tr>
<tr><th id="406">406</th><td>	<b>enum</b> <a class="type" href="#drm_dma_flags" title='drm_dma_flags' data-ref="drm_dma_flags">drm_dma_flags</a> <dfn class="decl field" id="drm_dma::flags" title='drm_dma::flags' data-ref="drm_dma::flags">flags</dfn>;	  <i class="doc">/**&lt; Flags */</i></td></tr>
<tr><th id="407">407</th><td>	<em>int</em> <dfn class="decl field" id="drm_dma::request_count" title='drm_dma::request_count' data-ref="drm_dma::request_count">request_count</dfn>;		  <i class="doc">/**&lt; Number of buffers requested */</i></td></tr>
<tr><th id="408">408</th><td>	<em>int</em> <dfn class="decl field" id="drm_dma::request_size" title='drm_dma::request_size' data-ref="drm_dma::request_size">request_size</dfn>;		  <i class="doc">/**&lt; Desired size for buffers */</i></td></tr>
<tr><th id="409">409</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_dma::request_indices" title='drm_dma::request_indices' data-ref="drm_dma::request_indices">request_indices</dfn>;	  <i class="doc">/**&lt; Buffer information */</i></td></tr>
<tr><th id="410">410</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_dma::request_sizes" title='drm_dma::request_sizes' data-ref="drm_dma::request_sizes">request_sizes</dfn>;</td></tr>
<tr><th id="411">411</th><td>	<em>int</em> <dfn class="decl field" id="drm_dma::granted_count" title='drm_dma::granted_count' data-ref="drm_dma::granted_count">granted_count</dfn>;		  <i class="doc">/**&lt; Number of buffers granted */</i></td></tr>
<tr><th id="412">412</th><td>};</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><b>enum</b> <dfn class="type def" id="drm_ctx_flags" title='drm_ctx_flags' data-ref="drm_ctx_flags">drm_ctx_flags</dfn> {</td></tr>
<tr><th id="415">415</th><td>	<dfn class="enum" id="_DRM_CONTEXT_PRESERVED" title='_DRM_CONTEXT_PRESERVED' data-ref="_DRM_CONTEXT_PRESERVED">_DRM_CONTEXT_PRESERVED</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="416">416</th><td>	<dfn class="enum" id="_DRM_CONTEXT_2DONLY" title='_DRM_CONTEXT_2DONLY' data-ref="_DRM_CONTEXT_2DONLY">_DRM_CONTEXT_2DONLY</dfn> = <var>0x02</var></td></tr>
<tr><th id="417">417</th><td>};</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i class="doc">/**</i></td></tr>
<tr><th id="420">420</th><td><i class="doc"> * DRM_IOCTL_ADD_CTX ioctl argument type.</i></td></tr>
<tr><th id="421">421</th><td><i class="doc"> *</i></td></tr>
<tr><th id="422">422</th><td><i class="doc"> * <span class="command">\sa</span> drmCreateContext() and drmDestroyContext().</i></td></tr>
<tr><th id="423">423</th><td><i class="doc"> */</i></td></tr>
<tr><th id="424">424</th><td><b>struct</b> <dfn class="type def" id="drm_ctx" title='drm_ctx' data-ref="drm_ctx">drm_ctx</dfn> {</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="#drm_context_t" title='drm_context_t' data-type='unsigned int' data-ref="drm_context_t">drm_context_t</a> <dfn class="decl field" id="drm_ctx::handle" title='drm_ctx::handle' data-ref="drm_ctx::handle">handle</dfn>;</td></tr>
<tr><th id="426">426</th><td>	<b>enum</b> <a class="type" href="#drm_ctx_flags" title='drm_ctx_flags' data-ref="drm_ctx_flags">drm_ctx_flags</a> <dfn class="decl field" id="drm_ctx::flags" title='drm_ctx::flags' data-ref="drm_ctx::flags">flags</dfn>;</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i class="doc">/**</i></td></tr>
<tr><th id="430">430</th><td><i class="doc"> * DRM_IOCTL_RES_CTX ioctl argument type.</i></td></tr>
<tr><th id="431">431</th><td><i class="doc"> */</i></td></tr>
<tr><th id="432">432</th><td><b>struct</b> <dfn class="type def" id="drm_ctx_res" title='drm_ctx_res' data-ref="drm_ctx_res">drm_ctx_res</dfn> {</td></tr>
<tr><th id="433">433</th><td>	<em>int</em> <dfn class="decl field" id="drm_ctx_res::count" title='drm_ctx_res::count' data-ref="drm_ctx_res::count">count</dfn>;</td></tr>
<tr><th id="434">434</th><td>	<b>struct</b> <a class="type" href="#drm_ctx" title='drm_ctx' data-ref="drm_ctx">drm_ctx</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_ctx_res::contexts" title='drm_ctx_res::contexts' data-ref="drm_ctx_res::contexts">contexts</dfn>;</td></tr>
<tr><th id="435">435</th><td>};</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i class="doc">/**</i></td></tr>
<tr><th id="438">438</th><td><i class="doc"> * DRM_IOCTL_ADD_DRAW and DRM_IOCTL_RM_DRAW ioctl argument type.</i></td></tr>
<tr><th id="439">439</th><td><i class="doc"> */</i></td></tr>
<tr><th id="440">440</th><td><b>struct</b> <dfn class="type def" id="drm_draw" title='drm_draw' data-ref="drm_draw">drm_draw</dfn> {</td></tr>
<tr><th id="441">441</th><td>	<a class="typedef" href="#drm_drawable_t" title='drm_drawable_t' data-type='unsigned int' data-ref="drm_drawable_t">drm_drawable_t</a> <dfn class="decl field" id="drm_draw::handle" title='drm_draw::handle' data-ref="drm_draw::handle">handle</dfn>;</td></tr>
<tr><th id="442">442</th><td>};</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i class="doc">/**</i></td></tr>
<tr><th id="445">445</th><td><i class="doc"> * DRM_IOCTL_UPDATE_DRAW ioctl argument type.</i></td></tr>
<tr><th id="446">446</th><td><i class="doc"> */</i></td></tr>
<tr><th id="447">447</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="448">448</th><td>	<dfn class="enum" id="DRM_DRAWABLE_CLIPRECTS" title='DRM_DRAWABLE_CLIPRECTS' data-ref="DRM_DRAWABLE_CLIPRECTS">DRM_DRAWABLE_CLIPRECTS</dfn></td></tr>
<tr><th id="449">449</th><td>} <dfn class="typedef" id="drm_drawable_info_type_t" title='drm_drawable_info_type_t' data-type='enum drm_drawable_info_type_t' data-ref="drm_drawable_info_type_t">drm_drawable_info_type_t</dfn>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><b>struct</b> <dfn class="type def" id="drm_update_draw" title='drm_update_draw' data-ref="drm_update_draw">drm_update_draw</dfn> {</td></tr>
<tr><th id="452">452</th><td>	<a class="typedef" href="#drm_drawable_t" title='drm_drawable_t' data-type='unsigned int' data-ref="drm_drawable_t">drm_drawable_t</a> <dfn class="decl field" id="drm_update_draw::handle" title='drm_update_draw::handle' data-ref="drm_update_draw::handle">handle</dfn>;</td></tr>
<tr><th id="453">453</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_update_draw::type" title='drm_update_draw::type' data-ref="drm_update_draw::type">type</dfn>;</td></tr>
<tr><th id="454">454</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_update_draw::num" title='drm_update_draw::num' data-ref="drm_update_draw::num">num</dfn>;</td></tr>
<tr><th id="455">455</th><td>	<em>unsigned</em> <em>long</em> <em>long</em> <dfn class="decl field" id="drm_update_draw::data" title='drm_update_draw::data' data-ref="drm_update_draw::data">data</dfn>;</td></tr>
<tr><th id="456">456</th><td>};</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i class="doc">/**</i></td></tr>
<tr><th id="459">459</th><td><i class="doc"> * DRM_IOCTL_GET_MAGIC and DRM_IOCTL_AUTH_MAGIC ioctl argument type.</i></td></tr>
<tr><th id="460">460</th><td><i class="doc"> */</i></td></tr>
<tr><th id="461">461</th><td><b>struct</b> <dfn class="type def" id="drm_auth" title='drm_auth' data-ref="drm_auth">drm_auth</dfn> {</td></tr>
<tr><th id="462">462</th><td>	<a class="typedef" href="#drm_magic_t" title='drm_magic_t' data-type='unsigned int' data-ref="drm_magic_t">drm_magic_t</a> <dfn class="decl field" id="drm_auth::magic" title='drm_auth::magic' data-ref="drm_auth::magic">magic</dfn>;</td></tr>
<tr><th id="463">463</th><td>};</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><i class="doc">/**</i></td></tr>
<tr><th id="466">466</th><td><i class="doc"> * DRM_IOCTL_IRQ_BUSID ioctl argument type.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc"> *</i></td></tr>
<tr><th id="468">468</th><td><i class="doc"> * <span class="command">\sa</span> drmGetInterruptFromBusID().</i></td></tr>
<tr><th id="469">469</th><td><i class="doc"> */</i></td></tr>
<tr><th id="470">470</th><td><b>struct</b> <dfn class="type def" id="drm_irq_busid" title='drm_irq_busid' data-ref="drm_irq_busid">drm_irq_busid</dfn> {</td></tr>
<tr><th id="471">471</th><td>	<em>int</em> <dfn class="decl field" id="drm_irq_busid::irq" title='drm_irq_busid::irq' data-ref="drm_irq_busid::irq">irq</dfn>;	<i class="doc">/**&lt; IRQ number */</i></td></tr>
<tr><th id="472">472</th><td>	<em>int</em> <dfn class="decl field" id="drm_irq_busid::busnum" title='drm_irq_busid::busnum' data-ref="drm_irq_busid::busnum">busnum</dfn>;	<i class="doc">/**&lt; bus number */</i></td></tr>
<tr><th id="473">473</th><td>	<em>int</em> <dfn class="decl field" id="drm_irq_busid::devnum" title='drm_irq_busid::devnum' data-ref="drm_irq_busid::devnum">devnum</dfn>;	<i class="doc">/**&lt; device number */</i></td></tr>
<tr><th id="474">474</th><td>	<em>int</em> <dfn class="decl field" id="drm_irq_busid::funcnum" title='drm_irq_busid::funcnum' data-ref="drm_irq_busid::funcnum">funcnum</dfn>;	<i class="doc">/**&lt; function number */</i></td></tr>
<tr><th id="475">475</th><td>};</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><b>enum</b> <dfn class="type def" id="drm_vblank_seq_type" title='drm_vblank_seq_type' data-ref="drm_vblank_seq_type">drm_vblank_seq_type</dfn> {</td></tr>
<tr><th id="478">478</th><td>	<dfn class="enum" id="_DRM_VBLANK_ABSOLUTE" title='_DRM_VBLANK_ABSOLUTE' data-ref="_DRM_VBLANK_ABSOLUTE">_DRM_VBLANK_ABSOLUTE</dfn> = <var>0x0</var>,	<i class="doc">/**&lt; Wait for specific vblank sequence number */</i></td></tr>
<tr><th id="479">479</th><td>	<dfn class="enum" id="_DRM_VBLANK_RELATIVE" title='_DRM_VBLANK_RELATIVE' data-ref="_DRM_VBLANK_RELATIVE">_DRM_VBLANK_RELATIVE</dfn> = <var>0x1</var>,	<i class="doc">/**&lt; Wait for given number of vblanks */</i></td></tr>
<tr><th id="480">480</th><td>	<i>/* bits 1-6 are reserved for high crtcs */</i></td></tr>
<tr><th id="481">481</th><td>	<dfn class="enum" id="_DRM_VBLANK_HIGH_CRTC_MASK" title='_DRM_VBLANK_HIGH_CRTC_MASK' data-ref="_DRM_VBLANK_HIGH_CRTC_MASK">_DRM_VBLANK_HIGH_CRTC_MASK</dfn> = <var>0x0000003e</var>,</td></tr>
<tr><th id="482">482</th><td>	<dfn class="enum" id="_DRM_VBLANK_EVENT" title='_DRM_VBLANK_EVENT' data-ref="_DRM_VBLANK_EVENT">_DRM_VBLANK_EVENT</dfn> = <var>0x4000000</var>,   <i class="doc">/**&lt; Send event instead of blocking */</i></td></tr>
<tr><th id="483">483</th><td>	<dfn class="enum" id="_DRM_VBLANK_FLIP" title='_DRM_VBLANK_FLIP' data-ref="_DRM_VBLANK_FLIP">_DRM_VBLANK_FLIP</dfn> = <var>0x8000000</var>,   <i class="doc">/**&lt; Scheduled buffer swap should flip */</i></td></tr>
<tr><th id="484">484</th><td>	<dfn class="enum" id="_DRM_VBLANK_NEXTONMISS" title='_DRM_VBLANK_NEXTONMISS' data-ref="_DRM_VBLANK_NEXTONMISS">_DRM_VBLANK_NEXTONMISS</dfn> = <var>0x10000000</var>,	<i class="doc">/**&lt; If missed, wait for next vblank */</i></td></tr>
<tr><th id="485">485</th><td>	<dfn class="enum" id="_DRM_VBLANK_SECONDARY" title='_DRM_VBLANK_SECONDARY' data-ref="_DRM_VBLANK_SECONDARY">_DRM_VBLANK_SECONDARY</dfn> = <var>0x20000000</var>,	<i class="doc">/**&lt; Secondary display controller */</i></td></tr>
<tr><th id="486">486</th><td>	<dfn class="enum" id="_DRM_VBLANK_SIGNAL" title='_DRM_VBLANK_SIGNAL' data-ref="_DRM_VBLANK_SIGNAL">_DRM_VBLANK_SIGNAL</dfn> = <var>0x40000000</var>	<i class="doc">/**&lt; Send signal instead of blocking, unsupported */</i></td></tr>
<tr><th id="487">487</th><td>};</td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/_DRM_VBLANK_HIGH_CRTC_SHIFT" data-ref="_M/_DRM_VBLANK_HIGH_CRTC_SHIFT">_DRM_VBLANK_HIGH_CRTC_SHIFT</dfn> 1</u></td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/_DRM_VBLANK_TYPES_MASK" data-ref="_M/_DRM_VBLANK_TYPES_MASK">_DRM_VBLANK_TYPES_MASK</dfn> (_DRM_VBLANK_ABSOLUTE | _DRM_VBLANK_RELATIVE)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/_DRM_VBLANK_FLAGS_MASK" data-ref="_M/_DRM_VBLANK_FLAGS_MASK">_DRM_VBLANK_FLAGS_MASK</dfn> (_DRM_VBLANK_EVENT | _DRM_VBLANK_SIGNAL | \</u></td></tr>
<tr><th id="492">492</th><td><u>				_DRM_VBLANK_SECONDARY | _DRM_VBLANK_NEXTONMISS)</u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><b>struct</b> <dfn class="type def" id="drm_wait_vblank_request" title='drm_wait_vblank_request' data-ref="drm_wait_vblank_request">drm_wait_vblank_request</dfn> {</td></tr>
<tr><th id="495">495</th><td>	<b>enum</b> <a class="type" href="#drm_vblank_seq_type" title='drm_vblank_seq_type' data-ref="drm_vblank_seq_type">drm_vblank_seq_type</a> <dfn class="decl field" id="drm_wait_vblank_request::type" title='drm_wait_vblank_request::type' data-ref="drm_wait_vblank_request::type">type</dfn>;</td></tr>
<tr><th id="496">496</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_wait_vblank_request::sequence" title='drm_wait_vblank_request::sequence' data-ref="drm_wait_vblank_request::sequence">sequence</dfn>;</td></tr>
<tr><th id="497">497</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_wait_vblank_request::signal" title='drm_wait_vblank_request::signal' data-ref="drm_wait_vblank_request::signal">signal</dfn>;</td></tr>
<tr><th id="498">498</th><td>};</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><b>struct</b> <dfn class="type def" id="drm_wait_vblank_reply" title='drm_wait_vblank_reply' data-ref="drm_wait_vblank_reply">drm_wait_vblank_reply</dfn> {</td></tr>
<tr><th id="501">501</th><td>	<b>enum</b> <a class="type" href="#drm_vblank_seq_type" title='drm_vblank_seq_type' data-ref="drm_vblank_seq_type">drm_vblank_seq_type</a> <dfn class="decl field" id="drm_wait_vblank_reply::type" title='drm_wait_vblank_reply::type' data-ref="drm_wait_vblank_reply::type">type</dfn>;</td></tr>
<tr><th id="502">502</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_wait_vblank_reply::sequence" title='drm_wait_vblank_reply::sequence' data-ref="drm_wait_vblank_reply::sequence">sequence</dfn>;</td></tr>
<tr><th id="503">503</th><td>	<em>long</em> <dfn class="decl field" id="drm_wait_vblank_reply::tval_sec" title='drm_wait_vblank_reply::tval_sec' data-ref="drm_wait_vblank_reply::tval_sec">tval_sec</dfn>;</td></tr>
<tr><th id="504">504</th><td>	<em>long</em> <dfn class="decl field" id="drm_wait_vblank_reply::tval_usec" title='drm_wait_vblank_reply::tval_usec' data-ref="drm_wait_vblank_reply::tval_usec">tval_usec</dfn>;</td></tr>
<tr><th id="505">505</th><td>};</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i class="doc">/**</i></td></tr>
<tr><th id="508">508</th><td><i class="doc"> * DRM_IOCTL_WAIT_VBLANK ioctl argument type.</i></td></tr>
<tr><th id="509">509</th><td><i class="doc"> *</i></td></tr>
<tr><th id="510">510</th><td><i class="doc"> * <span class="command">\sa</span> drmWaitVBlank().</i></td></tr>
<tr><th id="511">511</th><td><i class="doc"> */</i></td></tr>
<tr><th id="512">512</th><td><b>union</b> <dfn class="type def" id="drm_wait_vblank" title='drm_wait_vblank' data-ref="drm_wait_vblank">drm_wait_vblank</dfn> {</td></tr>
<tr><th id="513">513</th><td>	<b>struct</b> <a class="type" href="#drm_wait_vblank_request" title='drm_wait_vblank_request' data-ref="drm_wait_vblank_request">drm_wait_vblank_request</a> <dfn class="decl field" id="drm_wait_vblank::request" title='drm_wait_vblank::request' data-ref="drm_wait_vblank::request">request</dfn>;</td></tr>
<tr><th id="514">514</th><td>	<b>struct</b> <a class="type" href="#drm_wait_vblank_reply" title='drm_wait_vblank_reply' data-ref="drm_wait_vblank_reply">drm_wait_vblank_reply</a> <dfn class="decl field" id="drm_wait_vblank::reply" title='drm_wait_vblank::reply' data-ref="drm_wait_vblank::reply">reply</dfn>;</td></tr>
<tr><th id="515">515</th><td>};</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/_DRM_PRE_MODESET" data-ref="_M/_DRM_PRE_MODESET">_DRM_PRE_MODESET</dfn> 1</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/_DRM_POST_MODESET" data-ref="_M/_DRM_POST_MODESET">_DRM_POST_MODESET</dfn> 2</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i class="doc">/**</i></td></tr>
<tr><th id="521">521</th><td><i class="doc"> * DRM_IOCTL_MODESET_CTL ioctl argument type</i></td></tr>
<tr><th id="522">522</th><td><i class="doc"> *</i></td></tr>
<tr><th id="523">523</th><td><i class="doc"> * <span class="command">\sa</span> drmModesetCtl().</i></td></tr>
<tr><th id="524">524</th><td><i class="doc"> */</i></td></tr>
<tr><th id="525">525</th><td><b>struct</b> <dfn class="type def" id="drm_modeset_ctl" title='drm_modeset_ctl' data-ref="drm_modeset_ctl">drm_modeset_ctl</dfn> {</td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_modeset_ctl::crtc" title='drm_modeset_ctl::crtc' data-ref="drm_modeset_ctl::crtc">crtc</dfn>;</td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_modeset_ctl::cmd" title='drm_modeset_ctl::cmd' data-ref="drm_modeset_ctl::cmd">cmd</dfn>;</td></tr>
<tr><th id="528">528</th><td>};</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i class="doc">/**</i></td></tr>
<tr><th id="531">531</th><td><i class="doc"> * DRM_IOCTL_AGP_ENABLE ioctl argument type.</i></td></tr>
<tr><th id="532">532</th><td><i class="doc"> *</i></td></tr>
<tr><th id="533">533</th><td><i class="doc"> * <span class="command">\sa</span> drmAgpEnable().</i></td></tr>
<tr><th id="534">534</th><td><i class="doc"> */</i></td></tr>
<tr><th id="535">535</th><td><b>struct</b> <dfn class="type def" id="drm_agp_mode" title='drm_agp_mode' data-ref="drm_agp_mode">drm_agp_mode</dfn> {</td></tr>
<tr><th id="536">536</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_mode::mode" title='drm_agp_mode::mode' data-ref="drm_agp_mode::mode">mode</dfn>;	<i class="doc">/**&lt; AGP mode */</i></td></tr>
<tr><th id="537">537</th><td>};</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><i class="doc">/**</i></td></tr>
<tr><th id="540">540</th><td><i class="doc"> * DRM_IOCTL_AGP_ALLOC and DRM_IOCTL_AGP_FREE ioctls argument type.</i></td></tr>
<tr><th id="541">541</th><td><i class="doc"> *</i></td></tr>
<tr><th id="542">542</th><td><i class="doc"> * <span class="command">\sa</span> drmAgpAlloc() and drmAgpFree().</i></td></tr>
<tr><th id="543">543</th><td><i class="doc"> */</i></td></tr>
<tr><th id="544">544</th><td><b>struct</b> <dfn class="type def" id="drm_agp_buffer" title='drm_agp_buffer' data-ref="drm_agp_buffer">drm_agp_buffer</dfn> {</td></tr>
<tr><th id="545">545</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_buffer::size" title='drm_agp_buffer::size' data-ref="drm_agp_buffer::size">size</dfn>;	<i class="doc">/**&lt; In bytes -- will round to page boundary */</i></td></tr>
<tr><th id="546">546</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_buffer::handle" title='drm_agp_buffer::handle' data-ref="drm_agp_buffer::handle">handle</dfn>;	<i class="doc">/**&lt; Used for binding / unbinding */</i></td></tr>
<tr><th id="547">547</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_buffer::type" title='drm_agp_buffer::type' data-ref="drm_agp_buffer::type">type</dfn>;	<i class="doc">/**&lt; Type of memory to allocate */</i></td></tr>
<tr><th id="548">548</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_buffer::physical" title='drm_agp_buffer::physical' data-ref="drm_agp_buffer::physical">physical</dfn>;	<i class="doc">/**&lt; Physical used by i810 */</i></td></tr>
<tr><th id="549">549</th><td>};</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i class="doc">/**</i></td></tr>
<tr><th id="552">552</th><td><i class="doc"> * DRM_IOCTL_AGP_BIND and DRM_IOCTL_AGP_UNBIND ioctls argument type.</i></td></tr>
<tr><th id="553">553</th><td><i class="doc"> *</i></td></tr>
<tr><th id="554">554</th><td><i class="doc"> * <span class="command">\sa</span> drmAgpBind() and drmAgpUnbind().</i></td></tr>
<tr><th id="555">555</th><td><i class="doc"> */</i></td></tr>
<tr><th id="556">556</th><td><b>struct</b> <dfn class="type def" id="drm_agp_binding" title='drm_agp_binding' data-ref="drm_agp_binding">drm_agp_binding</dfn> {</td></tr>
<tr><th id="557">557</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_binding::handle" title='drm_agp_binding::handle' data-ref="drm_agp_binding::handle">handle</dfn>;	<i class="doc">/**&lt; From drm_agp_buffer */</i></td></tr>
<tr><th id="558">558</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_binding::offset" title='drm_agp_binding::offset' data-ref="drm_agp_binding::offset">offset</dfn>;	<i class="doc">/**&lt; In bytes -- will round to page boundary */</i></td></tr>
<tr><th id="559">559</th><td>};</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i class="doc">/**</i></td></tr>
<tr><th id="562">562</th><td><i class="doc"> * DRM_IOCTL_AGP_INFO ioctl argument type.</i></td></tr>
<tr><th id="563">563</th><td><i class="doc"> *</i></td></tr>
<tr><th id="564">564</th><td><i class="doc"> * <span class="command">\sa</span> drmAgpVersionMajor(), drmAgpVersionMinor(), drmAgpGetMode(),</i></td></tr>
<tr><th id="565">565</th><td><i class="doc"> * drmAgpBase(), drmAgpSize(), drmAgpMemoryUsed(), drmAgpMemoryAvail(),</i></td></tr>
<tr><th id="566">566</th><td><i class="doc"> * drmAgpVendorId() and drmAgpDeviceId().</i></td></tr>
<tr><th id="567">567</th><td><i class="doc"> */</i></td></tr>
<tr><th id="568">568</th><td><b>struct</b> <dfn class="type def" id="drm_agp_info" title='drm_agp_info' data-ref="drm_agp_info">drm_agp_info</dfn> {</td></tr>
<tr><th id="569">569</th><td>	<em>int</em> <dfn class="decl field" id="drm_agp_info::agp_version_major" title='drm_agp_info::agp_version_major' data-ref="drm_agp_info::agp_version_major">agp_version_major</dfn>;</td></tr>
<tr><th id="570">570</th><td>	<em>int</em> <dfn class="decl field" id="drm_agp_info::agp_version_minor" title='drm_agp_info::agp_version_minor' data-ref="drm_agp_info::agp_version_minor">agp_version_minor</dfn>;</td></tr>
<tr><th id="571">571</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_info::mode" title='drm_agp_info::mode' data-ref="drm_agp_info::mode">mode</dfn>;</td></tr>
<tr><th id="572">572</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_info::aperture_base" title='drm_agp_info::aperture_base' data-ref="drm_agp_info::aperture_base">aperture_base</dfn>;	<i>/* physical address */</i></td></tr>
<tr><th id="573">573</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_info::aperture_size" title='drm_agp_info::aperture_size' data-ref="drm_agp_info::aperture_size">aperture_size</dfn>;	<i>/* bytes */</i></td></tr>
<tr><th id="574">574</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_info::memory_allowed" title='drm_agp_info::memory_allowed' data-ref="drm_agp_info::memory_allowed">memory_allowed</dfn>;	<i>/* bytes */</i></td></tr>
<tr><th id="575">575</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_agp_info::memory_used" title='drm_agp_info::memory_used' data-ref="drm_agp_info::memory_used">memory_used</dfn>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>	<i>/* PCI information */</i></td></tr>
<tr><th id="578">578</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="drm_agp_info::id_vendor" title='drm_agp_info::id_vendor' data-ref="drm_agp_info::id_vendor">id_vendor</dfn>;</td></tr>
<tr><th id="579">579</th><td>	<em>unsigned</em> <em>short</em> <dfn class="decl field" id="drm_agp_info::id_device" title='drm_agp_info::id_device' data-ref="drm_agp_info::id_device">id_device</dfn>;</td></tr>
<tr><th id="580">580</th><td>};</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><i class="doc">/**</i></td></tr>
<tr><th id="583">583</th><td><i class="doc"> * DRM_IOCTL_SG_ALLOC ioctl argument type.</i></td></tr>
<tr><th id="584">584</th><td><i class="doc"> */</i></td></tr>
<tr><th id="585">585</th><td><b>struct</b> <dfn class="type def" id="drm_scatter_gather" title='drm_scatter_gather' data-ref="drm_scatter_gather">drm_scatter_gather</dfn> {</td></tr>
<tr><th id="586">586</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_scatter_gather::size" title='drm_scatter_gather::size' data-ref="drm_scatter_gather::size">size</dfn>;	<i class="doc">/**&lt; In bytes -- will round to page boundary */</i></td></tr>
<tr><th id="587">587</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_scatter_gather::handle" title='drm_scatter_gather::handle' data-ref="drm_scatter_gather::handle">handle</dfn>;	<i class="doc">/**&lt; Used for mapping / unmapping */</i></td></tr>
<tr><th id="588">588</th><td>};</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><i class="doc">/**</i></td></tr>
<tr><th id="591">591</th><td><i class="doc"> * DRM_IOCTL_SET_VERSION ioctl argument type.</i></td></tr>
<tr><th id="592">592</th><td><i class="doc"> */</i></td></tr>
<tr><th id="593">593</th><td><b>struct</b> <dfn class="type def" id="drm_set_version" title='drm_set_version' data-ref="drm_set_version">drm_set_version</dfn> {</td></tr>
<tr><th id="594">594</th><td>	<em>int</em> <dfn class="decl field" id="drm_set_version::drm_di_major" title='drm_set_version::drm_di_major' data-ref="drm_set_version::drm_di_major">drm_di_major</dfn>;</td></tr>
<tr><th id="595">595</th><td>	<em>int</em> <dfn class="decl field" id="drm_set_version::drm_di_minor" title='drm_set_version::drm_di_minor' data-ref="drm_set_version::drm_di_minor">drm_di_minor</dfn>;</td></tr>
<tr><th id="596">596</th><td>	<em>int</em> <dfn class="decl field" id="drm_set_version::drm_dd_major" title='drm_set_version::drm_dd_major' data-ref="drm_set_version::drm_dd_major">drm_dd_major</dfn>;</td></tr>
<tr><th id="597">597</th><td>	<em>int</em> <dfn class="decl field" id="drm_set_version::drm_dd_minor" title='drm_set_version::drm_dd_minor' data-ref="drm_set_version::drm_dd_minor">drm_dd_minor</dfn>;</td></tr>
<tr><th id="598">598</th><td>};</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i class="doc">/** DRM_IOCTL_GEM_CLOSE ioctl argument type */</i></td></tr>
<tr><th id="601">601</th><td><b>struct</b> <dfn class="type def" id="drm_gem_close" title='drm_gem_close' data-ref="drm_gem_close">drm_gem_close</dfn> {</td></tr>
<tr><th id="602">602</th><td>	<i class="doc">/** Handle of the object to be closed. */</i></td></tr>
<tr><th id="603">603</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_gem_close::handle" title='drm_gem_close::handle' data-ref="drm_gem_close::handle">handle</dfn>;</td></tr>
<tr><th id="604">604</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_gem_close::pad" title='drm_gem_close::pad' data-ref="drm_gem_close::pad">pad</dfn>;</td></tr>
<tr><th id="605">605</th><td>};</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i class="doc">/** DRM_IOCTL_GEM_FLINK ioctl argument type */</i></td></tr>
<tr><th id="608">608</th><td><b>struct</b> <dfn class="type def" id="drm_gem_flink" title='drm_gem_flink' data-ref="drm_gem_flink">drm_gem_flink</dfn> {</td></tr>
<tr><th id="609">609</th><td>	<i class="doc">/** Handle for the object being named */</i></td></tr>
<tr><th id="610">610</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_gem_flink::handle" title='drm_gem_flink::handle' data-ref="drm_gem_flink::handle">handle</dfn>;</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>	<i class="doc">/** Returned global name */</i></td></tr>
<tr><th id="613">613</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_gem_flink::name" title='drm_gem_flink::name' data-ref="drm_gem_flink::name">name</dfn>;</td></tr>
<tr><th id="614">614</th><td>};</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><i class="doc">/** DRM_IOCTL_GEM_OPEN ioctl argument type */</i></td></tr>
<tr><th id="617">617</th><td><b>struct</b> <dfn class="type def" id="drm_gem_open" title='drm_gem_open' data-ref="drm_gem_open">drm_gem_open</dfn> {</td></tr>
<tr><th id="618">618</th><td>	<i class="doc">/** Name of object being opened */</i></td></tr>
<tr><th id="619">619</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_gem_open::name" title='drm_gem_open::name' data-ref="drm_gem_open::name">name</dfn>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>	<i class="doc">/** Returned handle for the object */</i></td></tr>
<tr><th id="622">622</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_gem_open::handle" title='drm_gem_open::handle' data-ref="drm_gem_open::handle">handle</dfn>;</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>	<i class="doc">/** Returned size of the object */</i></td></tr>
<tr><th id="625">625</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_gem_open::size" title='drm_gem_open::size' data-ref="drm_gem_open::size">size</dfn>;</td></tr>
<tr><th id="626">626</th><td>};</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_DUMB_BUFFER" data-ref="_M/DRM_CAP_DUMB_BUFFER">DRM_CAP_DUMB_BUFFER</dfn>		0x1</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_VBLANK_HIGH_CRTC" data-ref="_M/DRM_CAP_VBLANK_HIGH_CRTC">DRM_CAP_VBLANK_HIGH_CRTC</dfn>	0x2</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_DUMB_PREFERRED_DEPTH" data-ref="_M/DRM_CAP_DUMB_PREFERRED_DEPTH">DRM_CAP_DUMB_PREFERRED_DEPTH</dfn>	0x3</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_DUMB_PREFER_SHADOW" data-ref="_M/DRM_CAP_DUMB_PREFER_SHADOW">DRM_CAP_DUMB_PREFER_SHADOW</dfn>	0x4</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_PRIME" data-ref="_M/DRM_CAP_PRIME">DRM_CAP_PRIME</dfn>			0x5</u></td></tr>
<tr><th id="633">633</th><td><u>#define  <dfn class="macro" id="_M/DRM_PRIME_CAP_IMPORT" data-ref="_M/DRM_PRIME_CAP_IMPORT">DRM_PRIME_CAP_IMPORT</dfn>		0x1</u></td></tr>
<tr><th id="634">634</th><td><u>#define  <dfn class="macro" id="_M/DRM_PRIME_CAP_EXPORT" data-ref="_M/DRM_PRIME_CAP_EXPORT">DRM_PRIME_CAP_EXPORT</dfn>		0x2</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_TIMESTAMP_MONOTONIC" data-ref="_M/DRM_CAP_TIMESTAMP_MONOTONIC">DRM_CAP_TIMESTAMP_MONOTONIC</dfn>	0x6</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_ASYNC_PAGE_FLIP" data-ref="_M/DRM_CAP_ASYNC_PAGE_FLIP">DRM_CAP_ASYNC_PAGE_FLIP</dfn>		0x7</u></td></tr>
<tr><th id="637">637</th><td><i>/*</i></td></tr>
<tr><th id="638">638</th><td><i> * The CURSOR_WIDTH and CURSOR_HEIGHT capabilities return a valid widthxheight</i></td></tr>
<tr><th id="639">639</th><td><i> * combination for the hardware cursor. The intention is that a hardware</i></td></tr>
<tr><th id="640">640</th><td><i> * agnostic userspace can query a cursor plane size to use.</i></td></tr>
<tr><th id="641">641</th><td><i> *</i></td></tr>
<tr><th id="642">642</th><td><i> * Note that the cross-driver contract is to merely return a valid size;</i></td></tr>
<tr><th id="643">643</th><td><i> * drivers are free to attach another meaning on top, eg. i915 returns the</i></td></tr>
<tr><th id="644">644</th><td><i> * maximum plane size.</i></td></tr>
<tr><th id="645">645</th><td><i> */</i></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_CURSOR_WIDTH" data-ref="_M/DRM_CAP_CURSOR_WIDTH">DRM_CAP_CURSOR_WIDTH</dfn>		0x8</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_CURSOR_HEIGHT" data-ref="_M/DRM_CAP_CURSOR_HEIGHT">DRM_CAP_CURSOR_HEIGHT</dfn>		0x9</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_ADDFB2_MODIFIERS" data-ref="_M/DRM_CAP_ADDFB2_MODIFIERS">DRM_CAP_ADDFB2_MODIFIERS</dfn>	0x10</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_PAGE_FLIP_TARGET" data-ref="_M/DRM_CAP_PAGE_FLIP_TARGET">DRM_CAP_PAGE_FLIP_TARGET</dfn>	0x11</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_CRTC_IN_VBLANK_EVENT" data-ref="_M/DRM_CAP_CRTC_IN_VBLANK_EVENT">DRM_CAP_CRTC_IN_VBLANK_EVENT</dfn>	0x12</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/DRM_CAP_SYNCOBJ" data-ref="_M/DRM_CAP_SYNCOBJ">DRM_CAP_SYNCOBJ</dfn>		0x13</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i class="doc">/** DRM_IOCTL_GET_CAP ioctl argument type */</i></td></tr>
<tr><th id="654">654</th><td><b>struct</b> <dfn class="type def" id="drm_get_cap" title='drm_get_cap' data-ref="drm_get_cap">drm_get_cap</dfn> {</td></tr>
<tr><th id="655">655</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_get_cap::capability" title='drm_get_cap::capability' data-ref="drm_get_cap::capability">capability</dfn>;</td></tr>
<tr><th id="656">656</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_get_cap::value" title='drm_get_cap::value' data-ref="drm_get_cap::value">value</dfn>;</td></tr>
<tr><th id="657">657</th><td>};</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i class="doc">/**</i></td></tr>
<tr><th id="660">660</th><td><i class="doc"> * DRM_CLIENT_CAP_STEREO_3D</i></td></tr>
<tr><th id="661">661</th><td><i class="doc"> *</i></td></tr>
<tr><th id="662">662</th><td><i class="doc"> * if set to 1, the DRM core will expose the stereo 3D capabilities of the</i></td></tr>
<tr><th id="663">663</th><td><i class="doc"> * monitor by advertising the supported 3D layouts in the flags of struct</i></td></tr>
<tr><th id="664">664</th><td><i class="doc"> * drm_mode_modeinfo.</i></td></tr>
<tr><th id="665">665</th><td><i class="doc"> */</i></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/DRM_CLIENT_CAP_STEREO_3D" data-ref="_M/DRM_CLIENT_CAP_STEREO_3D">DRM_CLIENT_CAP_STEREO_3D</dfn>	1</u></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i class="doc">/**</i></td></tr>
<tr><th id="669">669</th><td><i class="doc"> * DRM_CLIENT_CAP_UNIVERSAL_PLANES</i></td></tr>
<tr><th id="670">670</th><td><i class="doc"> *</i></td></tr>
<tr><th id="671">671</th><td><i class="doc"> * If set to 1, the DRM core will expose all planes (overlay, primary, and</i></td></tr>
<tr><th id="672">672</th><td><i class="doc"> * cursor) to userspace.</i></td></tr>
<tr><th id="673">673</th><td><i class="doc"> */</i></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/DRM_CLIENT_CAP_UNIVERSAL_PLANES" data-ref="_M/DRM_CLIENT_CAP_UNIVERSAL_PLANES">DRM_CLIENT_CAP_UNIVERSAL_PLANES</dfn>  2</u></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><i class="doc">/**</i></td></tr>
<tr><th id="677">677</th><td><i class="doc"> * DRM_CLIENT_CAP_ATOMIC</i></td></tr>
<tr><th id="678">678</th><td><i class="doc"> *</i></td></tr>
<tr><th id="679">679</th><td><i class="doc"> * If set to 1, the DRM core will expose atomic properties to userspace</i></td></tr>
<tr><th id="680">680</th><td><i class="doc"> */</i></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/DRM_CLIENT_CAP_ATOMIC" data-ref="_M/DRM_CLIENT_CAP_ATOMIC">DRM_CLIENT_CAP_ATOMIC</dfn>	3</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i class="doc">/** DRM_IOCTL_SET_CLIENT_CAP ioctl argument type */</i></td></tr>
<tr><th id="684">684</th><td><b>struct</b> <dfn class="type def" id="drm_set_client_cap" title='drm_set_client_cap' data-ref="drm_set_client_cap">drm_set_client_cap</dfn> {</td></tr>
<tr><th id="685">685</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_set_client_cap::capability" title='drm_set_client_cap::capability' data-ref="drm_set_client_cap::capability">capability</dfn>;</td></tr>
<tr><th id="686">686</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_set_client_cap::value" title='drm_set_client_cap::value' data-ref="drm_set_client_cap::value">value</dfn>;</td></tr>
<tr><th id="687">687</th><td>};</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/DRM_RDWR" data-ref="_M/DRM_RDWR">DRM_RDWR</dfn> O_RDWR</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/DRM_CLOEXEC" data-ref="_M/DRM_CLOEXEC">DRM_CLOEXEC</dfn> O_CLOEXEC</u></td></tr>
<tr><th id="691">691</th><td><b>struct</b> <dfn class="type def" id="drm_prime_handle" title='drm_prime_handle' data-ref="drm_prime_handle">drm_prime_handle</dfn> {</td></tr>
<tr><th id="692">692</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_prime_handle::handle" title='drm_prime_handle::handle' data-ref="drm_prime_handle::handle">handle</dfn>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>	<i class="doc">/** Flags.. only applicable for handle-&gt;fd */</i></td></tr>
<tr><th id="695">695</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_prime_handle::flags" title='drm_prime_handle::flags' data-ref="drm_prime_handle::flags">flags</dfn>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>	<i class="doc">/** Returned dmabuf file descriptor */</i></td></tr>
<tr><th id="698">698</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_prime_handle::fd" title='drm_prime_handle::fd' data-ref="drm_prime_handle::fd">fd</dfn>;</td></tr>
<tr><th id="699">699</th><td>};</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><b>struct</b> <dfn class="type def" id="drm_syncobj_create" title='drm_syncobj_create' data-ref="drm_syncobj_create">drm_syncobj_create</dfn> {</td></tr>
<tr><th id="702">702</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_create::handle" title='drm_syncobj_create::handle' data-ref="drm_syncobj_create::handle">handle</dfn>;</td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/DRM_SYNCOBJ_CREATE_SIGNALED" data-ref="_M/DRM_SYNCOBJ_CREATE_SIGNALED">DRM_SYNCOBJ_CREATE_SIGNALED</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="704">704</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_create::flags" title='drm_syncobj_create::flags' data-ref="drm_syncobj_create::flags">flags</dfn>;</td></tr>
<tr><th id="705">705</th><td>};</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><b>struct</b> <dfn class="type def" id="drm_syncobj_destroy" title='drm_syncobj_destroy' data-ref="drm_syncobj_destroy">drm_syncobj_destroy</dfn> {</td></tr>
<tr><th id="708">708</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_destroy::handle" title='drm_syncobj_destroy::handle' data-ref="drm_syncobj_destroy::handle">handle</dfn>;</td></tr>
<tr><th id="709">709</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_destroy::pad" title='drm_syncobj_destroy::pad' data-ref="drm_syncobj_destroy::pad">pad</dfn>;</td></tr>
<tr><th id="710">710</th><td>};</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE" data-ref="_M/DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE">DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE" data-ref="_M/DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE">DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="714">714</th><td><b>struct</b> <dfn class="type def" id="drm_syncobj_handle" title='drm_syncobj_handle' data-ref="drm_syncobj_handle">drm_syncobj_handle</dfn> {</td></tr>
<tr><th id="715">715</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_handle::handle" title='drm_syncobj_handle::handle' data-ref="drm_syncobj_handle::handle">handle</dfn>;</td></tr>
<tr><th id="716">716</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_handle::flags" title='drm_syncobj_handle::flags' data-ref="drm_syncobj_handle::flags">flags</dfn>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_syncobj_handle::fd" title='drm_syncobj_handle::fd' data-ref="drm_syncobj_handle::fd">fd</dfn>;</td></tr>
<tr><th id="719">719</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_handle::pad" title='drm_syncobj_handle::pad' data-ref="drm_syncobj_handle::pad">pad</dfn>;</td></tr>
<tr><th id="720">720</th><td>};</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL" data-ref="_M/DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL">DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT" data-ref="_M/DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT">DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT</dfn> (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="724">724</th><td><b>struct</b> <dfn class="type def" id="drm_syncobj_wait" title='drm_syncobj_wait' data-ref="drm_syncobj_wait">drm_syncobj_wait</dfn> {</td></tr>
<tr><th id="725">725</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_syncobj_wait::handles" title='drm_syncobj_wait::handles' data-ref="drm_syncobj_wait::handles">handles</dfn>;</td></tr>
<tr><th id="726">726</th><td>	<i>/* absolute timeout */</i></td></tr>
<tr><th id="727">727</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s64" title='__s64' data-type='long long' data-ref="__s64">__s64</a> <dfn class="decl field" id="drm_syncobj_wait::timeout_nsec" title='drm_syncobj_wait::timeout_nsec' data-ref="drm_syncobj_wait::timeout_nsec">timeout_nsec</dfn>;</td></tr>
<tr><th id="728">728</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_wait::count_handles" title='drm_syncobj_wait::count_handles' data-ref="drm_syncobj_wait::count_handles">count_handles</dfn>;</td></tr>
<tr><th id="729">729</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_wait::flags" title='drm_syncobj_wait::flags' data-ref="drm_syncobj_wait::flags">flags</dfn>;</td></tr>
<tr><th id="730">730</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_wait::first_signaled" title='drm_syncobj_wait::first_signaled' data-ref="drm_syncobj_wait::first_signaled">first_signaled</dfn>; <i>/* only valid when not waiting all */</i></td></tr>
<tr><th id="731">731</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_wait::pad" title='drm_syncobj_wait::pad' data-ref="drm_syncobj_wait::pad">pad</dfn>;</td></tr>
<tr><th id="732">732</th><td>};</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><b>struct</b> <dfn class="type def" id="drm_syncobj_array" title='drm_syncobj_array' data-ref="drm_syncobj_array">drm_syncobj_array</dfn> {</td></tr>
<tr><th id="735">735</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_syncobj_array::handles" title='drm_syncobj_array::handles' data-ref="drm_syncobj_array::handles">handles</dfn>;</td></tr>
<tr><th id="736">736</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_array::count_handles" title='drm_syncobj_array::count_handles' data-ref="drm_syncobj_array::count_handles">count_handles</dfn>;</td></tr>
<tr><th id="737">737</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_syncobj_array::pad" title='drm_syncobj_array::pad' data-ref="drm_syncobj_array::pad">pad</dfn>;</td></tr>
<tr><th id="738">738</th><td>};</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#<span data-ppcond="740">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="741">741</th><td>}</td></tr>
<tr><th id="742">742</th><td><u>#<span data-ppcond="740">endif</span></u></td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><u>#include <a href="drm_mode.h.html">"drm_mode.h"</a></u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><u>#<span data-ppcond="746">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="747">747</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="748">748</th><td><u>#<span data-ppcond="746">endif</span></u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_BASE" data-ref="_M/DRM_IOCTL_BASE">DRM_IOCTL_BASE</dfn>			'd'</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/DRM_IO" data-ref="_M/DRM_IO">DRM_IO</dfn>(nr)			_IO(DRM_IOCTL_BASE,nr)</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/DRM_IOR" data-ref="_M/DRM_IOR">DRM_IOR</dfn>(nr,type)		_IOR(DRM_IOCTL_BASE,nr,type)</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/DRM_IOW" data-ref="_M/DRM_IOW">DRM_IOW</dfn>(nr,type)		_IOW(DRM_IOCTL_BASE,nr,type)</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/DRM_IOWR" data-ref="_M/DRM_IOWR">DRM_IOWR</dfn>(nr,type)		_IOWR(DRM_IOCTL_BASE,nr,type)</u></td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VERSION" data-ref="_M/DRM_IOCTL_VERSION">DRM_IOCTL_VERSION</dfn>		DRM_IOWR(0x00, struct drm_version)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_UNIQUE" data-ref="_M/DRM_IOCTL_GET_UNIQUE">DRM_IOCTL_GET_UNIQUE</dfn>		DRM_IOWR(0x01, struct drm_unique)</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_MAGIC" data-ref="_M/DRM_IOCTL_GET_MAGIC">DRM_IOCTL_GET_MAGIC</dfn>		DRM_IOR( 0x02, struct drm_auth)</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_IRQ_BUSID" data-ref="_M/DRM_IOCTL_IRQ_BUSID">DRM_IOCTL_IRQ_BUSID</dfn>		DRM_IOWR(0x03, struct drm_irq_busid)</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_MAP" data-ref="_M/DRM_IOCTL_GET_MAP">DRM_IOCTL_GET_MAP</dfn>               DRM_IOWR(0x04, struct drm_map)</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_CLIENT" data-ref="_M/DRM_IOCTL_GET_CLIENT">DRM_IOCTL_GET_CLIENT</dfn>            DRM_IOWR(0x05, struct drm_client)</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_STATS" data-ref="_M/DRM_IOCTL_GET_STATS">DRM_IOCTL_GET_STATS</dfn>             DRM_IOR( 0x06, struct drm_stats)</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SET_VERSION" data-ref="_M/DRM_IOCTL_SET_VERSION">DRM_IOCTL_SET_VERSION</dfn>		DRM_IOWR(0x07, struct drm_set_version)</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODESET_CTL" data-ref="_M/DRM_IOCTL_MODESET_CTL">DRM_IOCTL_MODESET_CTL</dfn>           DRM_IOW(0x08, struct drm_modeset_ctl)</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GEM_CLOSE" data-ref="_M/DRM_IOCTL_GEM_CLOSE">DRM_IOCTL_GEM_CLOSE</dfn>		DRM_IOW (0x09, struct drm_gem_close)</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GEM_FLINK" data-ref="_M/DRM_IOCTL_GEM_FLINK">DRM_IOCTL_GEM_FLINK</dfn>		DRM_IOWR(0x0a, struct drm_gem_flink)</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GEM_OPEN" data-ref="_M/DRM_IOCTL_GEM_OPEN">DRM_IOCTL_GEM_OPEN</dfn>		DRM_IOWR(0x0b, struct drm_gem_open)</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_CAP" data-ref="_M/DRM_IOCTL_GET_CAP">DRM_IOCTL_GET_CAP</dfn>		DRM_IOWR(0x0c, struct drm_get_cap)</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SET_CLIENT_CAP" data-ref="_M/DRM_IOCTL_SET_CLIENT_CAP">DRM_IOCTL_SET_CLIENT_CAP</dfn>	DRM_IOW( 0x0d, struct drm_set_client_cap)</u></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SET_UNIQUE" data-ref="_M/DRM_IOCTL_SET_UNIQUE">DRM_IOCTL_SET_UNIQUE</dfn>		DRM_IOW( 0x10, struct drm_unique)</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AUTH_MAGIC" data-ref="_M/DRM_IOCTL_AUTH_MAGIC">DRM_IOCTL_AUTH_MAGIC</dfn>		DRM_IOW( 0x11, struct drm_auth)</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_BLOCK" data-ref="_M/DRM_IOCTL_BLOCK">DRM_IOCTL_BLOCK</dfn>			DRM_IOWR(0x12, struct drm_block)</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_UNBLOCK" data-ref="_M/DRM_IOCTL_UNBLOCK">DRM_IOCTL_UNBLOCK</dfn>		DRM_IOWR(0x13, struct drm_block)</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_CONTROL" data-ref="_M/DRM_IOCTL_CONTROL">DRM_IOCTL_CONTROL</dfn>		DRM_IOW( 0x14, struct drm_control)</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_ADD_MAP" data-ref="_M/DRM_IOCTL_ADD_MAP">DRM_IOCTL_ADD_MAP</dfn>		DRM_IOWR(0x15, struct drm_map)</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_ADD_BUFS" data-ref="_M/DRM_IOCTL_ADD_BUFS">DRM_IOCTL_ADD_BUFS</dfn>		DRM_IOWR(0x16, struct drm_buf_desc)</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MARK_BUFS" data-ref="_M/DRM_IOCTL_MARK_BUFS">DRM_IOCTL_MARK_BUFS</dfn>		DRM_IOW( 0x17, struct drm_buf_desc)</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_INFO_BUFS" data-ref="_M/DRM_IOCTL_INFO_BUFS">DRM_IOCTL_INFO_BUFS</dfn>		DRM_IOWR(0x18, struct drm_buf_info)</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MAP_BUFS" data-ref="_M/DRM_IOCTL_MAP_BUFS">DRM_IOCTL_MAP_BUFS</dfn>		DRM_IOWR(0x19, struct drm_buf_map)</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_FREE_BUFS" data-ref="_M/DRM_IOCTL_FREE_BUFS">DRM_IOCTL_FREE_BUFS</dfn>		DRM_IOW( 0x1a, struct drm_buf_free)</u></td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RM_MAP" data-ref="_M/DRM_IOCTL_RM_MAP">DRM_IOCTL_RM_MAP</dfn>		DRM_IOW( 0x1b, struct drm_map)</u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SET_SAREA_CTX" data-ref="_M/DRM_IOCTL_SET_SAREA_CTX">DRM_IOCTL_SET_SAREA_CTX</dfn>		DRM_IOW( 0x1c, struct drm_ctx_priv_map)</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_SAREA_CTX" data-ref="_M/DRM_IOCTL_GET_SAREA_CTX">DRM_IOCTL_GET_SAREA_CTX</dfn> 	DRM_IOWR(0x1d, struct drm_ctx_priv_map)</u></td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SET_MASTER" data-ref="_M/DRM_IOCTL_SET_MASTER">DRM_IOCTL_SET_MASTER</dfn>            DRM_IO(0x1e)</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_DROP_MASTER" data-ref="_M/DRM_IOCTL_DROP_MASTER">DRM_IOCTL_DROP_MASTER</dfn>           DRM_IO(0x1f)</u></td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_ADD_CTX" data-ref="_M/DRM_IOCTL_ADD_CTX">DRM_IOCTL_ADD_CTX</dfn>		DRM_IOWR(0x20, struct drm_ctx)</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RM_CTX" data-ref="_M/DRM_IOCTL_RM_CTX">DRM_IOCTL_RM_CTX</dfn>		DRM_IOWR(0x21, struct drm_ctx)</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MOD_CTX" data-ref="_M/DRM_IOCTL_MOD_CTX">DRM_IOCTL_MOD_CTX</dfn>		DRM_IOW( 0x22, struct drm_ctx)</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_GET_CTX" data-ref="_M/DRM_IOCTL_GET_CTX">DRM_IOCTL_GET_CTX</dfn>		DRM_IOWR(0x23, struct drm_ctx)</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SWITCH_CTX" data-ref="_M/DRM_IOCTL_SWITCH_CTX">DRM_IOCTL_SWITCH_CTX</dfn>		DRM_IOW( 0x24, struct drm_ctx)</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_NEW_CTX" data-ref="_M/DRM_IOCTL_NEW_CTX">DRM_IOCTL_NEW_CTX</dfn>		DRM_IOW( 0x25, struct drm_ctx)</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RES_CTX" data-ref="_M/DRM_IOCTL_RES_CTX">DRM_IOCTL_RES_CTX</dfn>		DRM_IOWR(0x26, struct drm_ctx_res)</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_ADD_DRAW" data-ref="_M/DRM_IOCTL_ADD_DRAW">DRM_IOCTL_ADD_DRAW</dfn>		DRM_IOWR(0x27, struct drm_draw)</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RM_DRAW" data-ref="_M/DRM_IOCTL_RM_DRAW">DRM_IOCTL_RM_DRAW</dfn>		DRM_IOWR(0x28, struct drm_draw)</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_DMA" data-ref="_M/DRM_IOCTL_DMA">DRM_IOCTL_DMA</dfn>			DRM_IOWR(0x29, struct drm_dma)</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_LOCK" data-ref="_M/DRM_IOCTL_LOCK">DRM_IOCTL_LOCK</dfn>			DRM_IOW( 0x2a, struct drm_lock)</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_UNLOCK" data-ref="_M/DRM_IOCTL_UNLOCK">DRM_IOCTL_UNLOCK</dfn>		DRM_IOW( 0x2b, struct drm_lock)</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_FINISH" data-ref="_M/DRM_IOCTL_FINISH">DRM_IOCTL_FINISH</dfn>		DRM_IOW( 0x2c, struct drm_lock)</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_PRIME_HANDLE_TO_FD" data-ref="_M/DRM_IOCTL_PRIME_HANDLE_TO_FD">DRM_IOCTL_PRIME_HANDLE_TO_FD</dfn>    DRM_IOWR(0x2d, struct drm_prime_handle)</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_PRIME_FD_TO_HANDLE" data-ref="_M/DRM_IOCTL_PRIME_FD_TO_HANDLE">DRM_IOCTL_PRIME_FD_TO_HANDLE</dfn>    DRM_IOWR(0x2e, struct drm_prime_handle)</u></td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_ACQUIRE" data-ref="_M/DRM_IOCTL_AGP_ACQUIRE">DRM_IOCTL_AGP_ACQUIRE</dfn>		DRM_IO(  0x30)</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_RELEASE" data-ref="_M/DRM_IOCTL_AGP_RELEASE">DRM_IOCTL_AGP_RELEASE</dfn>		DRM_IO(  0x31)</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_ENABLE" data-ref="_M/DRM_IOCTL_AGP_ENABLE">DRM_IOCTL_AGP_ENABLE</dfn>		DRM_IOW( 0x32, struct drm_agp_mode)</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_INFO" data-ref="_M/DRM_IOCTL_AGP_INFO">DRM_IOCTL_AGP_INFO</dfn>		DRM_IOR( 0x33, struct drm_agp_info)</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_ALLOC" data-ref="_M/DRM_IOCTL_AGP_ALLOC">DRM_IOCTL_AGP_ALLOC</dfn>		DRM_IOWR(0x34, struct drm_agp_buffer)</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_FREE" data-ref="_M/DRM_IOCTL_AGP_FREE">DRM_IOCTL_AGP_FREE</dfn>		DRM_IOW( 0x35, struct drm_agp_buffer)</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_BIND" data-ref="_M/DRM_IOCTL_AGP_BIND">DRM_IOCTL_AGP_BIND</dfn>		DRM_IOW( 0x36, struct drm_agp_binding)</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_AGP_UNBIND" data-ref="_M/DRM_IOCTL_AGP_UNBIND">DRM_IOCTL_AGP_UNBIND</dfn>		DRM_IOW( 0x37, struct drm_agp_binding)</u></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SG_ALLOC" data-ref="_M/DRM_IOCTL_SG_ALLOC">DRM_IOCTL_SG_ALLOC</dfn>		DRM_IOWR(0x38, struct drm_scatter_gather)</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SG_FREE" data-ref="_M/DRM_IOCTL_SG_FREE">DRM_IOCTL_SG_FREE</dfn>		DRM_IOW( 0x39, struct drm_scatter_gather)</u></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_WAIT_VBLANK" data-ref="_M/DRM_IOCTL_WAIT_VBLANK">DRM_IOCTL_WAIT_VBLANK</dfn>		DRM_IOWR(0x3a, union drm_wait_vblank)</u></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_UPDATE_DRAW" data-ref="_M/DRM_IOCTL_UPDATE_DRAW">DRM_IOCTL_UPDATE_DRAW</dfn>		DRM_IOW(0x3f, struct drm_update_draw)</u></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETRESOURCES" data-ref="_M/DRM_IOCTL_MODE_GETRESOURCES">DRM_IOCTL_MODE_GETRESOURCES</dfn>	DRM_IOWR(0xA0, struct drm_mode_card_res)</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETCRTC" data-ref="_M/DRM_IOCTL_MODE_GETCRTC">DRM_IOCTL_MODE_GETCRTC</dfn>		DRM_IOWR(0xA1, struct drm_mode_crtc)</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_SETCRTC" data-ref="_M/DRM_IOCTL_MODE_SETCRTC">DRM_IOCTL_MODE_SETCRTC</dfn>		DRM_IOWR(0xA2, struct drm_mode_crtc)</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_CURSOR" data-ref="_M/DRM_IOCTL_MODE_CURSOR">DRM_IOCTL_MODE_CURSOR</dfn>		DRM_IOWR(0xA3, struct drm_mode_cursor)</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETGAMMA" data-ref="_M/DRM_IOCTL_MODE_GETGAMMA">DRM_IOCTL_MODE_GETGAMMA</dfn>		DRM_IOWR(0xA4, struct drm_mode_crtc_lut)</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_SETGAMMA" data-ref="_M/DRM_IOCTL_MODE_SETGAMMA">DRM_IOCTL_MODE_SETGAMMA</dfn>		DRM_IOWR(0xA5, struct drm_mode_crtc_lut)</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETENCODER" data-ref="_M/DRM_IOCTL_MODE_GETENCODER">DRM_IOCTL_MODE_GETENCODER</dfn>	DRM_IOWR(0xA6, struct drm_mode_get_encoder)</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETCONNECTOR" data-ref="_M/DRM_IOCTL_MODE_GETCONNECTOR">DRM_IOCTL_MODE_GETCONNECTOR</dfn>	DRM_IOWR(0xA7, struct drm_mode_get_connector)</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_ATTACHMODE" data-ref="_M/DRM_IOCTL_MODE_ATTACHMODE">DRM_IOCTL_MODE_ATTACHMODE</dfn>	DRM_IOWR(0xA8, struct drm_mode_mode_cmd) /* deprecated (never worked) */</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_DETACHMODE" data-ref="_M/DRM_IOCTL_MODE_DETACHMODE">DRM_IOCTL_MODE_DETACHMODE</dfn>	DRM_IOWR(0xA9, struct drm_mode_mode_cmd) /* deprecated (never worked) */</u></td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETPROPERTY" data-ref="_M/DRM_IOCTL_MODE_GETPROPERTY">DRM_IOCTL_MODE_GETPROPERTY</dfn>	DRM_IOWR(0xAA, struct drm_mode_get_property)</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_SETPROPERTY" data-ref="_M/DRM_IOCTL_MODE_SETPROPERTY">DRM_IOCTL_MODE_SETPROPERTY</dfn>	DRM_IOWR(0xAB, struct drm_mode_connector_set_property)</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETPROPBLOB" data-ref="_M/DRM_IOCTL_MODE_GETPROPBLOB">DRM_IOCTL_MODE_GETPROPBLOB</dfn>	DRM_IOWR(0xAC, struct drm_mode_get_blob)</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETFB" data-ref="_M/DRM_IOCTL_MODE_GETFB">DRM_IOCTL_MODE_GETFB</dfn>		DRM_IOWR(0xAD, struct drm_mode_fb_cmd)</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_ADDFB" data-ref="_M/DRM_IOCTL_MODE_ADDFB">DRM_IOCTL_MODE_ADDFB</dfn>		DRM_IOWR(0xAE, struct drm_mode_fb_cmd)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_RMFB" data-ref="_M/DRM_IOCTL_MODE_RMFB">DRM_IOCTL_MODE_RMFB</dfn>		DRM_IOWR(0xAF, unsigned int)</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_PAGE_FLIP" data-ref="_M/DRM_IOCTL_MODE_PAGE_FLIP">DRM_IOCTL_MODE_PAGE_FLIP</dfn>	DRM_IOWR(0xB0, struct drm_mode_crtc_page_flip)</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_DIRTYFB" data-ref="_M/DRM_IOCTL_MODE_DIRTYFB">DRM_IOCTL_MODE_DIRTYFB</dfn>		DRM_IOWR(0xB1, struct drm_mode_fb_dirty_cmd)</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_CREATE_DUMB" data-ref="_M/DRM_IOCTL_MODE_CREATE_DUMB">DRM_IOCTL_MODE_CREATE_DUMB</dfn> DRM_IOWR(0xB2, struct drm_mode_create_dumb)</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_MAP_DUMB" data-ref="_M/DRM_IOCTL_MODE_MAP_DUMB">DRM_IOCTL_MODE_MAP_DUMB</dfn>    DRM_IOWR(0xB3, struct drm_mode_map_dumb)</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_DESTROY_DUMB" data-ref="_M/DRM_IOCTL_MODE_DESTROY_DUMB">DRM_IOCTL_MODE_DESTROY_DUMB</dfn>    DRM_IOWR(0xB4, struct drm_mode_destroy_dumb)</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETPLANERESOURCES" data-ref="_M/DRM_IOCTL_MODE_GETPLANERESOURCES">DRM_IOCTL_MODE_GETPLANERESOURCES</dfn> DRM_IOWR(0xB5, struct drm_mode_get_plane_res)</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_GETPLANE" data-ref="_M/DRM_IOCTL_MODE_GETPLANE">DRM_IOCTL_MODE_GETPLANE</dfn>	DRM_IOWR(0xB6, struct drm_mode_get_plane)</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_SETPLANE" data-ref="_M/DRM_IOCTL_MODE_SETPLANE">DRM_IOCTL_MODE_SETPLANE</dfn>	DRM_IOWR(0xB7, struct drm_mode_set_plane)</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_ADDFB2" data-ref="_M/DRM_IOCTL_MODE_ADDFB2">DRM_IOCTL_MODE_ADDFB2</dfn>		DRM_IOWR(0xB8, struct drm_mode_fb_cmd2)</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_OBJ_GETPROPERTIES" data-ref="_M/DRM_IOCTL_MODE_OBJ_GETPROPERTIES">DRM_IOCTL_MODE_OBJ_GETPROPERTIES</dfn>	DRM_IOWR(0xB9, struct drm_mode_obj_get_properties)</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_OBJ_SETPROPERTY" data-ref="_M/DRM_IOCTL_MODE_OBJ_SETPROPERTY">DRM_IOCTL_MODE_OBJ_SETPROPERTY</dfn>	DRM_IOWR(0xBA, struct drm_mode_obj_set_property)</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_CURSOR2" data-ref="_M/DRM_IOCTL_MODE_CURSOR2">DRM_IOCTL_MODE_CURSOR2</dfn>		DRM_IOWR(0xBB, struct drm_mode_cursor2)</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_ATOMIC" data-ref="_M/DRM_IOCTL_MODE_ATOMIC">DRM_IOCTL_MODE_ATOMIC</dfn>		DRM_IOWR(0xBC, struct drm_mode_atomic)</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_CREATEPROPBLOB" data-ref="_M/DRM_IOCTL_MODE_CREATEPROPBLOB">DRM_IOCTL_MODE_CREATEPROPBLOB</dfn>	DRM_IOWR(0xBD, struct drm_mode_create_blob)</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_MODE_DESTROYPROPBLOB" data-ref="_M/DRM_IOCTL_MODE_DESTROYPROPBLOB">DRM_IOCTL_MODE_DESTROYPROPBLOB</dfn>	DRM_IOWR(0xBE, struct drm_mode_destroy_blob)</u></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_CREATE" data-ref="_M/DRM_IOCTL_SYNCOBJ_CREATE">DRM_IOCTL_SYNCOBJ_CREATE</dfn>	DRM_IOWR(0xBF, struct drm_syncobj_create)</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_DESTROY" data-ref="_M/DRM_IOCTL_SYNCOBJ_DESTROY">DRM_IOCTL_SYNCOBJ_DESTROY</dfn>	DRM_IOWR(0xC0, struct drm_syncobj_destroy)</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_HANDLE_TO_FD" data-ref="_M/DRM_IOCTL_SYNCOBJ_HANDLE_TO_FD">DRM_IOCTL_SYNCOBJ_HANDLE_TO_FD</dfn>	DRM_IOWR(0xC1, struct drm_syncobj_handle)</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_FD_TO_HANDLE" data-ref="_M/DRM_IOCTL_SYNCOBJ_FD_TO_HANDLE">DRM_IOCTL_SYNCOBJ_FD_TO_HANDLE</dfn>	DRM_IOWR(0xC2, struct drm_syncobj_handle)</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_WAIT" data-ref="_M/DRM_IOCTL_SYNCOBJ_WAIT">DRM_IOCTL_SYNCOBJ_WAIT</dfn>		DRM_IOWR(0xC3, struct drm_syncobj_wait)</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_RESET" data-ref="_M/DRM_IOCTL_SYNCOBJ_RESET">DRM_IOCTL_SYNCOBJ_RESET</dfn>		DRM_IOWR(0xC4, struct drm_syncobj_array)</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_SYNCOBJ_SIGNAL" data-ref="_M/DRM_IOCTL_SYNCOBJ_SIGNAL">DRM_IOCTL_SYNCOBJ_SIGNAL</dfn>	DRM_IOWR(0xC5, struct drm_syncobj_array)</u></td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><i class="doc">/**</i></td></tr>
<tr><th id="867">867</th><td><i class="doc"> * Device specific ioctls should only be in their respective headers</i></td></tr>
<tr><th id="868">868</th><td><i class="doc"> * The device specific ioctl range is from 0x40 to 0x9f.</i></td></tr>
<tr><th id="869">869</th><td><i class="doc"> * Generic IOCTLS restart at 0xA0.</i></td></tr>
<tr><th id="870">870</th><td><i class="doc"> *</i></td></tr>
<tr><th id="871">871</th><td><i class="doc"> * <span class="command">\sa</span> drmCommandNone(), drmCommandRead(), drmCommandWrite(), and</i></td></tr>
<tr><th id="872">872</th><td><i class="doc"> * drmCommandReadWrite().</i></td></tr>
<tr><th id="873">873</th><td><i class="doc"> */</i></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/DRM_COMMAND_BASE" data-ref="_M/DRM_COMMAND_BASE">DRM_COMMAND_BASE</dfn>                0x40</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/DRM_COMMAND_END" data-ref="_M/DRM_COMMAND_END">DRM_COMMAND_END</dfn>			0xA0</u></td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><i class="doc">/**</i></td></tr>
<tr><th id="878">878</th><td><i class="doc"> * Header for events written back to userspace on the drm fd.  The</i></td></tr>
<tr><th id="879">879</th><td><i class="doc"> * type defines the type of event, the length specifies the total</i></td></tr>
<tr><th id="880">880</th><td><i class="doc"> * length of the event (including the header), and user_data is</i></td></tr>
<tr><th id="881">881</th><td><i class="doc"> * typically a 64 bit value passed with the ioctl that triggered the</i></td></tr>
<tr><th id="882">882</th><td><i class="doc"> * event.  A read on the drm fd will always only return complete</i></td></tr>
<tr><th id="883">883</th><td><i class="doc"> * events, that is, if for example the read buffer is 100 bytes, and</i></td></tr>
<tr><th id="884">884</th><td><i class="doc"> * there are two 64 byte events pending, only one will be returned.</i></td></tr>
<tr><th id="885">885</th><td><i class="doc"> *</i></td></tr>
<tr><th id="886">886</th><td><i class="doc"> * Event types 0 - 0x7fffffff are generic drm events, 0x80000000 and</i></td></tr>
<tr><th id="887">887</th><td><i class="doc"> * up are chipset specific.</i></td></tr>
<tr><th id="888">888</th><td><i class="doc"> */</i></td></tr>
<tr><th id="889">889</th><td><b>struct</b> <dfn class="type def" id="drm_event" title='drm_event' data-ref="drm_event">drm_event</dfn> {</td></tr>
<tr><th id="890">890</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_event::type" title='drm_event::type' data-ref="drm_event::type">type</dfn>;</td></tr>
<tr><th id="891">891</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_event::length" title='drm_event::length' data-ref="drm_event::length">length</dfn>;</td></tr>
<tr><th id="892">892</th><td>};</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/DRM_EVENT_VBLANK" data-ref="_M/DRM_EVENT_VBLANK">DRM_EVENT_VBLANK</dfn> 0x01</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/DRM_EVENT_FLIP_COMPLETE" data-ref="_M/DRM_EVENT_FLIP_COMPLETE">DRM_EVENT_FLIP_COMPLETE</dfn> 0x02</u></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><b>struct</b> <dfn class="type def" id="drm_event_vblank" title='drm_event_vblank' data-ref="drm_event_vblank">drm_event_vblank</dfn> {</td></tr>
<tr><th id="898">898</th><td>	<b>struct</b> <a class="type" href="#drm_event" title='drm_event' data-ref="drm_event">drm_event</a> <dfn class="decl field" id="drm_event_vblank::base" title='drm_event_vblank::base' data-ref="drm_event_vblank::base">base</dfn>;</td></tr>
<tr><th id="899">899</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_event_vblank::user_data" title='drm_event_vblank::user_data' data-ref="drm_event_vblank::user_data">user_data</dfn>;</td></tr>
<tr><th id="900">900</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_event_vblank::tv_sec" title='drm_event_vblank::tv_sec' data-ref="drm_event_vblank::tv_sec">tv_sec</dfn>;</td></tr>
<tr><th id="901">901</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_event_vblank::tv_usec" title='drm_event_vblank::tv_usec' data-ref="drm_event_vblank::tv_usec">tv_usec</dfn>;</td></tr>
<tr><th id="902">902</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_event_vblank::sequence" title='drm_event_vblank::sequence' data-ref="drm_event_vblank::sequence">sequence</dfn>;</td></tr>
<tr><th id="903">903</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_event_vblank::crtc_id" title='drm_event_vblank::crtc_id' data-ref="drm_event_vblank::crtc_id">crtc_id</dfn>; <i>/* 0 on older kernels that do not support this */</i></td></tr>
<tr><th id="904">904</th><td>};</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><i>/* typedef area */</i></td></tr>
<tr><th id="907">907</th><td><u>#<span data-ppcond="907">ifndef</span> <span class="macro" data-ref="_M/__KERNEL__">__KERNEL__</span></u></td></tr>
<tr><th id="908">908</th><td><b>typedef</b> <b>struct</b> drm_clip_rect drm_clip_rect_t;</td></tr>
<tr><th id="909">909</th><td><b>typedef</b> <b>struct</b> drm_drawable_info drm_drawable_info_t;</td></tr>
<tr><th id="910">910</th><td><b>typedef</b> <b>struct</b> drm_tex_region drm_tex_region_t;</td></tr>
<tr><th id="911">911</th><td><b>typedef</b> <b>struct</b> drm_hw_lock drm_hw_lock_t;</td></tr>
<tr><th id="912">912</th><td><b>typedef</b> <b>struct</b> drm_version drm_version_t;</td></tr>
<tr><th id="913">913</th><td><b>typedef</b> <b>struct</b> drm_unique drm_unique_t;</td></tr>
<tr><th id="914">914</th><td><b>typedef</b> <b>struct</b> drm_list drm_list_t;</td></tr>
<tr><th id="915">915</th><td><b>typedef</b> <b>struct</b> drm_block drm_block_t;</td></tr>
<tr><th id="916">916</th><td><b>typedef</b> <b>struct</b> drm_control drm_control_t;</td></tr>
<tr><th id="917">917</th><td><b>typedef</b> <b>enum</b> drm_map_type drm_map_type_t;</td></tr>
<tr><th id="918">918</th><td><b>typedef</b> <b>enum</b> drm_map_flags drm_map_flags_t;</td></tr>
<tr><th id="919">919</th><td><b>typedef</b> <b>struct</b> drm_ctx_priv_map drm_ctx_priv_map_t;</td></tr>
<tr><th id="920">920</th><td><b>typedef</b> <b>struct</b> drm_map drm_map_t;</td></tr>
<tr><th id="921">921</th><td><b>typedef</b> <b>struct</b> drm_client drm_client_t;</td></tr>
<tr><th id="922">922</th><td><b>typedef</b> <b>enum</b> drm_stat_type drm_stat_type_t;</td></tr>
<tr><th id="923">923</th><td><b>typedef</b> <b>struct</b> drm_stats drm_stats_t;</td></tr>
<tr><th id="924">924</th><td><b>typedef</b> <b>enum</b> drm_lock_flags drm_lock_flags_t;</td></tr>
<tr><th id="925">925</th><td><b>typedef</b> <b>struct</b> drm_lock drm_lock_t;</td></tr>
<tr><th id="926">926</th><td><b>typedef</b> <b>enum</b> drm_dma_flags drm_dma_flags_t;</td></tr>
<tr><th id="927">927</th><td><b>typedef</b> <b>struct</b> drm_buf_desc drm_buf_desc_t;</td></tr>
<tr><th id="928">928</th><td><b>typedef</b> <b>struct</b> drm_buf_info drm_buf_info_t;</td></tr>
<tr><th id="929">929</th><td><b>typedef</b> <b>struct</b> drm_buf_free drm_buf_free_t;</td></tr>
<tr><th id="930">930</th><td><b>typedef</b> <b>struct</b> drm_buf_pub drm_buf_pub_t;</td></tr>
<tr><th id="931">931</th><td><b>typedef</b> <b>struct</b> drm_buf_map drm_buf_map_t;</td></tr>
<tr><th id="932">932</th><td><b>typedef</b> <b>struct</b> drm_dma drm_dma_t;</td></tr>
<tr><th id="933">933</th><td><b>typedef</b> <b>union</b> drm_wait_vblank drm_wait_vblank_t;</td></tr>
<tr><th id="934">934</th><td><b>typedef</b> <b>struct</b> drm_agp_mode drm_agp_mode_t;</td></tr>
<tr><th id="935">935</th><td><b>typedef</b> <b>enum</b> drm_ctx_flags drm_ctx_flags_t;</td></tr>
<tr><th id="936">936</th><td><b>typedef</b> <b>struct</b> drm_ctx drm_ctx_t;</td></tr>
<tr><th id="937">937</th><td><b>typedef</b> <b>struct</b> drm_ctx_res drm_ctx_res_t;</td></tr>
<tr><th id="938">938</th><td><b>typedef</b> <b>struct</b> drm_draw drm_draw_t;</td></tr>
<tr><th id="939">939</th><td><b>typedef</b> <b>struct</b> drm_update_draw drm_update_draw_t;</td></tr>
<tr><th id="940">940</th><td><b>typedef</b> <b>struct</b> drm_auth drm_auth_t;</td></tr>
<tr><th id="941">941</th><td><b>typedef</b> <b>struct</b> drm_irq_busid drm_irq_busid_t;</td></tr>
<tr><th id="942">942</th><td><b>typedef</b> <b>enum</b> drm_vblank_seq_type drm_vblank_seq_type_t;</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><b>typedef</b> <b>struct</b> drm_agp_buffer drm_agp_buffer_t;</td></tr>
<tr><th id="945">945</th><td><b>typedef</b> <b>struct</b> drm_agp_binding drm_agp_binding_t;</td></tr>
<tr><th id="946">946</th><td><b>typedef</b> <b>struct</b> drm_agp_info drm_agp_info_t;</td></tr>
<tr><th id="947">947</th><td><b>typedef</b> <b>struct</b> drm_scatter_gather drm_scatter_gather_t;</td></tr>
<tr><th id="948">948</th><td><b>typedef</b> <b>struct</b> drm_set_version drm_set_version_t;</td></tr>
<tr><th id="949">949</th><td><u>#<span data-ppcond="907">endif</span></u></td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><u>#<span data-ppcond="951">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="952">952</th><td>}</td></tr>
<tr><th id="953">953</th><td><u>#<span data-ppcond="951">endif</span></u></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><u>#<span data-ppcond="36">endif</span></u></td></tr>
<tr><th id="956">956</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
