var annotated =
[
    [ "airo_cqueue_t", "structairo__cqueue__t.html", "structairo__cqueue__t" ],
    [ "ccci_msg_t", "structccci__msg__t.html", "structccci__msg__t" ],
    [ "hal_cache_region_config_t", "structhal__cache__region__config__t.html", "structhal__cache__region__config__t" ],
    [ "hal_ccni_function_t", "structhal__ccni__function__t.html", "structhal__ccni__function__t" ],
    [ "hal_ccni_message_t", "structhal__ccni__message__t.html", "structhal__ccni__message__t" ],
    [ "hal_eint_config_t", "structhal__eint__config__t.html", "structhal__eint__config__t" ],
    [ "hal_i2c_config_t", "structhal__i2c__config__t.html", "structhal__i2c__config__t" ],
    [ "hal_i2c_receive_config_t", "structhal__i2c__receive__config__t.html", "structhal__i2c__receive__config__t" ],
    [ "hal_i2c_running_status_t", "structhal__i2c__running__status__t.html", "structhal__i2c__running__status__t" ],
    [ "hal_i2c_send_config_t", "structhal__i2c__send__config__t.html", "structhal__i2c__send__config__t" ],
    [ "hal_i2c_send_to_receive_config_ex_no_busy_t", "structhal__i2c__send__to__receive__config__ex__no__busy__t.html", "structhal__i2c__send__to__receive__config__ex__no__busy__t" ],
    [ "hal_i2c_send_to_receive_config_ex_t", "structhal__i2c__send__to__receive__config__ex__t.html", "structhal__i2c__send__to__receive__config__ex__t" ],
    [ "hal_i2c_send_to_receive_config_t", "structhal__i2c__send__to__receive__config__t.html", "structhal__i2c__send__to__receive__config__t" ],
    [ "hal_spi_master_advanced_config_t", "structhal__spi__master__advanced__config__t.html", "structhal__spi__master__advanced__config__t" ],
    [ "hal_spi_master_chip_select_timing_t", "structhal__spi__master__chip__select__timing__t.html", "structhal__spi__master__chip__select__timing__t" ],
    [ "hal_spi_master_config_t", "structhal__spi__master__config__t.html", "structhal__spi__master__config__t" ],
    [ "hal_spi_master_non_single_config_t", "structhal__spi__master__non__single__config__t.html", "structhal__spi__master__non__single__config__t" ],
    [ "hal_spi_master_send_and_receive_config_t", "structhal__spi__master__send__and__receive__config__t.html", "structhal__spi__master__send__and__receive__config__t" ],
    [ "hal_spi_send_and_receive_config_ex_no_busy_t", "structhal__spi__send__and__receive__config__ex__no__busy__t.html", "structhal__spi__send__and__receive__config__ex__no__busy__t" ],
    [ "hal_sw_dma_config_info_t", "structhal__sw__dma__config__info__t.html", "structhal__sw__dma__config__info__t" ],
    [ "hal_sw_gpt_absolute_parameter_t", "structhal__sw__gpt__absolute__parameter__t.html", "structhal__sw__gpt__absolute__parameter__t" ],
    [ "hal_uart_config_t", "structhal__uart__config__t.html", "structhal__uart__config__t" ],
    [ "hal_uart_dma_config_t", "structhal__uart__dma__config__t.html", "structhal__uart__dma__config__t" ],
    [ "preloader_pisplit_pool_info_t", "structpreloader__pisplit__pool__info__t.html", "structpreloader__pisplit__pool__info__t" ],
    [ "stream_feature_ctrl_entry_t", "structstream__feature__ctrl__entry__t.html", "structstream__feature__ctrl__entry__t" ],
    [ "stream_feature_s", "structstream__feature__s.html", "structstream__feature__s" ]
];