INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_rti_core2
