{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542895810124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542895810128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:10:09 2018 " "Processing started: Thu Nov 22 09:10:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542895810128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542895810128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542895810128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542895810695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-SumadorArch " "Found design unit 1: Sumador-SumadorArch" {  } { { "Sumador.vhd" "" { Text "D:/VHDL/Sumador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "D:/VHDL/Sumador.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector-SelectorArch " "Found design unit 1: Selector-SelectorArch" {  } { { "Selector.vhd" "" { Text "D:/VHDL/Selector.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811223 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.vhd" "" { Text "D:/VHDL/Selector.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Salida-SalidaArch " "Found design unit 1: Salida-SalidaArch" {  } { { "Salida.vhd" "" { Text "D:/VHDL/Salida.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Salida " "Found entity 1: Salida" {  } { { "Salida.vhd" "" { Text "D:/VHDL/Salida.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrorespuesta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrorespuesta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroRespuesta-RegistroRespuestaArch " "Found design unit 1: RegistroRespuesta-RegistroRespuestaArch" {  } { { "RegistroRespuesta.vhd" "" { Text "D:/VHDL/RegistroRespuesta.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811259 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroRespuesta " "Found entity 1: RegistroRespuesta" {  } { { "RegistroRespuesta.vhd" "" { Text "D:/VHDL/RegistroRespuesta.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrocom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroCom2-RegistroCom2Arch " "Found design unit 1: RegistroCom2-RegistroCom2Arch" {  } { { "RegistroCom2.vhd" "" { Text "D:/VHDL/RegistroCom2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811286 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroCom2 " "Found entity 1: RegistroCom2" {  } { { "RegistroCom2.vhd" "" { Text "D:/VHDL/RegistroCom2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-ControlArch " "Found design unit 1: Control-ControlArch" {  } { { "Control.vhd" "" { Text "D:/VHDL/Control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "D:/VHDL/Control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorproceso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorproceso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorProceso-ContadorProcesoArch " "Found design unit 1: ContadorProceso-ContadorProcesoArch" {  } { { "ContadorProceso.vhd" "" { Text "D:/VHDL/ContadorProceso.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorProceso " "Found entity 1: ContadorProceso" {  } { { "ContadorProceso.vhd" "" { Text "D:/VHDL/ContadorProceso.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complemento2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complemento2-Complemento2Arch " "Found design unit 1: Complemento2-Complemento2Arch" {  } { { "Complemento2.vhd" "" { Text "D:/VHDL/Complemento2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811341 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Found entity 1: Complemento2" {  } { { "Complemento2.vhd" "" { Text "D:/VHDL/Complemento2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811341 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Booth.vhd " "Can't analyze file -- file Booth.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542895811362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-Behavioral " "Found design unit 1: sistema-Behavioral" {  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811401 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM.vhdl" "" { Text "D:/VHDL/ROM.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811420 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhdl" "" { Text "D:/VHDL/ROM.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811459 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdua.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pdua.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdua-Behavioral " "Found design unit 1: pdua-Behavioral" {  } { { "pdua.vhdl" "" { Text "D:/VHDL/pdua.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811477 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdua " "Found entity 1: pdua" {  } { { "pdua.vhdl" "" { Text "D:/VHDL/pdua.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-Behavioral " "Found design unit 1: MDR-Behavioral" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811495 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-Behavioral " "Found design unit 1: MAR-Behavioral" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811514 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-Behavioral " "Found design unit 1: ctrl-Behavioral" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-Behavioral " "Found design unit 1: banco-Behavioral" {  } { { "banco.vhdl" "" { Text "D:/VHDL/banco.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811556 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.vhdl" "" { Text "D:/VHDL/banco.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Bit_Slice " "Found design unit 1: ALU-Bit_Slice" {  } { { "ALU.vhdl" "" { Text "D:/VHDL/ALU.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811574 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/VHDL/ALU.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_BIT-Behavioral " "Found design unit 1: ALU_BIT-Behavioral" {  } { { "ALU_BIT.vhdl" "" { Text "D:/VHDL/ALU_BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811593 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_BIT " "Found entity 1: ALU_BIT" {  } { { "ALU_BIT.vhdl" "" { Text "D:/VHDL/ALU_BIT.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PM-PMArch " "Found design unit 1: PM-PMArch" {  } { { "PM.vhd" "" { Text "D:/VHDL/PM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811620 ""} { "Info" "ISGN_ENTITY_NAME" "1 PM " "Found entity 1: PM" {  } { { "PM.vhd" "" { Text "D:/VHDL/PM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542895811620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542895811620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema " "Elaborating entity \"sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542895812272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iom sistema.vhdl(81) " "Verilog HDL or VHDL warning at sistema.vhdl(81): object \"iom\" assigned a value but never read" {  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542895812274 "|sistema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdua pdua:U1 " "Elaborating entity \"pdua\" for hierarchy \"pdua:U1\"" {  } { { "sistema.vhdl" "U1" { Text "D:/VHDL/sistema.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl pdua:U1\|ctrl:u1 " "Elaborating entity \"ctrl\" for hierarchy \"pdua:U1\|ctrl:u1\"" {  } { { "pdua.vhdl" "u1" { Text "D:/VHDL/pdua.vhdl" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco pdua:U1\|banco:u2 " "Elaborating entity \"banco\" for hierarchy \"pdua:U1\|banco:u2\"" {  } { { "pdua.vhdl" "u2" { Text "D:/VHDL/pdua.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pdua:U1\|ALU:u3 " "Elaborating entity \"ALU\" for hierarchy \"pdua:U1\|ALU:u3\"" {  } { { "pdua.vhdl" "u3" { Text "D:/VHDL/pdua.vhdl" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_BIT pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN " "Elaborating entity \"ALU_BIT\" for hierarchy \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\"" {  } { { "ALU.vhdl" "\\Slices:7:BITN:BN" { Text "D:/VHDL/ALU.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR pdua:U1\|MAR:u4 " "Elaborating entity \"MAR\" for hierarchy \"pdua:U1\|MAR:u4\"" {  } { { "pdua.vhdl" "u4" { Text "D:/VHDL/pdua.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR pdua:U1\|MDR:u5 " "Elaborating entity \"MDR\" for hierarchy \"pdua:U1\|MDR:u5\"" {  } { { "pdua.vhdl" "u5" { Text "D:/VHDL/pdua.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812793 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_EX_out MDR.vhdl(36) " "VHDL Process Statement warning at MDR.vhdl(36): inferring latch(es) for signal or variable \"DATA_EX_out\", which holds its previous value in one or more paths through the process" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542895812794 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[0\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[0\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812794 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[1\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[1\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812794 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[2\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[2\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812794 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[3\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[3\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812794 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[4\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[4\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812796 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[5\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[5\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812796 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[6\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[6\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812796 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[7\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[7\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812796 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:U2\"" {  } { { "sistema.vhdl" "U2" { Text "D:/VHDL/sistema.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:U3\"" {  } { { "sistema.vhdl" "U3" { Text "D:/VHDL/sistema.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895812960 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out RAM.vhdl(34) " "VHDL Process Statement warning at RAM.vhdl(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542895812962 "|sistema|RAM:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem RAM.vhdl(34) " "VHDL Process Statement warning at RAM.vhdl(34): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542895812962 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812963 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812963 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812963 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812963 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812966 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812967 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812967 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812967 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812967 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812968 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812968 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812968 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812968 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812968 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812969 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812969 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812969 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812969 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812971 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812971 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812971 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812971 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812971 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812972 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812973 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812974 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812974 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812975 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812976 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812976 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812976 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812976 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812978 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812978 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812979 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812979 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812979 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812979 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812979 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812980 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812985 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812985 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812985 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812985 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.vhdl(34) " "Inferred latch for \"data_out\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812985 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.vhdl(34) " "Inferred latch for \"data_out\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.vhdl(34) " "Inferred latch for \"data_out\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.vhdl(34) " "Inferred latch for \"data_out\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.vhdl(34) " "Inferred latch for \"data_out\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.vhdl(34) " "Inferred latch for \"data_out\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.vhdl(34) " "Inferred latch for \"data_out\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.vhdl(34) " "Inferred latch for \"data_out\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542895812986 "|sistema|RAM:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PM PM:U4 " "Elaborating entity \"PM\" for hierarchy \"PM:U4\"" {  } { { "sistema.vhdl" "U4" { Text "D:/VHDL/sistema.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorProceso PM:U4\|ContadorProceso:BContadorProceso " "Elaborating entity \"ContadorProceso\" for hierarchy \"PM:U4\|ContadorProceso:BContadorProceso\"" {  } { { "PM.vhd" "BContadorProceso" { Text "D:/VHDL/PM.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCom2 PM:U4\|RegistroCom2:BRegistroCom2 " "Elaborating entity \"RegistroCom2\" for hierarchy \"PM:U4\|RegistroCom2:BRegistroCom2\"" {  } { { "PM.vhd" "BRegistroCom2" { Text "D:/VHDL/PM.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroRespuesta PM:U4\|RegistroRespuesta:BRegistroRespuesta " "Elaborating entity \"RegistroRespuesta\" for hierarchy \"PM:U4\|RegistroRespuesta:BRegistroRespuesta\"" {  } { { "PM.vhd" "BRegistroRespuesta" { Text "D:/VHDL/PM.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador PM:U4\|Sumador:BSumador " "Elaborating entity \"Sumador\" for hierarchy \"PM:U4\|Sumador:BSumador\"" {  } { { "PM.vhd" "BSumador" { Text "D:/VHDL/PM.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 PM:U4\|Complemento2:BComplemento2 " "Elaborating entity \"Complemento2\" for hierarchy \"PM:U4\|Complemento2:BComplemento2\"" {  } { { "PM.vhd" "BComplemento2" { Text "D:/VHDL/PM.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813515 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n Complemento2.vhd(39) " "VHDL Signal Declaration warning at Complemento2.vhd(39): used explicit default value for signal \"n\" because signal was never assigned a value" {  } { { "Complemento2.vhd" "" { Text "D:/VHDL/Complemento2.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1542895813515 "|sistema|PM:U4|Complemento2:BComplemento2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector PM:U4\|Selector:BSelector " "Elaborating entity \"Selector\" for hierarchy \"PM:U4\|Selector:BSelector\"" {  } { { "PM.vhd" "BSelector" { Text "D:/VHDL/PM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salida PM:U4\|Salida:BSalida " "Elaborating entity \"Salida\" for hierarchy \"PM:U4\|Salida:BSalida\"" {  } { { "PM.vhd" "BSalida" { Text "D:/VHDL/PM.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control PM:U4\|Control:BControl " "Elaborating entity \"Control\" for hierarchy \"PM:U4\|Control:BControl\"" {  } { { "PM.vhd" "BControl" { Text "D:/VHDL/PM.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542895813722 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[7\]\" " "Converted tri-state node \"datai\[7\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[6\]\" " "Converted tri-state node \"datai\[6\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[5\]\" " "Converted tri-state node \"datai\[5\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[4\]\" " "Converted tri-state node \"datai\[4\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[3\]\" " "Converted tri-state node \"datai\[3\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[2\]\" " "Converted tri-state node \"datai\[2\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[1\]\" " "Converted tri-state node \"datai\[1\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[0\]\" " "Converted tri-state node \"datai\[0\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542895815085 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1542895815085 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1542895818473 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\] RAM:U3\|mem\[7\]\[0\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[0\]\" to the node \"RAM:U3\|mem\[7\]\[0\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[1\] RAM:U3\|mem\[7\]\[1\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[1\]\" to the node \"RAM:U3\|mem\[7\]\[1\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[2\] RAM:U3\|mem\[7\]\[2\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[2\]\" to the node \"RAM:U3\|mem\[7\]\[2\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[3\] RAM:U3\|mem\[7\]\[3\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[3\]\" to the node \"RAM:U3\|mem\[7\]\[3\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[4\] RAM:U3\|mem\[7\]\[4\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[4\]\" to the node \"RAM:U3\|mem\[7\]\[4\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[5\] RAM:U3\|mem\[7\]\[5\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[5\]\" to the node \"RAM:U3\|mem\[7\]\[5\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[6\] RAM:U3\|mem\[7\]\[6\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[6\]\" to the node \"RAM:U3\|mem\[7\]\[6\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[7\] RAM:U3\|mem\[7\]\[7\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[7\]\" to the node \"RAM:U3\|mem\[7\]\[7\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542895818573 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1542895818573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818581 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818581 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\]_69 " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[0\]_69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818581 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[1\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818581 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818581 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[2\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818582 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818582 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[3\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[4\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[5\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[6\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818586 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[7\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542895818589 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542895818589 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Control.vhd" "" { Text "D:/VHDL/Control.vhd" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1542895818592 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1542895818592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542895819584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542895824628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542895824628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542895825097 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542895825097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "686 " "Implemented 686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542895825097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542895825097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542895825284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:10:25 2018 " "Processing ended: Thu Nov 22 09:10:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542895825284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542895825284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542895825284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542895825284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542895829675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542895829679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:10:28 2018 " "Processing started: Thu Nov 22 09:10:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542895829679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542895829679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sistema -c sistema_qsim " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sistema -c sistema_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542895829679 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542895829774 ""}
{ "Info" "0" "" "Project  = sistema" {  } {  } 0 0 "Project  = sistema" 0 0 "Fitter" 0 0 1542895829775 ""}
{ "Info" "0" "" "Revision = sistema_qsim" {  } {  } 0 0 "Revision = sistema_qsim" 0 0 "Fitter" 0 0 1542895829775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1542895830023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sistema_qsim EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"sistema_qsim\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542895830122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542895830184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542895830185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542895830429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542895831035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542895831035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542895831052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 1003 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542895831052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542895831052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542895831052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542895831052 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542895831052 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542895831057 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 45 " "No exact pin location assignment(s) for 9 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[0\] " "Pin bus_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[0] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[1\] " "Pin bus_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[1] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[2\] " "Pin bus_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[2] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[3\] " "Pin bus_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[3] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[4\] " "Pin bus_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[4] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[5\] " "Pin bus_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[5] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[6\] " "Pin bus_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[6] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_data_out\[7\] " "Pin bus_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus_data_out[7] } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int " "Pin int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int } } } { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542895833049 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542895833049 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "TimeQuest Timing Analyzer is analyzing 82 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542895833820 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sistema_qsim.sdc " "Synopsys Design Constraints File file not found: 'sistema_qsim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542895833822 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542895833823 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|u1\|Mux16~0  from: dataa  to: combout " "Cell: U1\|u1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542895833828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542895833828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542895833830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542895833831 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542895833837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|ctrl:u1\|uaddr\[1\] " "Destination node pdua:U1\|ctrl:u1\|uaddr\[1\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|uaddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|ctrl:u1\|uaddr\[4\] " "Destination node pdua:U1\|ctrl:u1\|uaddr\[4\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|uaddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|ctrl:u1\|uaddr\[6\] " "Destination node pdua:U1\|ctrl:u1\|uaddr\[6\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|uaddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|ctrl:u1\|uaddr\[7\] " "Destination node pdua:U1\|ctrl:u1\|uaddr\[7\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|uaddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|ctrl:u1\|uaddr\[3\] " "Destination node pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|uaddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|ctrl:u1\|uaddr\[2\] " "Destination node pdua:U1\|ctrl:u1\|uaddr\[2\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|uaddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MAR:u4\|BUS_DIR\[1\] " "Destination node pdua:U1\|MAR:u4\|BUS_DIR\[1\]" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MAR:u4|BUS_DIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MAR:u4\|BUS_DIR\[2\] " "Destination node pdua:U1\|MAR:u4\|BUS_DIR\[2\]" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MAR:u4|BUS_DIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MAR:u4\|BUS_DIR\[0\] " "Destination node pdua:U1\|MAR:u4\|BUS_DIR\[0\]" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MAR:u4|BUS_DIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MAR:u4\|BUS_DIR\[7\] " "Destination node pdua:U1\|MAR:u4\|BUS_DIR\[7\]" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MAR:u4|BUS_DIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542895833888 ""}  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pdua:U1\|ctrl:u1\|Mux16~1  " "Automatically promoted node pdua:U1\|ctrl:u1\|Mux16~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[5\]~82 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[5\]~82" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[5]~82 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:U3\|Mux10~0 " "Destination node RAM:U3\|Mux10~0" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[7\]~133 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[7\]~133" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[7]~133 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[5\]~134 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[5\]~134" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[5]~134 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[2\]~135 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[2\]~135" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[2]~135 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[0\]~136 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[0\]~136" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[0]~136 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[4\]~137 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[4\]~137" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[4]~137 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_C\[3\]~138 " "Destination node pdua:U1\|MDR:u5\|DATA_C\[3\]~138" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_C[3]~138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\]_69 " "Destination node pdua:U1\|MDR:u5\|DATA_EX_out\[0\]_69" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|MDR:u5|DATA_EX_out[0]_69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:U3\|data_out\[0\]_1016 " "Destination node RAM:U3\|data_out\[0\]_1016" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|data_out[0]_1016 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542895833891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542895833891 ""}  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pdua:U1|ctrl:u1|Mux16~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~1  " "Automatically promoted node RAM:U3\|Mux10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833899 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~2  " "Automatically promoted node RAM:U3\|Mux10~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833899 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~3  " "Automatically promoted node RAM:U3\|Mux10~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833899 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~4  " "Automatically promoted node RAM:U3\|Mux10~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833899 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~5  " "Automatically promoted node RAM:U3\|Mux10~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833901 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~6  " "Automatically promoted node RAM:U3\|Mux10~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833901 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~7  " "Automatically promoted node RAM:U3\|Mux10~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833901 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 887 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:U3\|Mux10~8  " "Automatically promoted node RAM:U3\|Mux10~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542895833901 ""}  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:U3|Mux10~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542895833901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542895836251 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542895836252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542895836253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542895836254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542895836255 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542895836256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542895836256 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542895836257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542895836323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542895836324 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542895836324 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 1 8 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 1 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542895836333 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542895836333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542895836333 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 16 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 56 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542895836335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542895836335 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542895836335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542895837025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542895846121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542895848660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542895848724 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542895856128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542895856128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542895858591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542895867091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542895867091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542895876366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542895876369 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542895876369 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.91 " "Total time spent on timing analysis during the Fitter is 2.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542895876419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542895877247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542895877802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542895880689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542895881183 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542895881746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/output_files/sistema_qsim.fit.smsg " "Generated suppressed messages file D:/VHDL/output_files/sistema_qsim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542895883807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5395 " "Peak virtual memory: 5395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542895893760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:11:33 2018 " "Processing ended: Thu Nov 22 09:11:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542895893760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542895893760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542895893760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542895893760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542895896878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542895897453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:11:36 2018 " "Processing started: Thu Nov 22 09:11:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542895897453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542895897453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sistema -c sistema_qsim " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sistema -c sistema_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542895897453 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542895903615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542895903801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542895919469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:11:59 2018 " "Processing ended: Thu Nov 22 09:11:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542895919469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542895919469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542895919469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542895919469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542895921671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542895923226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542895923229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:12:02 2018 " "Processing started: Thu Nov 22 09:12:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542895923229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542895923229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sistema -c sistema_qsim " "Command: quartus_sta sistema -c sistema_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542895923229 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542895923338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542895924009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542895924071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542895924071 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "TimeQuest Timing Analyzer is analyzing 82 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542895925305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sistema_qsim.sdc " "Synopsys Design Constraints File file not found: 'sistema_qsim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542895931181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542895931181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pdua:U1\|MAR:u4\|BUS_DIR\[0\] pdua:U1\|MAR:u4\|BUS_DIR\[0\] " "create_clock -period 1.000 -name pdua:U1\|MAR:u4\|BUS_DIR\[0\] pdua:U1\|MAR:u4\|BUS_DIR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pdua:U1\|ctrl:u1\|uaddr\[0\] pdua:U1\|ctrl:u1\|uaddr\[0\] " "create_clock -period 1.000 -name pdua:U1\|ctrl:u1\|uaddr\[0\] pdua:U1\|ctrl:u1\|uaddr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931184 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931184 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|u1\|Mux16~0  from: datad  to: combout " "Cell: U1\|u1\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542895931610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1542895931612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931614 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542895931615 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1542895931670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542895931806 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542895931806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.207 " "Worst-case setup slack is -13.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.207      -865.159 clk  " "  -13.207      -865.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.305      -125.088 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "  -10.305      -125.088 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120      -152.068 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "   -3.120      -152.068 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895931845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.054 " "Worst-case hold slack is -4.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.054       -57.082 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -4.054       -57.082 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415       -12.923 clk  " "   -1.415       -12.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "    1.329         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895931899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.419 " "Worst-case recovery slack is -3.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.419       -26.276 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -3.419       -26.276 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689        -7.288 clk  " "   -0.689        -7.288 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895931947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.967 " "Worst-case removal slack is -1.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.967       -17.422 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -1.967       -17.422 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027         0.000 clk  " "    1.027         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895931985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895931985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895932033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895932033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -140.495 clk  " "   -3.000      -140.495 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895932033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "    0.314         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895932033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "    0.356         0.000 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895932033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895932033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1542895934000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542895934041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542895934675 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|u1\|Mux16~0  from: datad  to: combout " "Cell: U1\|u1\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542895936879 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542895936879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542895936883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542895937020 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542895937020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.245 " "Worst-case setup slack is -12.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.245      -796.018 clk  " "  -12.245      -796.018 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.622      -113.677 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -9.622      -113.677 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.798      -134.657 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "   -2.798      -134.657 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895937537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.726 " "Worst-case hold slack is -3.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726       -52.650 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -3.726       -52.650 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319       -12.054 clk  " "   -1.319       -12.054 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "    1.167         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895937662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.224 " "Worst-case recovery slack is -3.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.224       -24.802 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -3.224       -24.802 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -5.289 clk  " "   -0.518        -5.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895937756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.661 " "Worst-case removal slack is -1.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661       -14.056 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -1.661       -14.056 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927         0.000 clk  " "    0.927         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895937869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -140.495 clk  " "   -3.000      -140.495 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "    0.317         0.000 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "    0.352         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895937966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895937966 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1542895940130 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|u1\|Mux16~0  from: datad  to: combout " "Cell: U1\|u1\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542895946030 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542895946030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542895946033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542895946047 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542895946047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.010 " "Worst-case setup slack is -6.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.010      -376.219 clk  " "   -6.010      -376.219 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.748       -57.573 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -4.748       -57.573 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379       -52.707 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "   -1.379       -52.707 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895948042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.108 " "Worst-case hold slack is -2.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108       -38.152 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -2.108       -38.152 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085       -26.493 clk  " "   -1.085       -26.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "    0.588         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895948723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.431 " "Worst-case recovery slack is -1.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431       -11.701 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -1.431       -11.701 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 clk  " "    0.158         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895948772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.255 " "Worst-case removal slack is -1.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255        -9.386 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "   -1.255        -9.386 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 clk  " "    0.502         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895948820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -118.621 clk  " "   -3.000      -118.621 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 pdua:U1\|ctrl:u1\|uaddr\[0\]  " "    0.091         0.000 pdua:U1\|ctrl:u1\|uaddr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\]  " "    0.200         0.000 pdua:U1\|MAR:u4\|BUS_DIR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542895948883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542895948883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542895952165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542895952166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542895953796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:12:33 2018 " "Processing ended: Thu Nov 22 09:12:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542895953796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542895953796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542895953796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542895953796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542895957633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542895958463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:12:37 2018 " "Processing started: Thu Nov 22 09:12:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542895958463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542895958463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sistema -c sistema_qsim " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sistema -c sistema_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542895958463 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistema_qsim.vo D:/VHDL/simulation/qsim// simulation " "Generated file sistema_qsim.vo in folder \"D:/VHDL/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542895961312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542895961961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:12:41 2018 " "Processing ended: Thu Nov 22 09:12:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542895961961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542895961961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542895961961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542895961961 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542895962787 ""}
