- ğŸ‘‹ Hi, Iâ€™m @jbdavid-inno
- ğŸ‘€ Iâ€™m interested in using Verilog (SystemVerilog &  VerilogAMS and eventually SystemVerilog-AMS) , UPF, UVM and other simulation technologies  to do Functional verification of Semiconductors before "Tape-out"  
- ğŸŒ± Iâ€™m currently learning Python and Jinja
- ğŸ’ï¸ Iâ€™m looking to collaborate on Modeling tools
- ğŸ“« How to reach me  jbdavid on Linked in, jdavid@innophaseinc.com by email..  Im also on other messageing platforms. but my blog has not been spun back up.  

<!---
jbdavid-inno/jbdavid-inno is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
