<?xml version="1.0" encoding="UTF-8"?>
<!-- generated by CLiX/Wiki2XML [MPI-Inf, MMCI@UdS] $LastChangedRevision: 92 $ on 16.04.2009 19:01:11[mciao0828] -->
<!DOCTYPE article SYSTEM "../article.dtd">
<article xmlns:xlink="http://www.w3.org/1999/xlink">
<company  confidence="0.8" wordnetid="108058098">
<institution  confidence="0.8" wordnetid="108053576">
<header>
<title>Gateway Design Automation</title>
<id>1857343</id>
<revision>
<id>173773174</id>
<timestamp>2007-11-25T23:23:04Z</timestamp>
<contributor>
<username>Cydebot</username>
<id>1215485</id>
</contributor>
</revision>
<categories>
<category>Electronic design automation companies</category>
</categories>
</header>
<bdy>

"Verilog HDL originated at Automated Integrated Design Systems (later renamed as <b>Gateway  Design Automation</b>) in 1985. The company was privately held at that time by Dr. Prabhu  Goel, the inventor of the <link>
PODEM</link> test generation algorithm.<ref xlink:type="simple" xlink:href="#xpointer(//reflist/entry[@id=%221%22])">1</ref> <standard wordnetid="107260623" confidence="0.8">
<language wordnetid="106282651" confidence="0.8">
<system_of_measurement wordnetid="113577171" confidence="0.8">
<link xlink:type="simple" xlink:href="../863/63863.xml">
Verilog</link></system_of_measurement>
</language>
</standard>
 HDL was designed by <physical_entity wordnetid="100001930" confidence="0.8">
<person wordnetid="100007846" confidence="0.8">
<causal_agent wordnetid="100007347" confidence="0.8">
<scientist wordnetid="110560637" confidence="0.8">
<link xlink:type="simple" xlink:href="../481/3123481.xml">
Phil Moorby</link></scientist>
</causal_agent>
</person>
</physical_entity>
<ref xlink:type="simple" xlink:href="#xpointer(//reflist/entry[@id=%222%22])">2</ref>, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at <company wordnetid="108058098" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../999/11678999.xml">
Cadence Design Systems</link></company>
. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, <village wordnetid="108672738" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../446/53446.xml">
San Jose</link></village>
, <country wordnetid="108544813" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../407/5407.xml">
CA</link></country>
 in <link xlink:type="simple" xlink:href="../847/34847.xml">
1989</link>." [Citations added.]<ref xlink:type="simple" xlink:href="#xpointer(//reflist/entry[@id=%223%22])">3</ref>
<sec>
<st>
 References </st>
<p>

<reflist>
<entry id="1">
Goel's role in PODEM invention briefly described in Alberto Sangiovanni-Vincentelli. (November-December 2003) The Tides of EDA. <it>IEEE Design and Test of Computers</it>. p.62. Viewed <link xlink:type="simple" xlink:href="../148/28148.xml">
20 September</link> 2006 at <weblink xlink:type="simple" xlink:href="http://embedded.eecs.berkeley.edu/Respep/Research/asves/journal2003/ASV_ieee_design_and_test03.pdf">
UC Berkeley web site</weblink>.</entry>
<entry id="2">
Design Automation Conference. (2006). <it>Awards</it> (pdf).<weblink xlink:type="simple" xlink:href="http://www.dac.com/43rd/PDFs/awards.pdf#search=%22IEEE%20Phil%20Moorby%22">
DAC web site</weblink> p. 2</entry>
<entry id="3">
<weblink xlink:type="simple" xlink:href="http://www.verilog.com">
Verilog.com</weblink> viewed <link xlink:type="simple" xlink:href="../148/28148.xml">
20 September</link> 2006.</entry>
</reflist>
</p>



</sec>
</bdy>
</institution>
</company>
</article>
