ARM GAS  /tmp/cczm1qsg.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB52:
  25              		.file 1 "Src/main.c"
   1:Src/main.c    **** 
   2:Src/main.c    **** #include "main.h"
   3:Src/main.c    **** #include "graphics.h"
   4:Src/main.c    **** 
   5:Src/main.c    **** #define HX_GAIN_128 25
   6:Src/main.c    **** #define HX_GAIN_64  27
   7:Src/main.c    **** #define HX_GAIN_32  26
   8:Src/main.c    **** #define MULTIPLIER (72000000/4000000)
   9:Src/main.c    **** 
  10:Src/main.c    **** #define DATAFILT 0.99f
  11:Src/main.c    **** 
  12:Src/main.c    **** I2C_HandleTypeDef hi2c2;
  13:Src/main.c    **** 
  14:Src/main.c    **** SPI_HandleTypeDef hspi1;
  15:Src/main.c    **** DMA_HandleTypeDef hdma_spi1_tx;
  16:Src/main.c    **** 
  17:Src/main.c    **** TIM_HandleTypeDef htim1;
  18:Src/main.c    **** TIM_HandleTypeDef htim16;
  19:Src/main.c    **** 
  20:Src/main.c    **** TSC_HandleTypeDef htsc;
  21:Src/main.c    **** TSC_IOConfigTypeDef IoConfig;
  22:Src/main.c    **** 
  23:Src/main.c    **** PCD_HandleTypeDef hpcd_USB_FS;
  24:Src/main.c    **** 
  25:Src/main.c    **** void SystemClock_Config(void);
  26:Src/main.c    **** static void MX_GPIO_Init(void);
  27:Src/main.c    **** static void MX_DMA_Init(void);
  28:Src/main.c    **** static void MX_I2C2_Init(void);
  29:Src/main.c    **** static void MX_SPI1_Init(void);
  30:Src/main.c    **** static void MX_TIM1_Init(void);
  31:Src/main.c    **** static void MX_TIM16_Init(void);
  32:Src/main.c    **** static void MX_TSC_Init(void);
  33:Src/main.c    **** static void MX_USB_PCD_Init(void);
ARM GAS  /tmp/cczm1qsg.s 			page 2


  34:Src/main.c    **** 
  35:Src/main.c    **** void HX_Get_Value(uint8_t gain);
  36:Src/main.c    **** void HX_Delay(uint32_t u);
  37:Src/main.c    **** 
  38:Src/main.c    **** struct HX711_t{
  39:Src/main.c    ****   int32_t raw_data;
  40:Src/main.c    ****   int32_t raw_data_avg;
  41:Src/main.c    ****   int32_t delta;
  42:Src/main.c    ****   float weight_g;
  43:Src/main.c    ****   int32_t pcs;
  44:Src/main.c    ****   uint8_t gain;
  45:Src/main.c    ****   uint8_t rate;
  46:Src/main.c    ****   uint8_t clock;
  47:Src/main.c    **** } HX711 = {.gain = HX_GAIN_128};
  48:Src/main.c    **** 
  49:Src/main.c    **** struct cal_t{
  50:Src/main.c    ****   float g_100;
  51:Src/main.c    ****   float g_0;
  52:Src/main.c    ****   float g_cal;
  53:Src/main.c    ****   uint8_t tara_active;
  54:Src/main.c    ****   uint8_t tara_pcs_active;
  55:Src/main.c    ****   float pcs_cal;
  56:Src/main.c    **** } cal = {.g_cal = 50.093f, .g_100 = -701550.0f, .g_0 = -138500.0f, .tara_active = 1, .pcs_cal = 1.0
  57:Src/main.c    **** //} cal = {.g_cal = 50.0f, .g_100 = -356620.0f, .g_0 = -138500.0f, .tara_active = 1}; // gain 64
  58:Src/main.c    **** // } cal = {.g_cal = 50.0f, .g_100 = -703400.0f, .g_0 = -138500.0f, .tara_active = 1}; //gain 128
  59:Src/main.c    **** 
  60:Src/main.c    **** struct touch_t{
  61:Src/main.c    ****   uint8_t button[2];
  62:Src/main.c    ****   uint16_t offset[2];
  63:Src/main.c    ****   uint16_t value[2];
  64:Src/main.c    ****   uint8_t idx_bank;
  65:Src/main.c    ****   uint8_t mode;
  66:Src/main.c    **** } t = {};
  67:Src/main.c    **** 
  68:Src/main.c    **** extern struct IPS_t IPS = {.backlight = 999, .update_time = 10};
  69:Src/main.c    **** 
  70:Src/main.c    **** uint32_t start = 0;
  71:Src/main.c    **** uint32_t _ms;
  72:Src/main.c    **** 
  73:Src/main.c    **** int main(void)
  74:Src/main.c    **** {
  75:Src/main.c    ****   HAL_Init();
  76:Src/main.c    ****   SystemClock_Config();
  77:Src/main.c    **** 
  78:Src/main.c    ****   MX_GPIO_Init();
  79:Src/main.c    ****   MX_DMA_Init();
  80:Src/main.c    ****   MX_I2C2_Init();
  81:Src/main.c    ****   MX_SPI1_Init();
  82:Src/main.c    ****   MX_TIM1_Init();
  83:Src/main.c    ****   MX_TIM16_Init();
  84:Src/main.c    ****   MX_TSC_Init();
  85:Src/main.c    ****   MX_USB_PCD_Init();
  86:Src/main.c    **** 
  87:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,0);
  88:Src/main.c    **** 
  89:Src/main.c    ****   IPS_Init();
  90:Src/main.c    ****   HAL_TIM_Base_Start(&htim16);
ARM GAS  /tmp/cczm1qsg.s 			page 3


  91:Src/main.c    ****   HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
  92:Src/main.c    ****   __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, IPS.backlight);
  93:Src/main.c    ****   IPS_Clear(BLACK);
  94:Src/main.c    ****   IPS.update = HAL_GetTick();
  95:Src/main.c    **** 
  96:Src/main.c    ****   HAL_TSC_Start_IT(&htsc);
  97:Src/main.c    **** 
  98:Src/main.c    ****   HAL_TIM_Base_Start(&htim1);
  99:Src/main.c    ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 100:Src/main.c    ****   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 101:Src/main.c    **** 
 102:Src/main.c    ****   while (1)
 103:Src/main.c    ****   {
 104:Src/main.c    ****     if(t.button[1]) {
 105:Src/main.c    ****       cal.tara_active = 1;
 106:Src/main.c    ****       uint8_t cnt = 0;
 107:Src/main.c    ****       while (t.button[1]){
 108:Src/main.c    ****         if(cnt < 200) cnt++;
 109:Src/main.c    ****         HAL_Delay(2);
 110:Src/main.c    ****       }
 111:Src/main.c    ****       if(cnt >= 200){
 112:Src/main.c    ****        cal.tara_active = 0;
 113:Src/main.c    ****        cal.tara_pcs_active = 1;
 114:Src/main.c    ****       }
 115:Src/main.c    ****     }
 116:Src/main.c    **** 
 117:Src/main.c    ****     if(t.button[0]) {
 118:Src/main.c    ****       while(t.button[0]) {
 119:Src/main.c    ****         HAL_Delay(1);
 120:Src/main.c    ****       }
 121:Src/main.c    ****       t.mode++;
 122:Src/main.c    ****       t.mode = t.mode % 3;
 123:Src/main.c    ****     }
 124:Src/main.c    **** 
 125:Src/main.c    ****     if(cal.tara_active && t.mode != 2){
 126:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 127:Src/main.c    ****       else cal.tara_active = 1;
 128:Src/main.c    ****       if(cal.tara_active > 20) cal.g_0 = HX711.raw_data_avg;
 129:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 130:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 131:Src/main.c    ****       else cal.tara_active = 1;
 132:Src/main.c    ****       if(cal.tara_active > 20) {
 133:Src/main.c    ****         cal.g_100 = HX711.raw_data_avg;
 134:Src/main.c    ****       }
 135:Src/main.c    ****     }
 136:Src/main.c    **** 
 137:Src/main.c    ****     if (cal.tara_pcs_active){
 138:Src/main.c    ****       cal.pcs_cal = HX711.weight_g;
 139:Src/main.c    ****       cal.tara_pcs_active = 0;
 140:Src/main.c    ****     }
 141:Src/main.c    **** 
 142:Src/main.c    ****     /*
 143:Src/main.c    ****     if(cal.g_100_active){
 144:Src/main.c    ****       cal.tara_active = 0;
 145:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.g_100_active++;
 146:Src/main.c    ****       else cal.g_100_active = 1;
 147:Src/main.c    ****       if(cal.g_100_active > 20) cal.g_100 = HX711.raw_data_avg;
ARM GAS  /tmp/cczm1qsg.s 			page 4


 148:Src/main.c    ****     }
 149:Src/main.c    ****     */
 150:Src/main.c    **** 
 151:Src/main.c    ****     if(!HAL_GPIO_ReadPin(GPIOB,HX_INT_Pin)){
 152:Src/main.c    ****       HX_Get_Value(HX711.gain);
 153:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOA, LED_Pin);
 154:Src/main.c    ****       _ms = HAL_GetTick()-start;
 155:Src/main.c    ****       start = HAL_GetTick();
 156:Src/main.c    **** 
 157:Src/main.c    ****       if(abs(HX711.delta) <= 2 && (int)((HX711.weight_g-(int)HX711.weight_g)*1000.0f) == 0){
 158:Src/main.c    ****         cal.g_0 -= HX711.delta;
 159:Src/main.c    ****       } else if(abs(HX711.delta) <= 2) {
 160:Src/main.c    ****         cal.g_0 -= HX711.delta;
 161:Src/main.c    ****         cal.g_100 -= HX711.delta;
 162:Src/main.c    ****       }
 163:Src/main.c    **** 
 164:Src/main.c    ****     } else {
 165:Src/main.c    ****       HAL_Delay(1);
 166:Src/main.c    ****       HAL_GPIO_WritePin(GPIOB,HX_SPS_Pin, HX711.rate);
 167:Src/main.c    ****     }
 168:Src/main.c    **** 
 169:Src/main.c    **** 
 170:Src/main.c    **** 
 171:Src/main.c    ****     if(HAL_GetTick() + IPS.update_time > IPS.update){
 172:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 173:Src/main.c    ****         if(t.mode == 0){
 174:Src/main.c    ****           sprintf(IPS.buf,"%c%02d.%03dg", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)HX711.wei
 175:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 176:Src/main.c    ****           IPS_WriteBuf(10,45);
 177:Src/main.c    ****         } else if (t.mode == 1){
 178:Src/main.c    ****           sprintf(IPS.buf,"%c%04dpcs", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)roundf(HX711
 179:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 180:Src/main.c    ****           IPS_WriteBuf(10,45);
 181:Src/main.c    ****         } else if (t.mode == 2){
 182:Src/main.c    ****           sprintf(IPS.buf,"%07d", HX711.raw_data_avg); // HX711.weight_g > 0 ? ' ' : '-', /(int)(ab
 183:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 184:Src/main.c    ****           IPS_WriteBuf(10,45);
 185:Src/main.c    ****         }
 186:Src/main.c    ****       } else {
 187:Src/main.c    ****         sprintf(IPS.buf,"  max!  "); // HX711.weight_g > 0 ? ' ' : '-', /(int)(abs(HX711.weight_g /
 188:Src/main.c    ****         IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 189:Src/main.c    ****         IPS_WriteBuf(10,45);
 190:Src/main.c    ****       }
 191:Src/main.c    ****       IPS.update = HAL_GetTick();
 192:Src/main.c    ****     }
 193:Src/main.c    ****   }
 194:Src/main.c    **** }
 195:Src/main.c    **** 
 196:Src/main.c    **** /* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
 197:Src/main.c    **** 
 198:Src/main.c    **** void HX_Get_Value(uint8_t gain) {
 199:Src/main.c    **** 
 200:Src/main.c    ****   int32_t last_data = HX711.raw_data_avg;
 201:Src/main.c    ****   HX711.raw_data = 0;
 202:Src/main.c    **** 
 203:Src/main.c    ****   for(int i = 0; i < gain; i++){
 204:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
ARM GAS  /tmp/cczm1qsg.s 			page 5


 205:Src/main.c    ****     HX_Delay(2);
 206:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,0);
 207:Src/main.c    ****     if(i < 24){
 208:Src/main.c    ****       HX711.raw_data |= (HAL_GPIO_ReadPin(GPIOB,HX_DATA_Pin) << (24 - i));
 209:Src/main.c    ****     }
 210:Src/main.c    ****     if (HX711.raw_data & 0x00800000) HX711.raw_data |= 0xFF000000 ;
 211:Src/main.c    ****     HX_Delay(2);
 212:Src/main.c    ****   }
 213:Src/main.c    **** 
 214:Src/main.c    ****   if(abs(HX711.delta) > 1000) {
 215:Src/main.c    ****     HX711.rate = 1;
 216:Src/main.c    ****     HX711.raw_data_avg = HX711.raw_data;
 217:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 218:Src/main.c    ****   }
 219:Src/main.c    ****   else if(abs(HX711.delta) > 20) {
 220:Src/main.c    ****     HX711.rate = 0;
 221:Src/main.c    ****     HX711.raw_data_avg = HX711.raw_data;
 222:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 223:Src/main.c    ****   }
 224:Src/main.c    ****   else {
 225:Src/main.c    ****     HX711.rate = 0;
 226:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50);
 227:Src/main.c    ****   }
 228:Src/main.c    **** 
 229:Src/main.c    **** 
 230:Src/main.c    ****   HX711.raw_data_avg = (HX711.raw_data_avg * DATAFILT + (HX711.raw_data * (1.0f - DATAFILT)));
 231:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 232:Src/main.c    ****   HX711.weight_g = (cal.g_cal*((HX711.raw_data_avg-cal.g_0)/(cal.g_100-cal.g_0)));
 233:Src/main.c    **** }
 234:Src/main.c    **** 
 235:Src/main.c    **** void HX_Delay(uint32_t u) {
 236:Src/main.c    ****     u = u * MULTIPLIER - 10;
 237:Src/main.c    ****     while (u--);
 238:Src/main.c    **** }
 239:Src/main.c    **** 
 240:Src/main.c    **** /* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
 241:Src/main.c    **** 
 242:Src/main.c    **** void TSC_task(void) {
 243:Src/main.c    ****   if (HAL_TSC_GroupGetStatus(&htsc, TSC_GROUP1_IDX) == TSC_GROUP_COMPLETED) {
 244:Src/main.c    ****     t.value[t.idx_bank] = HAL_TSC_GroupGetValue(&htsc, TSC_GROUP1_IDX);
 245:Src/main.c    ****     HAL_TSC_IOConfig(&htsc, &IoConfig);
 246:Src/main.c    ****     HAL_TSC_IODischarge(&htsc, ENABLE);
 247:Src/main.c    ****     __HAL_TSC_CLEAR_FLAG(&htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE));
 248:Src/main.c    ****     HAL_TSC_Start_IT(&htsc);
 249:Src/main.c    ****     if(t.value[t.idx_bank] < 3000) t.button[t.idx_bank] = 1;
 250:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 251:Src/main.c    ****   }
 252:Src/main.c    **** 
 253:Src/main.c    **** 
 254:Src/main.c    ****   switch (t.idx_bank)
 255:Src/main.c    ****   {
 256:Src/main.c    ****   case 0:
 257:Src/main.c    ****     IoConfig.ChannelIOs = TSC_GROUP1_IO2;
 258:Src/main.c    ****     t.idx_bank = 1;
 259:Src/main.c    ****     break;
 260:Src/main.c    ****   case 1:
 261:Src/main.c    ****     IoConfig.ChannelIOs = TSC_GROUP1_IO3;
ARM GAS  /tmp/cczm1qsg.s 			page 6


 262:Src/main.c    ****     t.idx_bank = 0;
 263:Src/main.c    ****     break;
 264:Src/main.c    ****   default:
 265:Src/main.c    ****     break;
 266:Src/main.c    ****   }
 267:Src/main.c    **** }
 268:Src/main.c    **** /* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
 269:Src/main.c    **** 
 270:Src/main.c    **** 
 271:Src/main.c    **** void SystemClock_Config(void)
 272:Src/main.c    **** {
 273:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 274:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 275:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 276:Src/main.c    **** 
 277:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 278:Src/main.c    ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 279:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 280:Src/main.c    ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 281:Src/main.c    **** 
 282:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 283:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 284:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 285:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 286:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 287:Src/main.c    ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 288:Src/main.c    **** 
 289:Src/main.c    ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 290:Src/main.c    ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 291:Src/main.c    ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 292:Src/main.c    **** }
 293:Src/main.c    **** 
 294:Src/main.c    **** static void MX_I2C2_Init(void)
 295:Src/main.c    **** {
 296:Src/main.c    ****   hi2c2.Instance = I2C2;
 297:Src/main.c    ****   hi2c2.Init.Timing = 0x20303E5D;
 298:Src/main.c    ****   hi2c2.Init.OwnAddress1 = 0;
 299:Src/main.c    ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 300:Src/main.c    ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 301:Src/main.c    ****   hi2c2.Init.OwnAddress2 = 0;
 302:Src/main.c    ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 303:Src/main.c    ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 304:Src/main.c    ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 305:Src/main.c    ****   HAL_I2C_Init(&hi2c2);
 306:Src/main.c    ****   HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE);
 307:Src/main.c    ****   HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0);
 308:Src/main.c    **** }
 309:Src/main.c    **** 
 310:Src/main.c    **** static void MX_SPI1_Init(void)
 311:Src/main.c    **** {
 312:Src/main.c    ****   hspi1.Instance = SPI1;
 313:Src/main.c    ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 314:Src/main.c    ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 315:Src/main.c    ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 316:Src/main.c    ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 317:Src/main.c    ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 318:Src/main.c    ****   hspi1.Init.NSS = SPI_NSS_SOFT;
ARM GAS  /tmp/cczm1qsg.s 			page 7


 319:Src/main.c    ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 320:Src/main.c    ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 321:Src/main.c    ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 322:Src/main.c    ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 323:Src/main.c    ****   hspi1.Init.CRCPolynomial = 7;
 324:Src/main.c    ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 325:Src/main.c    ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 326:Src/main.c    ****   HAL_SPI_Init(&hspi1);
 327:Src/main.c    **** }
 328:Src/main.c    **** 
 329:Src/main.c    **** static void MX_TIM1_Init(void)
 330:Src/main.c    **** {
 331:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 332:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 333:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
 334:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 335:Src/main.c    **** 
 336:Src/main.c    ****   htim1.Instance = TIM1;
 337:Src/main.c    ****   htim1.Init.Prescaler = 0;
 338:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 339:Src/main.c    ****   htim1.Init.Period = 10;
 340:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 341:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 342:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 343:Src/main.c    ****   HAL_TIM_Base_Init(&htim1);
 344:Src/main.c    **** 
 345:Src/main.c    ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 346:Src/main.c    ****   HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 347:Src/main.c    ****   HAL_TIM_PWM_Init(&htim1);
 348:Src/main.c    **** 
 349:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 350:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 351:Src/main.c    ****   HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 352:Src/main.c    **** 
 353:Src/main.c    ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 354:Src/main.c    ****   sConfigOC.Pulse = 50;
 355:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 356:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 357:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 358:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 359:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 360:Src/main.c    ****   HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 361:Src/main.c    **** 
 362:Src/main.c    ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 363:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 364:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 365:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 366:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 367:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 368:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 369:Src/main.c    ****   HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 370:Src/main.c    ****   HAL_TIM_MspPostInit(&htim1);
 371:Src/main.c    **** }
 372:Src/main.c    **** 
 373:Src/main.c    **** static void MX_TIM16_Init(void)
 374:Src/main.c    **** {
 375:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /tmp/cczm1qsg.s 			page 8


 376:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 377:Src/main.c    **** 
 378:Src/main.c    ****   htim16.Instance = TIM16;
 379:Src/main.c    ****   htim16.Init.Prescaler = 10;
 380:Src/main.c    ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 381:Src/main.c    ****   htim16.Init.Period = 1000;
 382:Src/main.c    ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 383:Src/main.c    ****   htim16.Init.RepetitionCounter = 0;
 384:Src/main.c    ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 385:Src/main.c    ****   HAL_TIM_Base_Init(&htim16);
 386:Src/main.c    ****   HAL_TIM_PWM_Init(&htim16);
 387:Src/main.c    **** 
 388:Src/main.c    ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 389:Src/main.c    ****   sConfigOC.Pulse = 100;
 390:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 391:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 392:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 393:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 394:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 395:Src/main.c    ****   HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1);
 396:Src/main.c    **** 
 397:Src/main.c    ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 398:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 399:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 400:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 401:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 402:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 403:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 404:Src/main.c    ****   HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig);
 405:Src/main.c    ****   HAL_TIM_MspPostInit(&htim16);
 406:Src/main.c    **** }
 407:Src/main.c    **** 
 408:Src/main.c    **** static void MX_TSC_Init(void)
 409:Src/main.c    **** {
 410:Src/main.c    **** 
 411:Src/main.c    ****   htsc.Instance = TSC;
 412:Src/main.c    ****   htsc.Init.CTPulseHighLength = TSC_CTPH_1CYCLE;
 413:Src/main.c    ****   htsc.Init.CTPulseLowLength = TSC_CTPL_1CYCLE;
 414:Src/main.c    ****   htsc.Init.SpreadSpectrum = ENABLE;
 415:Src/main.c    ****   htsc.Init.SpreadSpectrumDeviation = 32;
 416:Src/main.c    ****   htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 417:Src/main.c    ****   htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 418:Src/main.c    ****   htsc.Init.MaxCountValue = TSC_MCV_16383;
 419:Src/main.c    ****   htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 420:Src/main.c    ****   htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 421:Src/main.c    ****   htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 422:Src/main.c    ****   htsc.Init.MaxCountInterrupt = DISABLE;
 423:Src/main.c    ****   htsc.Init.ChannelIOs = TSC_GROUP1_IO2|TSC_GROUP1_IO3;
 424:Src/main.c    ****   htsc.Init.ShieldIOs = 0;
 425:Src/main.c    ****   htsc.Init.SamplingIOs = TSC_GROUP1_IO1;
 426:Src/main.c    ****   HAL_TSC_Init(&htsc);
 427:Src/main.c    **** 
 428:Src/main.c    ****   IoConfig.ChannelIOs  = TSC_GROUP1_IO2; // Start with the first channel
 429:Src/main.c    ****   IoConfig.SamplingIOs = TSC_GROUP1_IO1;
 430:Src/main.c    ****   IoConfig.ShieldIOs   = 0;
 431:Src/main.c    ****   HAL_TSC_IOConfig(&htsc, &IoConfig);
 432:Src/main.c    **** 
ARM GAS  /tmp/cczm1qsg.s 			page 9


 433:Src/main.c    **** }
 434:Src/main.c    **** 
 435:Src/main.c    **** static void MX_USB_PCD_Init(void)
 436:Src/main.c    **** {
 437:Src/main.c    ****   hpcd_USB_FS.Instance = USB;
 438:Src/main.c    ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 439:Src/main.c    ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 440:Src/main.c    ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 441:Src/main.c    ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 442:Src/main.c    ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 443:Src/main.c    ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 444:Src/main.c    ****   HAL_PCD_Init(&hpcd_USB_FS);
 445:Src/main.c    **** }
 446:Src/main.c    **** 
 447:Src/main.c    **** static void MX_DMA_Init(void)
 448:Src/main.c    **** {
 449:Src/main.c    **** 
 450:Src/main.c    ****   __HAL_RCC_DMA1_CLK_ENABLE();
 451:Src/main.c    **** 
 452:Src/main.c    ****   HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 453:Src/main.c    ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 454:Src/main.c    **** }
 455:Src/main.c    **** 
 456:Src/main.c    **** static void MX_GPIO_Init(void)
 457:Src/main.c    **** {
  26              		.loc 1 457 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 20
  33              		.cfi_offset 4, -20
  34              		.cfi_offset 5, -16
  35              		.cfi_offset 6, -12
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 C646     		mov	lr, r8
  39 0004 00B5     		push	{lr}
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 24
  42              		.cfi_offset 8, -24
  43 0006 88B0     		sub	sp, sp, #32
  44              	.LCFI2:
  45              		.cfi_def_cfa_offset 56
 458:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 458 3 view .LVU1
  47              		.loc 1 458 20 is_stmt 0 view .LVU2
  48 0008 1422     		movs	r2, #20
  49 000a 0021     		movs	r1, #0
  50 000c 03A8     		add	r0, sp, #12
  51 000e FFF7FEFF 		bl	memset
  52              	.LVL0:
 459:Src/main.c    **** 
 460:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 460 3 is_stmt 1 view .LVU3
  54              	.LBB2:
ARM GAS  /tmp/cczm1qsg.s 			page 10


  55              		.loc 1 460 3 view .LVU4
  56              		.loc 1 460 3 view .LVU5
  57 0012 2F4B     		ldr	r3, .L2
  58 0014 5969     		ldr	r1, [r3, #20]
  59 0016 8020     		movs	r0, #128
  60 0018 0003     		lsls	r0, r0, #12
  61 001a 0143     		orrs	r1, r0
  62 001c 5961     		str	r1, [r3, #20]
  63              		.loc 1 460 3 view .LVU6
  64 001e 5A69     		ldr	r2, [r3, #20]
  65 0020 0240     		ands	r2, r0
  66 0022 0092     		str	r2, [sp]
  67              		.loc 1 460 3 view .LVU7
  68 0024 009A     		ldr	r2, [sp]
  69              	.LBE2:
  70              		.loc 1 460 3 view .LVU8
 461:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  71              		.loc 1 461 3 view .LVU9
  72              	.LBB3:
  73              		.loc 1 461 3 view .LVU10
  74              		.loc 1 461 3 view .LVU11
  75 0026 5969     		ldr	r1, [r3, #20]
  76 0028 8020     		movs	r0, #128
  77 002a 8002     		lsls	r0, r0, #10
  78 002c 0143     		orrs	r1, r0
  79 002e 5961     		str	r1, [r3, #20]
  80              		.loc 1 461 3 view .LVU12
  81 0030 5A69     		ldr	r2, [r3, #20]
  82 0032 0240     		ands	r2, r0
  83 0034 0192     		str	r2, [sp, #4]
  84              		.loc 1 461 3 view .LVU13
  85 0036 019A     		ldr	r2, [sp, #4]
  86              	.LBE3:
  87              		.loc 1 461 3 view .LVU14
 462:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  88              		.loc 1 462 3 view .LVU15
  89              	.LBB4:
  90              		.loc 1 462 3 view .LVU16
  91              		.loc 1 462 3 view .LVU17
  92 0038 5A69     		ldr	r2, [r3, #20]
  93 003a 8021     		movs	r1, #128
  94 003c C902     		lsls	r1, r1, #11
  95 003e 0A43     		orrs	r2, r1
  96 0040 5A61     		str	r2, [r3, #20]
  97              		.loc 1 462 3 view .LVU18
  98 0042 5B69     		ldr	r3, [r3, #20]
  99 0044 0B40     		ands	r3, r1
 100 0046 0293     		str	r3, [sp, #8]
 101              		.loc 1 462 3 view .LVU19
 102 0048 029B     		ldr	r3, [sp, #8]
 103              	.LBE4:
 104              		.loc 1 462 3 view .LVU20
 463:Src/main.c    **** 
 464:Src/main.c    ****   HAL_GPIO_WritePin(GPIOA, LED_Pin|IPS_RESET_Pin, GPIO_PIN_RESET);
 105              		.loc 1 464 3 view .LVU21
 106 004a 224E     		ldr	r6, .L2+4
 107 004c 9023     		movs	r3, #144
ARM GAS  /tmp/cczm1qsg.s 			page 11


 108 004e DB05     		lsls	r3, r3, #23
 109 0050 9846     		mov	r8, r3
 110 0052 0022     		movs	r2, #0
 111 0054 3100     		movs	r1, r6
 112 0056 1800     		movs	r0, r3
 113 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL1:
 465:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, HX_SPS_Pin|HX_CLK_Pin|IPS_DC_Pin|IPS_CS_Pin, GPIO_PIN_RESET);
 115              		.loc 1 465 3 view .LVU22
 116 005c C327     		movs	r7, #195
 117 005e BF01     		lsls	r7, r7, #6
 118 0060 1D4D     		ldr	r5, .L2+8
 119 0062 0022     		movs	r2, #0
 120 0064 3900     		movs	r1, r7
 121 0066 2800     		movs	r0, r5
 122 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL2:
 466:Src/main.c    **** 
 467:Src/main.c    ****   GPIO_InitStruct.Pin = DFU_Pin;
 124              		.loc 1 467 3 view .LVU23
 125              		.loc 1 467 23 is_stmt 0 view .LVU24
 126 006c 8023     		movs	r3, #128
 127 006e 9B01     		lsls	r3, r3, #6
 128 0070 0393     		str	r3, [sp, #12]
 468:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 129              		.loc 1 468 3 is_stmt 1 view .LVU25
 130              		.loc 1 468 24 is_stmt 0 view .LVU26
 131 0072 0024     		movs	r4, #0
 132 0074 0494     		str	r4, [sp, #16]
 469:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 133              		.loc 1 469 3 is_stmt 1 view .LVU27
 134              		.loc 1 469 24 is_stmt 0 view .LVU28
 135 0076 0594     		str	r4, [sp, #20]
 470:Src/main.c    ****   HAL_GPIO_Init(DFU_GPIO_Port, &GPIO_InitStruct);
 136              		.loc 1 470 3 is_stmt 1 view .LVU29
 137 0078 03A9     		add	r1, sp, #12
 138 007a 1848     		ldr	r0, .L2+12
 139 007c FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL3:
 471:Src/main.c    **** 
 472:Src/main.c    ****   GPIO_InitStruct.Pin = LED_Pin|IPS_RESET_Pin;
 141              		.loc 1 472 3 view .LVU30
 142              		.loc 1 472 23 is_stmt 0 view .LVU31
 143 0080 0396     		str	r6, [sp, #12]
 473:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 144              		.loc 1 473 3 is_stmt 1 view .LVU32
 145              		.loc 1 473 24 is_stmt 0 view .LVU33
 146 0082 0126     		movs	r6, #1
 147 0084 0496     		str	r6, [sp, #16]
 474:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 474 3 is_stmt 1 view .LVU34
 149              		.loc 1 474 24 is_stmt 0 view .LVU35
 150 0086 0594     		str	r4, [sp, #20]
 475:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 475 3 is_stmt 1 view .LVU36
 152              		.loc 1 475 25 is_stmt 0 view .LVU37
 153 0088 0694     		str	r4, [sp, #24]
ARM GAS  /tmp/cczm1qsg.s 			page 12


 476:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154              		.loc 1 476 3 is_stmt 1 view .LVU38
 155 008a 03A9     		add	r1, sp, #12
 156 008c 4046     		mov	r0, r8
 157 008e FFF7FEFF 		bl	HAL_GPIO_Init
 158              	.LVL4:
 477:Src/main.c    **** 
 478:Src/main.c    ****   GPIO_InitStruct.Pin = ACC_INT1_Pin|ACC_INT2_Pin|HX_INT_Pin;
 159              		.loc 1 478 3 view .LVU39
 160              		.loc 1 478 23 is_stmt 0 view .LVU40
 161 0092 134B     		ldr	r3, .L2+16
 162 0094 0393     		str	r3, [sp, #12]
 479:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 163              		.loc 1 479 3 is_stmt 1 view .LVU41
 164              		.loc 1 479 24 is_stmt 0 view .LVU42
 165 0096 134B     		ldr	r3, .L2+20
 166 0098 0493     		str	r3, [sp, #16]
 480:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 480 3 is_stmt 1 view .LVU43
 168              		.loc 1 480 24 is_stmt 0 view .LVU44
 169 009a 0594     		str	r4, [sp, #20]
 481:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170              		.loc 1 481 3 is_stmt 1 view .LVU45
 171 009c 03A9     		add	r1, sp, #12
 172 009e 2800     		movs	r0, r5
 173 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL5:
 482:Src/main.c    **** 
 483:Src/main.c    ****   GPIO_InitStruct.Pin = HX_SPS_Pin|HX_CLK_Pin|IPS_DC_Pin|IPS_CS_Pin;
 175              		.loc 1 483 3 view .LVU46
 176              		.loc 1 483 23 is_stmt 0 view .LVU47
 177 00a4 0397     		str	r7, [sp, #12]
 484:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 178              		.loc 1 484 3 is_stmt 1 view .LVU48
 179              		.loc 1 484 24 is_stmt 0 view .LVU49
 180 00a6 0496     		str	r6, [sp, #16]
 485:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 485 3 is_stmt 1 view .LVU50
 182              		.loc 1 485 24 is_stmt 0 view .LVU51
 183 00a8 0594     		str	r4, [sp, #20]
 486:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 184              		.loc 1 486 3 is_stmt 1 view .LVU52
 185              		.loc 1 486 25 is_stmt 0 view .LVU53
 186 00aa 0694     		str	r4, [sp, #24]
 487:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 187              		.loc 1 487 3 is_stmt 1 view .LVU54
 188 00ac 03A9     		add	r1, sp, #12
 189 00ae 2800     		movs	r0, r5
 190 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL6:
 488:Src/main.c    **** 
 489:Src/main.c    ****   GPIO_InitStruct.Pin = HX_DATA_Pin;
 192              		.loc 1 489 3 view .LVU55
 193              		.loc 1 489 23 is_stmt 0 view .LVU56
 194 00b4 8023     		movs	r3, #128
 195 00b6 DB01     		lsls	r3, r3, #7
 196 00b8 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/cczm1qsg.s 			page 13


 490:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 197              		.loc 1 490 3 is_stmt 1 view .LVU57
 198              		.loc 1 490 24 is_stmt 0 view .LVU58
 199 00ba 0494     		str	r4, [sp, #16]
 491:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 491 3 is_stmt 1 view .LVU59
 201              		.loc 1 491 24 is_stmt 0 view .LVU60
 202 00bc 0594     		str	r4, [sp, #20]
 492:Src/main.c    ****   HAL_GPIO_Init(HX_DATA_GPIO_Port, &GPIO_InitStruct);
 203              		.loc 1 492 3 is_stmt 1 view .LVU61
 204 00be 03A9     		add	r1, sp, #12
 205 00c0 2800     		movs	r0, r5
 206 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL7:
 493:Src/main.c    **** }
 208              		.loc 1 493 1 is_stmt 0 view .LVU62
 209 00c6 08B0     		add	sp, sp, #32
 210              		@ sp needed
 211 00c8 04BC     		pop	{r2}
 212 00ca 9046     		mov	r8, r2
 213 00cc F0BD     		pop	{r4, r5, r6, r7, pc}
 214              	.L3:
 215 00ce C046     		.align	2
 216              	.L2:
 217 00d0 00100240 		.word	1073876992
 218 00d4 80800000 		.word	32896
 219 00d8 00040048 		.word	1207960576
 220 00dc 00080048 		.word	1207961600
 221 00e0 06800000 		.word	32774
 222 00e4 00001110 		.word	269549568
 223              		.cfi_endproc
 224              	.LFE52:
 226              		.section	.text.MX_DMA_Init,"ax",%progbits
 227              		.align	1
 228              		.syntax unified
 229              		.code	16
 230              		.thumb_func
 231              		.fpu softvfp
 233              	MX_DMA_Init:
 234              	.LFB51:
 448:Src/main.c    **** 
 235              		.loc 1 448 1 is_stmt 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 8
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239 0000 00B5     		push	{lr}
 240              	.LCFI3:
 241              		.cfi_def_cfa_offset 4
 242              		.cfi_offset 14, -4
 243 0002 83B0     		sub	sp, sp, #12
 244              	.LCFI4:
 245              		.cfi_def_cfa_offset 16
 450:Src/main.c    **** 
 246              		.loc 1 450 3 view .LVU64
 247              	.LBB5:
 450:Src/main.c    **** 
 248              		.loc 1 450 3 view .LVU65
ARM GAS  /tmp/cczm1qsg.s 			page 14


 450:Src/main.c    **** 
 249              		.loc 1 450 3 view .LVU66
 250 0004 094A     		ldr	r2, .L5
 251 0006 5169     		ldr	r1, [r2, #20]
 252 0008 0123     		movs	r3, #1
 253 000a 1943     		orrs	r1, r3
 254 000c 5161     		str	r1, [r2, #20]
 450:Src/main.c    **** 
 255              		.loc 1 450 3 view .LVU67
 256 000e 5269     		ldr	r2, [r2, #20]
 257 0010 1340     		ands	r3, r2
 258 0012 0193     		str	r3, [sp, #4]
 450:Src/main.c    **** 
 259              		.loc 1 450 3 view .LVU68
 260 0014 019B     		ldr	r3, [sp, #4]
 261              	.LBE5:
 450:Src/main.c    **** 
 262              		.loc 1 450 3 view .LVU69
 452:Src/main.c    ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 263              		.loc 1 452 3 view .LVU70
 264 0016 0022     		movs	r2, #0
 265 0018 0021     		movs	r1, #0
 266 001a 0A20     		movs	r0, #10
 267 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 268              	.LVL8:
 453:Src/main.c    **** }
 269              		.loc 1 453 3 view .LVU71
 270 0020 0A20     		movs	r0, #10
 271 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 272              	.LVL9:
 454:Src/main.c    **** 
 273              		.loc 1 454 1 is_stmt 0 view .LVU72
 274 0026 03B0     		add	sp, sp, #12
 275              		@ sp needed
 276 0028 00BD     		pop	{pc}
 277              	.L6:
 278 002a C046     		.align	2
 279              	.L5:
 280 002c 00100240 		.word	1073876992
 281              		.cfi_endproc
 282              	.LFE51:
 284              		.section	.text.MX_I2C2_Init,"ax",%progbits
 285              		.align	1
 286              		.syntax unified
 287              		.code	16
 288              		.thumb_func
 289              		.fpu softvfp
 291              	MX_I2C2_Init:
 292              	.LFB45:
 295:Src/main.c    ****   hi2c2.Instance = I2C2;
 293              		.loc 1 295 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297 0000 10B5     		push	{r4, lr}
 298              	.LCFI5:
 299              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cczm1qsg.s 			page 15


 300              		.cfi_offset 4, -8
 301              		.cfi_offset 14, -4
 296:Src/main.c    ****   hi2c2.Init.Timing = 0x20303E5D;
 302              		.loc 1 296 3 view .LVU74
 296:Src/main.c    ****   hi2c2.Init.Timing = 0x20303E5D;
 303              		.loc 1 296 18 is_stmt 0 view .LVU75
 304 0002 0D4C     		ldr	r4, .L8
 305 0004 0D4B     		ldr	r3, .L8+4
 306 0006 2360     		str	r3, [r4]
 297:Src/main.c    ****   hi2c2.Init.OwnAddress1 = 0;
 307              		.loc 1 297 3 is_stmt 1 view .LVU76
 297:Src/main.c    ****   hi2c2.Init.OwnAddress1 = 0;
 308              		.loc 1 297 21 is_stmt 0 view .LVU77
 309 0008 0D4B     		ldr	r3, .L8+8
 310 000a 6360     		str	r3, [r4, #4]
 298:Src/main.c    ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 311              		.loc 1 298 3 is_stmt 1 view .LVU78
 298:Src/main.c    ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 312              		.loc 1 298 26 is_stmt 0 view .LVU79
 313 000c 0023     		movs	r3, #0
 314 000e A360     		str	r3, [r4, #8]
 299:Src/main.c    ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 315              		.loc 1 299 3 is_stmt 1 view .LVU80
 299:Src/main.c    ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 316              		.loc 1 299 29 is_stmt 0 view .LVU81
 317 0010 0122     		movs	r2, #1
 318 0012 E260     		str	r2, [r4, #12]
 300:Src/main.c    ****   hi2c2.Init.OwnAddress2 = 0;
 319              		.loc 1 300 3 is_stmt 1 view .LVU82
 300:Src/main.c    ****   hi2c2.Init.OwnAddress2 = 0;
 320              		.loc 1 300 30 is_stmt 0 view .LVU83
 321 0014 2361     		str	r3, [r4, #16]
 301:Src/main.c    ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 322              		.loc 1 301 3 is_stmt 1 view .LVU84
 301:Src/main.c    ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 323              		.loc 1 301 26 is_stmt 0 view .LVU85
 324 0016 6361     		str	r3, [r4, #20]
 302:Src/main.c    ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 325              		.loc 1 302 3 is_stmt 1 view .LVU86
 302:Src/main.c    ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 326              		.loc 1 302 31 is_stmt 0 view .LVU87
 327 0018 A361     		str	r3, [r4, #24]
 303:Src/main.c    ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 328              		.loc 1 303 3 is_stmt 1 view .LVU88
 303:Src/main.c    ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 329              		.loc 1 303 30 is_stmt 0 view .LVU89
 330 001a E361     		str	r3, [r4, #28]
 304:Src/main.c    ****   HAL_I2C_Init(&hi2c2);
 331              		.loc 1 304 3 is_stmt 1 view .LVU90
 304:Src/main.c    ****   HAL_I2C_Init(&hi2c2);
 332              		.loc 1 304 28 is_stmt 0 view .LVU91
 333 001c 2362     		str	r3, [r4, #32]
 305:Src/main.c    ****   HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE);
 334              		.loc 1 305 3 is_stmt 1 view .LVU92
 335 001e 2000     		movs	r0, r4
 336 0020 FFF7FEFF 		bl	HAL_I2C_Init
 337              	.LVL10:
ARM GAS  /tmp/cczm1qsg.s 			page 16


 306:Src/main.c    ****   HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0);
 338              		.loc 1 306 3 view .LVU93
 339 0024 0021     		movs	r1, #0
 340 0026 2000     		movs	r0, r4
 341 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 342              	.LVL11:
 307:Src/main.c    **** }
 343              		.loc 1 307 3 view .LVU94
 344 002c 0021     		movs	r1, #0
 345 002e 2000     		movs	r0, r4
 346 0030 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 347              	.LVL12:
 308:Src/main.c    **** 
 348              		.loc 1 308 1 is_stmt 0 view .LVU95
 349              		@ sp needed
 350 0034 10BD     		pop	{r4, pc}
 351              	.L9:
 352 0036 C046     		.align	2
 353              	.L8:
 354 0038 00000000 		.word	hi2c2
 355 003c 00580040 		.word	1073764352
 356 0040 5D3E3020 		.word	540032605
 357              		.cfi_endproc
 358              	.LFE45:
 360              		.section	.text.MX_SPI1_Init,"ax",%progbits
 361              		.align	1
 362              		.syntax unified
 363              		.code	16
 364              		.thumb_func
 365              		.fpu softvfp
 367              	MX_SPI1_Init:
 368              	.LFB46:
 311:Src/main.c    ****   hspi1.Instance = SPI1;
 369              		.loc 1 311 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373 0000 10B5     		push	{r4, lr}
 374              	.LCFI6:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 4, -8
 377              		.cfi_offset 14, -4
 312:Src/main.c    ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 378              		.loc 1 312 3 view .LVU97
 312:Src/main.c    ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 379              		.loc 1 312 18 is_stmt 0 view .LVU98
 380 0002 0E48     		ldr	r0, .L11
 381 0004 0E4B     		ldr	r3, .L11+4
 382 0006 0360     		str	r3, [r0]
 313:Src/main.c    ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 383              		.loc 1 313 3 is_stmt 1 view .LVU99
 313:Src/main.c    ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 384              		.loc 1 313 19 is_stmt 0 view .LVU100
 385 0008 8223     		movs	r3, #130
 386 000a 5B00     		lsls	r3, r3, #1
 387 000c 4360     		str	r3, [r0, #4]
 314:Src/main.c    ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /tmp/cczm1qsg.s 			page 17


 388              		.loc 1 314 3 is_stmt 1 view .LVU101
 314:Src/main.c    ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 389              		.loc 1 314 24 is_stmt 0 view .LVU102
 390 000e 0023     		movs	r3, #0
 391 0010 8360     		str	r3, [r0, #8]
 315:Src/main.c    ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 392              		.loc 1 315 3 is_stmt 1 view .LVU103
 315:Src/main.c    ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 393              		.loc 1 315 23 is_stmt 0 view .LVU104
 394 0012 E022     		movs	r2, #224
 395 0014 D200     		lsls	r2, r2, #3
 396 0016 C260     		str	r2, [r0, #12]
 316:Src/main.c    ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 397              		.loc 1 316 3 is_stmt 1 view .LVU105
 316:Src/main.c    ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 398              		.loc 1 316 26 is_stmt 0 view .LVU106
 399 0018 0361     		str	r3, [r0, #16]
 317:Src/main.c    ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 400              		.loc 1 317 3 is_stmt 1 view .LVU107
 317:Src/main.c    ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 401              		.loc 1 317 23 is_stmt 0 view .LVU108
 402 001a 4361     		str	r3, [r0, #20]
 318:Src/main.c    ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 403              		.loc 1 318 3 is_stmt 1 view .LVU109
 318:Src/main.c    ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 404              		.loc 1 318 18 is_stmt 0 view .LVU110
 405 001c 8022     		movs	r2, #128
 406 001e 9200     		lsls	r2, r2, #2
 407 0020 8261     		str	r2, [r0, #24]
 319:Src/main.c    ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 408              		.loc 1 319 3 is_stmt 1 view .LVU111
 319:Src/main.c    ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 409              		.loc 1 319 32 is_stmt 0 view .LVU112
 410 0022 F93A     		subs	r2, r2, #249
 411 0024 FF3A     		subs	r2, r2, #255
 412 0026 C261     		str	r2, [r0, #28]
 320:Src/main.c    ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 413              		.loc 1 320 3 is_stmt 1 view .LVU113
 320:Src/main.c    ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 414              		.loc 1 320 23 is_stmt 0 view .LVU114
 415 0028 0362     		str	r3, [r0, #32]
 321:Src/main.c    ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 416              		.loc 1 321 3 is_stmt 1 view .LVU115
 321:Src/main.c    ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 417              		.loc 1 321 21 is_stmt 0 view .LVU116
 418 002a 4362     		str	r3, [r0, #36]
 322:Src/main.c    ****   hspi1.Init.CRCPolynomial = 7;
 419              		.loc 1 322 3 is_stmt 1 view .LVU117
 322:Src/main.c    ****   hspi1.Init.CRCPolynomial = 7;
 420              		.loc 1 322 29 is_stmt 0 view .LVU118
 421 002c 8362     		str	r3, [r0, #40]
 323:Src/main.c    ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 422              		.loc 1 323 3 is_stmt 1 view .LVU119
 323:Src/main.c    ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 423              		.loc 1 323 28 is_stmt 0 view .LVU120
 424 002e 0721     		movs	r1, #7
 425 0030 C162     		str	r1, [r0, #44]
ARM GAS  /tmp/cczm1qsg.s 			page 18


 324:Src/main.c    ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 426              		.loc 1 324 3 is_stmt 1 view .LVU121
 324:Src/main.c    ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 427              		.loc 1 324 24 is_stmt 0 view .LVU122
 428 0032 0363     		str	r3, [r0, #48]
 325:Src/main.c    ****   HAL_SPI_Init(&hspi1);
 429              		.loc 1 325 3 is_stmt 1 view .LVU123
 325:Src/main.c    ****   HAL_SPI_Init(&hspi1);
 430              		.loc 1 325 23 is_stmt 0 view .LVU124
 431 0034 4263     		str	r2, [r0, #52]
 326:Src/main.c    **** }
 432              		.loc 1 326 3 is_stmt 1 view .LVU125
 433 0036 FFF7FEFF 		bl	HAL_SPI_Init
 434              	.LVL13:
 327:Src/main.c    **** 
 435              		.loc 1 327 1 is_stmt 0 view .LVU126
 436              		@ sp needed
 437 003a 10BD     		pop	{r4, pc}
 438              	.L12:
 439              		.align	2
 440              	.L11:
 441 003c 00000000 		.word	hspi1
 442 0040 00300140 		.word	1073819648
 443              		.cfi_endproc
 444              	.LFE46:
 446              		.section	.text.MX_TIM1_Init,"ax",%progbits
 447              		.align	1
 448              		.syntax unified
 449              		.code	16
 450              		.thumb_func
 451              		.fpu softvfp
 453              	MX_TIM1_Init:
 454              	.LFB47:
 330:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 455              		.loc 1 330 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 88
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459 0000 30B5     		push	{r4, r5, lr}
 460              	.LCFI7:
 461              		.cfi_def_cfa_offset 12
 462              		.cfi_offset 4, -12
 463              		.cfi_offset 5, -8
 464              		.cfi_offset 14, -4
 465 0002 97B0     		sub	sp, sp, #92
 466              	.LCFI8:
 467              		.cfi_def_cfa_offset 104
 331:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 468              		.loc 1 331 3 view .LVU128
 331:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 469              		.loc 1 331 26 is_stmt 0 view .LVU129
 470 0004 1022     		movs	r2, #16
 471 0006 0021     		movs	r1, #0
 472 0008 12A8     		add	r0, sp, #72
 473 000a FFF7FEFF 		bl	memset
 474              	.LVL14:
 332:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /tmp/cczm1qsg.s 			page 19


 475              		.loc 1 332 3 is_stmt 1 view .LVU130
 332:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
 476              		.loc 1 332 27 is_stmt 0 view .LVU131
 477 000e 0822     		movs	r2, #8
 478 0010 0021     		movs	r1, #0
 479 0012 10A8     		add	r0, sp, #64
 480 0014 FFF7FEFF 		bl	memset
 481              	.LVL15:
 333:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 482              		.loc 1 333 3 is_stmt 1 view .LVU132
 333:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 483              		.loc 1 333 22 is_stmt 0 view .LVU133
 484 0018 1C22     		movs	r2, #28
 485 001a 0021     		movs	r1, #0
 486 001c 09A8     		add	r0, sp, #36
 487 001e FFF7FEFF 		bl	memset
 488              	.LVL16:
 334:Src/main.c    **** 
 489              		.loc 1 334 3 is_stmt 1 view .LVU134
 334:Src/main.c    **** 
 490              		.loc 1 334 34 is_stmt 0 view .LVU135
 491 0022 2022     		movs	r2, #32
 492 0024 0021     		movs	r1, #0
 493 0026 01A8     		add	r0, sp, #4
 494 0028 FFF7FEFF 		bl	memset
 495              	.LVL17:
 336:Src/main.c    ****   htim1.Init.Prescaler = 0;
 496              		.loc 1 336 3 is_stmt 1 view .LVU136
 336:Src/main.c    ****   htim1.Init.Prescaler = 0;
 497              		.loc 1 336 18 is_stmt 0 view .LVU137
 498 002c 1E4D     		ldr	r5, .L14
 499 002e 1F4B     		ldr	r3, .L14+4
 500 0030 2B60     		str	r3, [r5]
 337:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 501              		.loc 1 337 3 is_stmt 1 view .LVU138
 337:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 502              		.loc 1 337 24 is_stmt 0 view .LVU139
 503 0032 0024     		movs	r4, #0
 504 0034 6C60     		str	r4, [r5, #4]
 338:Src/main.c    ****   htim1.Init.Period = 10;
 505              		.loc 1 338 3 is_stmt 1 view .LVU140
 338:Src/main.c    ****   htim1.Init.Period = 10;
 506              		.loc 1 338 26 is_stmt 0 view .LVU141
 507 0036 AC60     		str	r4, [r5, #8]
 339:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 508              		.loc 1 339 3 is_stmt 1 view .LVU142
 339:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 509              		.loc 1 339 21 is_stmt 0 view .LVU143
 510 0038 0A23     		movs	r3, #10
 511 003a EB60     		str	r3, [r5, #12]
 340:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 512              		.loc 1 340 3 is_stmt 1 view .LVU144
 340:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 513              		.loc 1 340 28 is_stmt 0 view .LVU145
 514 003c 2C61     		str	r4, [r5, #16]
 341:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 515              		.loc 1 341 3 is_stmt 1 view .LVU146
ARM GAS  /tmp/cczm1qsg.s 			page 20


 341:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 516              		.loc 1 341 32 is_stmt 0 view .LVU147
 517 003e 6C61     		str	r4, [r5, #20]
 342:Src/main.c    ****   HAL_TIM_Base_Init(&htim1);
 518              		.loc 1 342 3 is_stmt 1 view .LVU148
 342:Src/main.c    ****   HAL_TIM_Base_Init(&htim1);
 519              		.loc 1 342 32 is_stmt 0 view .LVU149
 520 0040 AC61     		str	r4, [r5, #24]
 343:Src/main.c    **** 
 521              		.loc 1 343 3 is_stmt 1 view .LVU150
 522 0042 2800     		movs	r0, r5
 523 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 524              	.LVL18:
 345:Src/main.c    ****   HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 525              		.loc 1 345 3 view .LVU151
 345:Src/main.c    ****   HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 526              		.loc 1 345 34 is_stmt 0 view .LVU152
 527 0048 8023     		movs	r3, #128
 528 004a 5B01     		lsls	r3, r3, #5
 529 004c 1293     		str	r3, [sp, #72]
 346:Src/main.c    ****   HAL_TIM_PWM_Init(&htim1);
 530              		.loc 1 346 3 is_stmt 1 view .LVU153
 531 004e 12A9     		add	r1, sp, #72
 532 0050 2800     		movs	r0, r5
 533 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 534              	.LVL19:
 347:Src/main.c    **** 
 535              		.loc 1 347 3 view .LVU154
 536 0056 2800     		movs	r0, r5
 537 0058 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 538              	.LVL20:
 349:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 539              		.loc 1 349 3 view .LVU155
 349:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 540              		.loc 1 349 37 is_stmt 0 view .LVU156
 541 005c 1094     		str	r4, [sp, #64]
 350:Src/main.c    ****   HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 542              		.loc 1 350 3 is_stmt 1 view .LVU157
 350:Src/main.c    ****   HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 543              		.loc 1 350 33 is_stmt 0 view .LVU158
 544 005e 1194     		str	r4, [sp, #68]
 351:Src/main.c    **** 
 545              		.loc 1 351 3 is_stmt 1 view .LVU159
 546 0060 10A9     		add	r1, sp, #64
 547 0062 2800     		movs	r0, r5
 548 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 549              	.LVL21:
 353:Src/main.c    ****   sConfigOC.Pulse = 50;
 550              		.loc 1 353 3 view .LVU160
 353:Src/main.c    ****   sConfigOC.Pulse = 50;
 551              		.loc 1 353 20 is_stmt 0 view .LVU161
 552 0068 6023     		movs	r3, #96
 553 006a 0993     		str	r3, [sp, #36]
 354:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 554              		.loc 1 354 3 is_stmt 1 view .LVU162
 354:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 555              		.loc 1 354 19 is_stmt 0 view .LVU163
ARM GAS  /tmp/cczm1qsg.s 			page 21


 556 006c 2E3B     		subs	r3, r3, #46
 557 006e 0A93     		str	r3, [sp, #40]
 355:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 558              		.loc 1 355 3 is_stmt 1 view .LVU164
 355:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 559              		.loc 1 355 24 is_stmt 0 view .LVU165
 560 0070 0B94     		str	r4, [sp, #44]
 356:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 561              		.loc 1 356 3 is_stmt 1 view .LVU166
 356:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 562              		.loc 1 356 25 is_stmt 0 view .LVU167
 563 0072 0C94     		str	r4, [sp, #48]
 357:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 564              		.loc 1 357 3 is_stmt 1 view .LVU168
 357:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 565              		.loc 1 357 24 is_stmt 0 view .LVU169
 566 0074 0D94     		str	r4, [sp, #52]
 358:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 567              		.loc 1 358 3 is_stmt 1 view .LVU170
 358:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 568              		.loc 1 358 25 is_stmt 0 view .LVU171
 569 0076 0E94     		str	r4, [sp, #56]
 359:Src/main.c    ****   HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 570              		.loc 1 359 3 is_stmt 1 view .LVU172
 359:Src/main.c    ****   HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 571              		.loc 1 359 26 is_stmt 0 view .LVU173
 572 0078 0F94     		str	r4, [sp, #60]
 360:Src/main.c    **** 
 573              		.loc 1 360 3 is_stmt 1 view .LVU174
 574 007a 0022     		movs	r2, #0
 575 007c 09A9     		add	r1, sp, #36
 576 007e 2800     		movs	r0, r5
 577 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 578              	.LVL22:
 362:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 579              		.loc 1 362 3 view .LVU175
 362:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 580              		.loc 1 362 40 is_stmt 0 view .LVU176
 581 0084 0194     		str	r4, [sp, #4]
 363:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 582              		.loc 1 363 3 is_stmt 1 view .LVU177
 363:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 583              		.loc 1 363 41 is_stmt 0 view .LVU178
 584 0086 0294     		str	r4, [sp, #8]
 364:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 585              		.loc 1 364 3 is_stmt 1 view .LVU179
 364:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 586              		.loc 1 364 34 is_stmt 0 view .LVU180
 587 0088 0394     		str	r4, [sp, #12]
 365:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 588              		.loc 1 365 3 is_stmt 1 view .LVU181
 365:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 589              		.loc 1 365 33 is_stmt 0 view .LVU182
 590 008a 0494     		str	r4, [sp, #16]
 366:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 591              		.loc 1 366 3 is_stmt 1 view .LVU183
 366:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  /tmp/cczm1qsg.s 			page 22


 592              		.loc 1 366 35 is_stmt 0 view .LVU184
 593 008c 0594     		str	r4, [sp, #20]
 367:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 594              		.loc 1 367 3 is_stmt 1 view .LVU185
 367:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 595              		.loc 1 367 38 is_stmt 0 view .LVU186
 596 008e 8023     		movs	r3, #128
 597 0090 9B01     		lsls	r3, r3, #6
 598 0092 0693     		str	r3, [sp, #24]
 368:Src/main.c    ****   HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 599              		.loc 1 368 3 is_stmt 1 view .LVU187
 368:Src/main.c    ****   HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 600              		.loc 1 368 40 is_stmt 0 view .LVU188
 601 0094 0894     		str	r4, [sp, #32]
 369:Src/main.c    ****   HAL_TIM_MspPostInit(&htim1);
 602              		.loc 1 369 3 is_stmt 1 view .LVU189
 603 0096 01A9     		add	r1, sp, #4
 604 0098 2800     		movs	r0, r5
 605 009a FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 606              	.LVL23:
 370:Src/main.c    **** }
 607              		.loc 1 370 3 view .LVU190
 608 009e 2800     		movs	r0, r5
 609 00a0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 610              	.LVL24:
 371:Src/main.c    **** 
 611              		.loc 1 371 1 is_stmt 0 view .LVU191
 612 00a4 17B0     		add	sp, sp, #92
 613              		@ sp needed
 614 00a6 30BD     		pop	{r4, r5, pc}
 615              	.L15:
 616              		.align	2
 617              	.L14:
 618 00a8 00000000 		.word	htim1
 619 00ac 002C0140 		.word	1073818624
 620              		.cfi_endproc
 621              	.LFE47:
 623              		.section	.text.MX_TIM16_Init,"ax",%progbits
 624              		.align	1
 625              		.syntax unified
 626              		.code	16
 627              		.thumb_func
 628              		.fpu softvfp
 630              	MX_TIM16_Init:
 631              	.LFB48:
 374:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
 632              		.loc 1 374 1 is_stmt 1 view -0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 64
 635              		@ frame_needed = 0, uses_anonymous_args = 0
 636 0000 30B5     		push	{r4, r5, lr}
 637              	.LCFI9:
 638              		.cfi_def_cfa_offset 12
 639              		.cfi_offset 4, -12
 640              		.cfi_offset 5, -8
 641              		.cfi_offset 14, -4
 642 0002 91B0     		sub	sp, sp, #68
ARM GAS  /tmp/cczm1qsg.s 			page 23


 643              	.LCFI10:
 644              		.cfi_def_cfa_offset 80
 375:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 645              		.loc 1 375 3 view .LVU193
 375:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 646              		.loc 1 375 22 is_stmt 0 view .LVU194
 647 0004 1C22     		movs	r2, #28
 648 0006 0021     		movs	r1, #0
 649 0008 09A8     		add	r0, sp, #36
 650 000a FFF7FEFF 		bl	memset
 651              	.LVL25:
 376:Src/main.c    **** 
 652              		.loc 1 376 3 is_stmt 1 view .LVU195
 376:Src/main.c    **** 
 653              		.loc 1 376 34 is_stmt 0 view .LVU196
 654 000e 2022     		movs	r2, #32
 655 0010 0021     		movs	r1, #0
 656 0012 01A8     		add	r0, sp, #4
 657 0014 FFF7FEFF 		bl	memset
 658              	.LVL26:
 378:Src/main.c    ****   htim16.Init.Prescaler = 10;
 659              		.loc 1 378 3 is_stmt 1 view .LVU197
 378:Src/main.c    ****   htim16.Init.Prescaler = 10;
 660              		.loc 1 378 19 is_stmt 0 view .LVU198
 661 0018 194D     		ldr	r5, .L17
 662 001a 1A4B     		ldr	r3, .L17+4
 663 001c 2B60     		str	r3, [r5]
 379:Src/main.c    ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 664              		.loc 1 379 3 is_stmt 1 view .LVU199
 379:Src/main.c    ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 665              		.loc 1 379 25 is_stmt 0 view .LVU200
 666 001e 0A23     		movs	r3, #10
 667 0020 6B60     		str	r3, [r5, #4]
 380:Src/main.c    ****   htim16.Init.Period = 1000;
 668              		.loc 1 380 3 is_stmt 1 view .LVU201
 380:Src/main.c    ****   htim16.Init.Period = 1000;
 669              		.loc 1 380 27 is_stmt 0 view .LVU202
 670 0022 0024     		movs	r4, #0
 671 0024 AC60     		str	r4, [r5, #8]
 381:Src/main.c    ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 672              		.loc 1 381 3 is_stmt 1 view .LVU203
 381:Src/main.c    ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 673              		.loc 1 381 22 is_stmt 0 view .LVU204
 674 0026 FA23     		movs	r3, #250
 675 0028 9B00     		lsls	r3, r3, #2
 676 002a EB60     		str	r3, [r5, #12]
 382:Src/main.c    ****   htim16.Init.RepetitionCounter = 0;
 677              		.loc 1 382 3 is_stmt 1 view .LVU205
 382:Src/main.c    ****   htim16.Init.RepetitionCounter = 0;
 678              		.loc 1 382 29 is_stmt 0 view .LVU206
 679 002c 2C61     		str	r4, [r5, #16]
 383:Src/main.c    ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 680              		.loc 1 383 3 is_stmt 1 view .LVU207
 383:Src/main.c    ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 681              		.loc 1 383 33 is_stmt 0 view .LVU208
 682 002e 6C61     		str	r4, [r5, #20]
 384:Src/main.c    ****   HAL_TIM_Base_Init(&htim16);
ARM GAS  /tmp/cczm1qsg.s 			page 24


 683              		.loc 1 384 3 is_stmt 1 view .LVU209
 384:Src/main.c    ****   HAL_TIM_Base_Init(&htim16);
 684              		.loc 1 384 33 is_stmt 0 view .LVU210
 685 0030 8023     		movs	r3, #128
 686 0032 AB61     		str	r3, [r5, #24]
 385:Src/main.c    ****   HAL_TIM_PWM_Init(&htim16);
 687              		.loc 1 385 3 is_stmt 1 view .LVU211
 688 0034 2800     		movs	r0, r5
 689 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 690              	.LVL27:
 386:Src/main.c    **** 
 691              		.loc 1 386 3 view .LVU212
 692 003a 2800     		movs	r0, r5
 693 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 694              	.LVL28:
 388:Src/main.c    ****   sConfigOC.Pulse = 100;
 695              		.loc 1 388 3 view .LVU213
 388:Src/main.c    ****   sConfigOC.Pulse = 100;
 696              		.loc 1 388 20 is_stmt 0 view .LVU214
 697 0040 6023     		movs	r3, #96
 698 0042 0993     		str	r3, [sp, #36]
 389:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 699              		.loc 1 389 3 is_stmt 1 view .LVU215
 389:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 700              		.loc 1 389 19 is_stmt 0 view .LVU216
 701 0044 0433     		adds	r3, r3, #4
 702 0046 0A93     		str	r3, [sp, #40]
 390:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 703              		.loc 1 390 3 is_stmt 1 view .LVU217
 390:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 704              		.loc 1 390 24 is_stmt 0 view .LVU218
 705 0048 0B94     		str	r4, [sp, #44]
 391:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 706              		.loc 1 391 3 is_stmt 1 view .LVU219
 391:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 707              		.loc 1 391 25 is_stmt 0 view .LVU220
 708 004a 0C94     		str	r4, [sp, #48]
 392:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 709              		.loc 1 392 3 is_stmt 1 view .LVU221
 392:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 710              		.loc 1 392 24 is_stmt 0 view .LVU222
 711 004c 0D94     		str	r4, [sp, #52]
 393:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 712              		.loc 1 393 3 is_stmt 1 view .LVU223
 393:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 713              		.loc 1 393 25 is_stmt 0 view .LVU224
 714 004e 0E94     		str	r4, [sp, #56]
 394:Src/main.c    ****   HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1);
 715              		.loc 1 394 3 is_stmt 1 view .LVU225
 394:Src/main.c    ****   HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1);
 716              		.loc 1 394 26 is_stmt 0 view .LVU226
 717 0050 0F94     		str	r4, [sp, #60]
 395:Src/main.c    **** 
 718              		.loc 1 395 3 is_stmt 1 view .LVU227
 719 0052 0022     		movs	r2, #0
 720 0054 09A9     		add	r1, sp, #36
 721 0056 2800     		movs	r0, r5
ARM GAS  /tmp/cczm1qsg.s 			page 25


 722 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 723              	.LVL29:
 397:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 724              		.loc 1 397 3 view .LVU228
 397:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 725              		.loc 1 397 40 is_stmt 0 view .LVU229
 726 005c 0194     		str	r4, [sp, #4]
 398:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 727              		.loc 1 398 3 is_stmt 1 view .LVU230
 398:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 728              		.loc 1 398 41 is_stmt 0 view .LVU231
 729 005e 0294     		str	r4, [sp, #8]
 399:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 730              		.loc 1 399 3 is_stmt 1 view .LVU232
 399:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 731              		.loc 1 399 34 is_stmt 0 view .LVU233
 732 0060 0394     		str	r4, [sp, #12]
 400:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 733              		.loc 1 400 3 is_stmt 1 view .LVU234
 400:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 734              		.loc 1 400 33 is_stmt 0 view .LVU235
 735 0062 0494     		str	r4, [sp, #16]
 401:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 736              		.loc 1 401 3 is_stmt 1 view .LVU236
 401:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 737              		.loc 1 401 35 is_stmt 0 view .LVU237
 738 0064 0594     		str	r4, [sp, #20]
 402:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 739              		.loc 1 402 3 is_stmt 1 view .LVU238
 402:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 740              		.loc 1 402 38 is_stmt 0 view .LVU239
 741 0066 8023     		movs	r3, #128
 742 0068 9B01     		lsls	r3, r3, #6
 743 006a 0693     		str	r3, [sp, #24]
 403:Src/main.c    ****   HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig);
 744              		.loc 1 403 3 is_stmt 1 view .LVU240
 403:Src/main.c    ****   HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig);
 745              		.loc 1 403 40 is_stmt 0 view .LVU241
 746 006c 0894     		str	r4, [sp, #32]
 404:Src/main.c    ****   HAL_TIM_MspPostInit(&htim16);
 747              		.loc 1 404 3 is_stmt 1 view .LVU242
 748 006e 01A9     		add	r1, sp, #4
 749 0070 2800     		movs	r0, r5
 750 0072 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 751              	.LVL30:
 405:Src/main.c    **** }
 752              		.loc 1 405 3 view .LVU243
 753 0076 2800     		movs	r0, r5
 754 0078 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 755              	.LVL31:
 406:Src/main.c    **** 
 756              		.loc 1 406 1 is_stmt 0 view .LVU244
 757 007c 11B0     		add	sp, sp, #68
 758              		@ sp needed
 759 007e 30BD     		pop	{r4, r5, pc}
 760              	.L18:
 761              		.align	2
ARM GAS  /tmp/cczm1qsg.s 			page 26


 762              	.L17:
 763 0080 00000000 		.word	htim16
 764 0084 00440140 		.word	1073824768
 765              		.cfi_endproc
 766              	.LFE48:
 768              		.section	.text.MX_TSC_Init,"ax",%progbits
 769              		.align	1
 770              		.syntax unified
 771              		.code	16
 772              		.thumb_func
 773              		.fpu softvfp
 775              	MX_TSC_Init:
 776              	.LFB49:
 409:Src/main.c    **** 
 777              		.loc 1 409 1 is_stmt 1 view -0
 778              		.cfi_startproc
 779              		@ args = 0, pretend = 0, frame = 0
 780              		@ frame_needed = 0, uses_anonymous_args = 0
 781 0000 70B5     		push	{r4, r5, r6, lr}
 782              	.LCFI11:
 783              		.cfi_def_cfa_offset 16
 784              		.cfi_offset 4, -16
 785              		.cfi_offset 5, -12
 786              		.cfi_offset 6, -8
 787              		.cfi_offset 14, -4
 411:Src/main.c    ****   htsc.Init.CTPulseHighLength = TSC_CTPH_1CYCLE;
 788              		.loc 1 411 3 view .LVU246
 411:Src/main.c    ****   htsc.Init.CTPulseHighLength = TSC_CTPH_1CYCLE;
 789              		.loc 1 411 17 is_stmt 0 view .LVU247
 790 0002 124C     		ldr	r4, .L20
 791 0004 124B     		ldr	r3, .L20+4
 792 0006 2360     		str	r3, [r4]
 412:Src/main.c    ****   htsc.Init.CTPulseLowLength = TSC_CTPL_1CYCLE;
 793              		.loc 1 412 3 is_stmt 1 view .LVU248
 412:Src/main.c    ****   htsc.Init.CTPulseLowLength = TSC_CTPL_1CYCLE;
 794              		.loc 1 412 31 is_stmt 0 view .LVU249
 795 0008 0025     		movs	r5, #0
 796 000a 6560     		str	r5, [r4, #4]
 413:Src/main.c    ****   htsc.Init.SpreadSpectrum = ENABLE;
 797              		.loc 1 413 3 is_stmt 1 view .LVU250
 413:Src/main.c    ****   htsc.Init.SpreadSpectrum = ENABLE;
 798              		.loc 1 413 30 is_stmt 0 view .LVU251
 799 000c A560     		str	r5, [r4, #8]
 414:Src/main.c    ****   htsc.Init.SpreadSpectrumDeviation = 32;
 800              		.loc 1 414 3 is_stmt 1 view .LVU252
 414:Src/main.c    ****   htsc.Init.SpreadSpectrumDeviation = 32;
 801              		.loc 1 414 28 is_stmt 0 view .LVU253
 802 000e 0126     		movs	r6, #1
 803 0010 2673     		strb	r6, [r4, #12]
 415:Src/main.c    ****   htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 804              		.loc 1 415 3 is_stmt 1 view .LVU254
 415:Src/main.c    ****   htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 805              		.loc 1 415 37 is_stmt 0 view .LVU255
 806 0012 2023     		movs	r3, #32
 807 0014 2361     		str	r3, [r4, #16]
 416:Src/main.c    ****   htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 808              		.loc 1 416 3 is_stmt 1 view .LVU256
ARM GAS  /tmp/cczm1qsg.s 			page 27


 416:Src/main.c    ****   htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 809              		.loc 1 416 37 is_stmt 0 view .LVU257
 810 0016 6561     		str	r5, [r4, #20]
 417:Src/main.c    ****   htsc.Init.MaxCountValue = TSC_MCV_16383;
 811              		.loc 1 417 3 is_stmt 1 view .LVU258
 417:Src/main.c    ****   htsc.Init.MaxCountValue = TSC_MCV_16383;
 812              		.loc 1 417 37 is_stmt 0 view .LVU259
 813 0018 8023     		movs	r3, #128
 814 001a 9B01     		lsls	r3, r3, #6
 815 001c A361     		str	r3, [r4, #24]
 418:Src/main.c    ****   htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 816              		.loc 1 418 3 is_stmt 1 view .LVU260
 418:Src/main.c    ****   htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 817              		.loc 1 418 27 is_stmt 0 view .LVU261
 818 001e C023     		movs	r3, #192
 819 0020 E361     		str	r3, [r4, #28]
 419:Src/main.c    ****   htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 820              		.loc 1 419 3 is_stmt 1 view .LVU262
 419:Src/main.c    ****   htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 821              		.loc 1 419 27 is_stmt 0 view .LVU263
 822 0022 2562     		str	r5, [r4, #32]
 420:Src/main.c    ****   htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 823              		.loc 1 420 3 is_stmt 1 view .LVU264
 420:Src/main.c    ****   htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 824              		.loc 1 420 32 is_stmt 0 view .LVU265
 825 0024 6562     		str	r5, [r4, #36]
 421:Src/main.c    ****   htsc.Init.MaxCountInterrupt = DISABLE;
 826              		.loc 1 421 3 is_stmt 1 view .LVU266
 421:Src/main.c    ****   htsc.Init.MaxCountInterrupt = DISABLE;
 827              		.loc 1 421 29 is_stmt 0 view .LVU267
 828 0026 A562     		str	r5, [r4, #40]
 422:Src/main.c    ****   htsc.Init.ChannelIOs = TSC_GROUP1_IO2|TSC_GROUP1_IO3;
 829              		.loc 1 422 3 is_stmt 1 view .LVU268
 422:Src/main.c    ****   htsc.Init.ChannelIOs = TSC_GROUP1_IO2|TSC_GROUP1_IO3;
 830              		.loc 1 422 31 is_stmt 0 view .LVU269
 831 0028 943B     		subs	r3, r3, #148
 832 002a E554     		strb	r5, [r4, r3]
 423:Src/main.c    ****   htsc.Init.ShieldIOs = 0;
 833              		.loc 1 423 3 is_stmt 1 view .LVU270
 423:Src/main.c    ****   htsc.Init.ShieldIOs = 0;
 834              		.loc 1 423 24 is_stmt 0 view .LVU271
 835 002c 263B     		subs	r3, r3, #38
 836 002e 2363     		str	r3, [r4, #48]
 424:Src/main.c    ****   htsc.Init.SamplingIOs = TSC_GROUP1_IO1;
 837              		.loc 1 424 3 is_stmt 1 view .LVU272
 424:Src/main.c    ****   htsc.Init.SamplingIOs = TSC_GROUP1_IO1;
 838              		.loc 1 424 23 is_stmt 0 view .LVU273
 839 0030 6563     		str	r5, [r4, #52]
 425:Src/main.c    ****   HAL_TSC_Init(&htsc);
 840              		.loc 1 425 3 is_stmt 1 view .LVU274
 425:Src/main.c    ****   HAL_TSC_Init(&htsc);
 841              		.loc 1 425 25 is_stmt 0 view .LVU275
 842 0032 A663     		str	r6, [r4, #56]
 426:Src/main.c    **** 
 843              		.loc 1 426 3 is_stmt 1 view .LVU276
 844 0034 2000     		movs	r0, r4
 845 0036 FFF7FEFF 		bl	HAL_TSC_Init
ARM GAS  /tmp/cczm1qsg.s 			page 28


 846              	.LVL32:
 428:Src/main.c    ****   IoConfig.SamplingIOs = TSC_GROUP1_IO1;
 847              		.loc 1 428 3 view .LVU277
 428:Src/main.c    ****   IoConfig.SamplingIOs = TSC_GROUP1_IO1;
 848              		.loc 1 428 24 is_stmt 0 view .LVU278
 849 003a 0649     		ldr	r1, .L20+8
 850 003c 0223     		movs	r3, #2
 851 003e 0B60     		str	r3, [r1]
 429:Src/main.c    ****   IoConfig.ShieldIOs   = 0;
 852              		.loc 1 429 3 is_stmt 1 view .LVU279
 429:Src/main.c    ****   IoConfig.ShieldIOs   = 0;
 853              		.loc 1 429 24 is_stmt 0 view .LVU280
 854 0040 8E60     		str	r6, [r1, #8]
 430:Src/main.c    ****   HAL_TSC_IOConfig(&htsc, &IoConfig);
 855              		.loc 1 430 3 is_stmt 1 view .LVU281
 430:Src/main.c    ****   HAL_TSC_IOConfig(&htsc, &IoConfig);
 856              		.loc 1 430 24 is_stmt 0 view .LVU282
 857 0042 4D60     		str	r5, [r1, #4]
 431:Src/main.c    **** 
 858              		.loc 1 431 3 is_stmt 1 view .LVU283
 859 0044 2000     		movs	r0, r4
 860 0046 FFF7FEFF 		bl	HAL_TSC_IOConfig
 861              	.LVL33:
 433:Src/main.c    **** 
 862              		.loc 1 433 1 is_stmt 0 view .LVU284
 863              		@ sp needed
 864 004a 70BD     		pop	{r4, r5, r6, pc}
 865              	.L21:
 866              		.align	2
 867              	.L20:
 868 004c 00000000 		.word	htsc
 869 0050 00400240 		.word	1073889280
 870 0054 00000000 		.word	IoConfig
 871              		.cfi_endproc
 872              	.LFE49:
 874              		.section	.text.MX_USB_PCD_Init,"ax",%progbits
 875              		.align	1
 876              		.syntax unified
 877              		.code	16
 878              		.thumb_func
 879              		.fpu softvfp
 881              	MX_USB_PCD_Init:
 882              	.LFB50:
 436:Src/main.c    ****   hpcd_USB_FS.Instance = USB;
 883              		.loc 1 436 1 is_stmt 1 view -0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 0
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887 0000 10B5     		push	{r4, lr}
 888              	.LCFI12:
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 4, -8
 891              		.cfi_offset 14, -4
 437:Src/main.c    ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 892              		.loc 1 437 3 view .LVU286
 437:Src/main.c    ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 893              		.loc 1 437 24 is_stmt 0 view .LVU287
ARM GAS  /tmp/cczm1qsg.s 			page 29


 894 0002 0748     		ldr	r0, .L23
 895 0004 074B     		ldr	r3, .L23+4
 896 0006 0360     		str	r3, [r0]
 438:Src/main.c    ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 897              		.loc 1 438 3 is_stmt 1 view .LVU288
 438:Src/main.c    ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 898              		.loc 1 438 34 is_stmt 0 view .LVU289
 899 0008 0823     		movs	r3, #8
 900 000a 4360     		str	r3, [r0, #4]
 439:Src/main.c    ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 901              		.loc 1 439 3 is_stmt 1 view .LVU290
 439:Src/main.c    ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 902              		.loc 1 439 26 is_stmt 0 view .LVU291
 903 000c 063B     		subs	r3, r3, #6
 904 000e 8360     		str	r3, [r0, #8]
 440:Src/main.c    ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 905              		.loc 1 440 3 is_stmt 1 view .LVU292
 440:Src/main.c    ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 906              		.loc 1 440 31 is_stmt 0 view .LVU293
 907 0010 0361     		str	r3, [r0, #16]
 441:Src/main.c    ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 908              		.loc 1 441 3 is_stmt 1 view .LVU294
 441:Src/main.c    ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 909              		.loc 1 441 37 is_stmt 0 view .LVU295
 910 0012 0023     		movs	r3, #0
 911 0014 8361     		str	r3, [r0, #24]
 442:Src/main.c    ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 912              		.loc 1 442 3 is_stmt 1 view .LVU296
 442:Src/main.c    ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 913              		.loc 1 442 31 is_stmt 0 view .LVU297
 914 0016 C361     		str	r3, [r0, #28]
 443:Src/main.c    ****   HAL_PCD_Init(&hpcd_USB_FS);
 915              		.loc 1 443 3 is_stmt 1 view .LVU298
 443:Src/main.c    ****   HAL_PCD_Init(&hpcd_USB_FS);
 916              		.loc 1 443 44 is_stmt 0 view .LVU299
 917 0018 0362     		str	r3, [r0, #32]
 444:Src/main.c    **** }
 918              		.loc 1 444 3 is_stmt 1 view .LVU300
 919 001a FFF7FEFF 		bl	HAL_PCD_Init
 920              	.LVL34:
 445:Src/main.c    **** 
 921              		.loc 1 445 1 is_stmt 0 view .LVU301
 922              		@ sp needed
 923 001e 10BD     		pop	{r4, pc}
 924              	.L24:
 925              		.align	2
 926              	.L23:
 927 0020 00000000 		.word	hpcd_USB_FS
 928 0024 005C0040 		.word	1073765376
 929              		.cfi_endproc
 930              	.LFE50:
 932              		.global	__aeabi_i2f
 933              		.global	__aeabi_fmul
 934              		.global	__aeabi_fadd
 935              		.global	__aeabi_f2iz
 936              		.global	__aeabi_fsub
 937              		.global	__aeabi_fdiv
ARM GAS  /tmp/cczm1qsg.s 			page 30


 938              		.section	.text.HX_Get_Value,"ax",%progbits
 939              		.align	1
 940              		.global	HX_Get_Value
 941              		.syntax unified
 942              		.code	16
 943              		.thumb_func
 944              		.fpu softvfp
 946              	HX_Get_Value:
 947              	.LVL35:
 948              	.LFB41:
 198:Src/main.c    **** 
 949              		.loc 1 198 33 is_stmt 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 198:Src/main.c    **** 
 953              		.loc 1 198 33 is_stmt 0 view .LVU303
 954 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 955              	.LCFI13:
 956              		.cfi_def_cfa_offset 20
 957              		.cfi_offset 4, -20
 958              		.cfi_offset 5, -16
 959              		.cfi_offset 6, -12
 960              		.cfi_offset 7, -8
 961              		.cfi_offset 14, -4
 962 0002 C646     		mov	lr, r8
 963 0004 00B5     		push	{lr}
 964              	.LCFI14:
 965              		.cfi_def_cfa_offset 24
 966              		.cfi_offset 8, -24
 967 0006 0700     		movs	r7, r0
 200:Src/main.c    ****   HX711.raw_data = 0;
 968              		.loc 1 200 3 is_stmt 1 view .LVU304
 200:Src/main.c    ****   HX711.raw_data = 0;
 969              		.loc 1 200 11 is_stmt 0 view .LVU305
 970 0008 424B     		ldr	r3, .L35
 971 000a 5A68     		ldr	r2, [r3, #4]
 972 000c 9046     		mov	r8, r2
 973              	.LVL36:
 201:Src/main.c    **** 
 974              		.loc 1 201 3 is_stmt 1 view .LVU306
 201:Src/main.c    **** 
 975              		.loc 1 201 18 is_stmt 0 view .LVU307
 976 000e 0022     		movs	r2, #0
 977              	.LVL37:
 201:Src/main.c    **** 
 978              		.loc 1 201 18 view .LVU308
 979 0010 1A60     		str	r2, [r3]
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 980              		.loc 1 203 3 is_stmt 1 view .LVU309
 981              	.LBB6:
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 982              		.loc 1 203 7 view .LVU310
 983              	.LVL38:
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 984              		.loc 1 203 11 is_stmt 0 view .LVU311
 985 0012 0024     		movs	r4, #0
ARM GAS  /tmp/cczm1qsg.s 			page 31


 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 986              		.loc 1 203 3 view .LVU312
 987 0014 0DE0     		b	.L26
 988              	.LVL39:
 989              	.L34:
 208:Src/main.c    ****     }
 990              		.loc 1 208 7 is_stmt 1 view .LVU313
 208:Src/main.c    ****     }
 991              		.loc 1 208 26 is_stmt 0 view .LVU314
 992 0016 8021     		movs	r1, #128
 993 0018 C901     		lsls	r1, r1, #7
 994 001a 2800     		movs	r0, r5
 995 001c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 996              	.LVL40:
 208:Src/main.c    ****     }
 997              		.loc 1 208 69 view .LVU315
 998 0020 1823     		movs	r3, #24
 999 0022 1B1B     		subs	r3, r3, r4
 208:Src/main.c    ****     }
 1000              		.loc 1 208 62 view .LVU316
 1001 0024 9840     		lsls	r0, r0, r3
 208:Src/main.c    ****     }
 1002              		.loc 1 208 22 view .LVU317
 1003 0026 3B4B     		ldr	r3, .L35
 1004 0028 1A68     		ldr	r2, [r3]
 1005 002a 1043     		orrs	r0, r2
 1006 002c 1860     		str	r0, [r3]
 1007 002e 11E0     		b	.L27
 1008              	.L28:
 211:Src/main.c    ****   }
 1009              		.loc 1 211 5 is_stmt 1 discriminator 2 view .LVU318
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 1010              		.loc 1 203 28 discriminator 2 view .LVU319
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 1011              		.loc 1 203 29 is_stmt 0 discriminator 2 view .LVU320
 1012 0030 0134     		adds	r4, r4, #1
 1013              	.LVL41:
 1014              	.L26:
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 1015              		.loc 1 203 18 is_stmt 1 discriminator 1 view .LVU321
 203:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,1);
 1016              		.loc 1 203 3 is_stmt 0 discriminator 1 view .LVU322
 1017 0032 A742     		cmp	r7, r4
 1018 0034 18DD     		ble	.L33
 204:Src/main.c    ****     HX_Delay(2);
 1019              		.loc 1 204 5 is_stmt 1 view .LVU323
 1020 0036 8026     		movs	r6, #128
 1021 0038 B601     		lsls	r6, r6, #6
 1022 003a 374D     		ldr	r5, .L35+4
 1023 003c 0122     		movs	r2, #1
 1024 003e 3100     		movs	r1, r6
 1025 0040 2800     		movs	r0, r5
 1026 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1027              	.LVL42:
 205:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB,HX_CLK_Pin,0);
 1028              		.loc 1 205 5 view .LVU324
 206:Src/main.c    ****     if(i < 24){
ARM GAS  /tmp/cczm1qsg.s 			page 32


 1029              		.loc 1 206 5 view .LVU325
 1030 0046 0022     		movs	r2, #0
 1031 0048 3100     		movs	r1, r6
 1032 004a 2800     		movs	r0, r5
 1033 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1034              	.LVL43:
 207:Src/main.c    ****       HX711.raw_data |= (HAL_GPIO_ReadPin(GPIOB,HX_DATA_Pin) << (24 - i));
 1035              		.loc 1 207 5 view .LVU326
 207:Src/main.c    ****       HX711.raw_data |= (HAL_GPIO_ReadPin(GPIOB,HX_DATA_Pin) << (24 - i));
 1036              		.loc 1 207 7 is_stmt 0 view .LVU327
 1037 0050 172C     		cmp	r4, #23
 1038 0052 E0DD     		ble	.L34
 1039              	.L27:
 210:Src/main.c    ****     HX_Delay(2);
 1040              		.loc 1 210 5 is_stmt 1 view .LVU328
 210:Src/main.c    ****     HX_Delay(2);
 1041              		.loc 1 210 14 is_stmt 0 view .LVU329
 1042 0054 2F4B     		ldr	r3, .L35
 1043 0056 1B68     		ldr	r3, [r3]
 210:Src/main.c    ****     HX_Delay(2);
 1044              		.loc 1 210 8 view .LVU330
 1045 0058 1A02     		lsls	r2, r3, #8
 1046 005a E9D5     		bpl	.L28
 210:Src/main.c    ****     HX_Delay(2);
 1047              		.loc 1 210 38 is_stmt 1 discriminator 1 view .LVU331
 210:Src/main.c    ****     HX_Delay(2);
 1048              		.loc 1 210 53 is_stmt 0 discriminator 1 view .LVU332
 1049 005c FF22     		movs	r2, #255
 1050 005e 1206     		lsls	r2, r2, #24
 1051 0060 1343     		orrs	r3, r2
 1052 0062 2C4A     		ldr	r2, .L35
 1053 0064 1360     		str	r3, [r2]
 1054 0066 E3E7     		b	.L28
 1055              	.L33:
 1056              	.LBE6:
 214:Src/main.c    ****     HX711.rate = 1;
 1057              		.loc 1 214 3 is_stmt 1 view .LVU333
 1058              	.LBB7:
 214:Src/main.c    ****     HX711.rate = 1;
 1059              		.loc 1 214 15 is_stmt 0 view .LVU334
 1060 0068 2A4B     		ldr	r3, .L35
 1061 006a 9B68     		ldr	r3, [r3, #8]
 214:Src/main.c    ****     HX711.rate = 1;
 1062              		.loc 1 214 6 view .LVU335
 1063 006c DA17     		asrs	r2, r3, #31
 1064 006e 9B18     		adds	r3, r3, r2
 1065 0070 5340     		eors	r3, r2
 214:Src/main.c    ****     HX711.rate = 1;
 1066              		.loc 1 214 5 view .LVU336
 1067 0072 FA22     		movs	r2, #250
 1068 0074 9200     		lsls	r2, r2, #2
 1069 0076 9342     		cmp	r3, r2
 1070 0078 39DD     		ble	.L30
 215:Src/main.c    ****     HX711.raw_data_avg = HX711.raw_data;
 1071              		.loc 1 215 5 is_stmt 1 view .LVU337
 215:Src/main.c    ****     HX711.raw_data_avg = HX711.raw_data;
 1072              		.loc 1 215 16 is_stmt 0 view .LVU338
ARM GAS  /tmp/cczm1qsg.s 			page 33


 1073 007a 264B     		ldr	r3, .L35
 1074 007c 0122     		movs	r2, #1
 1075 007e 5A75     		strb	r2, [r3, #21]
 216:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 1076              		.loc 1 216 5 is_stmt 1 view .LVU339
 216:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 1077              		.loc 1 216 24 is_stmt 0 view .LVU340
 1078 0080 1A68     		ldr	r2, [r3]
 1079 0082 5A60     		str	r2, [r3, #4]
 217:Src/main.c    ****   }
 1080              		.loc 1 217 5 is_stmt 1 view .LVU341
 1081 0084 254B     		ldr	r3, .L35+8
 1082 0086 1B68     		ldr	r3, [r3]
 1083 0088 0022     		movs	r2, #0
 1084 008a 5A63     		str	r2, [r3, #52]
 1085              	.L31:
 1086              	.LBE7:
 230:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 1087              		.loc 1 230 3 view .LVU342
 230:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 1088              		.loc 1 230 30 is_stmt 0 view .LVU343
 1089 008c 214C     		ldr	r4, .L35
 1090              	.LVL44:
 230:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 1091              		.loc 1 230 44 view .LVU344
 1092 008e 6068     		ldr	r0, [r4, #4]
 1093 0090 FFF7FEFF 		bl	__aeabi_i2f
 1094              	.LVL45:
 1095 0094 2249     		ldr	r1, .L35+12
 1096 0096 FFF7FEFF 		bl	__aeabi_fmul
 1097              	.LVL46:
 1098 009a 051C     		adds	r5, r0, #0
 230:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 1099              		.loc 1 230 73 view .LVU345
 1100 009c 2068     		ldr	r0, [r4]
 1101 009e FFF7FEFF 		bl	__aeabi_i2f
 1102              	.LVL47:
 1103 00a2 2049     		ldr	r1, .L35+16
 1104 00a4 FFF7FEFF 		bl	__aeabi_fmul
 1105              	.LVL48:
 1106 00a8 011C     		adds	r1, r0, #0
 230:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 1107              		.loc 1 230 55 view .LVU346
 1108 00aa 281C     		adds	r0, r5, #0
 1109 00ac FFF7FEFF 		bl	__aeabi_fadd
 1110              	.LVL49:
 230:Src/main.c    ****   HX711.delta = last_data - HX711.raw_data_avg;
 1111              		.loc 1 230 22 view .LVU347
 1112 00b0 FFF7FEFF 		bl	__aeabi_f2iz
 1113              	.LVL50:
 1114 00b4 6060     		str	r0, [r4, #4]
 231:Src/main.c    ****   HX711.weight_g = (cal.g_cal*((HX711.raw_data_avg-cal.g_0)/(cal.g_100-cal.g_0)));
 1115              		.loc 1 231 3 is_stmt 1 view .LVU348
 231:Src/main.c    ****   HX711.weight_g = (cal.g_cal*((HX711.raw_data_avg-cal.g_0)/(cal.g_100-cal.g_0)));
 1116              		.loc 1 231 27 is_stmt 0 view .LVU349
 1117 00b6 4346     		mov	r3, r8
 1118 00b8 1B1A     		subs	r3, r3, r0
ARM GAS  /tmp/cczm1qsg.s 			page 34


 231:Src/main.c    ****   HX711.weight_g = (cal.g_cal*((HX711.raw_data_avg-cal.g_0)/(cal.g_100-cal.g_0)));
 1119              		.loc 1 231 15 view .LVU350
 1120 00ba A360     		str	r3, [r4, #8]
 232:Src/main.c    **** }
 1121              		.loc 1 232 3 is_stmt 1 view .LVU351
 232:Src/main.c    **** }
 1122              		.loc 1 232 24 is_stmt 0 view .LVU352
 1123 00bc 1A4F     		ldr	r7, .L35+20
 1124 00be BE68     		ldr	r6, [r7, #8]
 232:Src/main.c    **** }
 1125              		.loc 1 232 55 view .LVU353
 1126 00c0 7D68     		ldr	r5, [r7, #4]
 232:Src/main.c    **** }
 1127              		.loc 1 232 51 view .LVU354
 1128 00c2 FFF7FEFF 		bl	__aeabi_i2f
 1129              	.LVL51:
 1130 00c6 291C     		adds	r1, r5, #0
 1131 00c8 FFF7FEFF 		bl	__aeabi_fsub
 1132              	.LVL52:
 1133 00cc 8046     		mov	r8, r0
 1134              	.LVL53:
 232:Src/main.c    **** }
 1135              		.loc 1 232 65 view .LVU355
 1136 00ce 3868     		ldr	r0, [r7]
 232:Src/main.c    **** }
 1137              		.loc 1 232 71 view .LVU356
 1138 00d0 291C     		adds	r1, r5, #0
 1139 00d2 FFF7FEFF 		bl	__aeabi_fsub
 1140              	.LVL54:
 1141 00d6 011C     		adds	r1, r0, #0
 232:Src/main.c    **** }
 1142              		.loc 1 232 60 view .LVU357
 1143 00d8 4046     		mov	r0, r8
 1144 00da FFF7FEFF 		bl	__aeabi_fdiv
 1145              	.LVL55:
 1146 00de 011C     		adds	r1, r0, #0
 232:Src/main.c    **** }
 1147              		.loc 1 232 30 view .LVU358
 1148 00e0 301C     		adds	r0, r6, #0
 1149 00e2 FFF7FEFF 		bl	__aeabi_fmul
 1150              	.LVL56:
 232:Src/main.c    **** }
 1151              		.loc 1 232 18 view .LVU359
 1152 00e6 E060     		str	r0, [r4, #12]
 233:Src/main.c    **** 
 1153              		.loc 1 233 1 view .LVU360
 1154              		@ sp needed
 1155 00e8 04BC     		pop	{r2}
 1156 00ea 9046     		mov	r8, r2
 1157 00ec F0BD     		pop	{r4, r5, r6, r7, pc}
 1158              	.LVL57:
 1159              	.L30:
 1160              	.LBB8:
 219:Src/main.c    ****     HX711.rate = 0;
 1161              		.loc 1 219 8 is_stmt 1 view .LVU361
 219:Src/main.c    ****     HX711.rate = 0;
 1162              		.loc 1 219 10 is_stmt 0 view .LVU362
ARM GAS  /tmp/cczm1qsg.s 			page 35


 1163 00ee 142B     		cmp	r3, #20
 1164 00f0 08DD     		ble	.L32
 220:Src/main.c    ****     HX711.raw_data_avg = HX711.raw_data;
 1165              		.loc 1 220 5 is_stmt 1 view .LVU363
 220:Src/main.c    ****     HX711.raw_data_avg = HX711.raw_data;
 1166              		.loc 1 220 16 is_stmt 0 view .LVU364
 1167 00f2 084B     		ldr	r3, .L35
 1168 00f4 0022     		movs	r2, #0
 1169 00f6 5A75     		strb	r2, [r3, #21]
 221:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 1170              		.loc 1 221 5 is_stmt 1 view .LVU365
 221:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 1171              		.loc 1 221 24 is_stmt 0 view .LVU366
 1172 00f8 1968     		ldr	r1, [r3]
 1173 00fa 5960     		str	r1, [r3, #4]
 222:Src/main.c    ****   }
 1174              		.loc 1 222 5 is_stmt 1 view .LVU367
 1175 00fc 074B     		ldr	r3, .L35+8
 1176 00fe 1B68     		ldr	r3, [r3]
 1177 0100 5A63     		str	r2, [r3, #52]
 1178 0102 C3E7     		b	.L31
 1179              	.L32:
 225:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50);
 1180              		.loc 1 225 5 view .LVU368
 225:Src/main.c    ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50);
 1181              		.loc 1 225 16 is_stmt 0 view .LVU369
 1182 0104 034B     		ldr	r3, .L35
 1183 0106 0022     		movs	r2, #0
 1184 0108 5A75     		strb	r2, [r3, #21]
 226:Src/main.c    ****   }
 1185              		.loc 1 226 5 is_stmt 1 view .LVU370
 1186 010a 044B     		ldr	r3, .L35+8
 1187 010c 1B68     		ldr	r3, [r3]
 1188 010e 3232     		adds	r2, r2, #50
 1189 0110 5A63     		str	r2, [r3, #52]
 1190 0112 BBE7     		b	.L31
 1191              	.L36:
 1192              		.align	2
 1193              	.L35:
 1194 0114 00000000 		.word	.LANCHOR0
 1195 0118 00040048 		.word	1207960576
 1196 011c 00000000 		.word	htim1
 1197 0120 A4707D3F 		.word	1065185444
 1198 0124 00D7233C 		.word	1008981760
 1199 0128 00000000 		.word	.LANCHOR1
 1200              	.LBE8:
 1201              		.cfi_endproc
 1202              	.LFE41:
 1204              		.section	.text.HX_Delay,"ax",%progbits
 1205              		.align	1
 1206              		.global	HX_Delay
 1207              		.syntax unified
 1208              		.code	16
 1209              		.thumb_func
 1210              		.fpu softvfp
 1212              	HX_Delay:
 1213              	.LVL58:
ARM GAS  /tmp/cczm1qsg.s 			page 36


 1214              	.LFB42:
 235:Src/main.c    ****     u = u * MULTIPLIER - 10;
 1215              		.loc 1 235 27 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 0
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
 1219              		@ link register save eliminated.
 235:Src/main.c    ****     u = u * MULTIPLIER - 10;
 1220              		.loc 1 235 27 is_stmt 0 view .LVU372
 1221 0000 0300     		movs	r3, r0
 236:Src/main.c    ****     while (u--);
 1222              		.loc 1 236 5 is_stmt 1 view .LVU373
 236:Src/main.c    ****     while (u--);
 1223              		.loc 1 236 11 is_stmt 0 view .LVU374
 1224 0002 C000     		lsls	r0, r0, #3
 1225              	.LVL59:
 236:Src/main.c    ****     while (u--);
 1226              		.loc 1 236 11 view .LVU375
 1227 0004 C018     		adds	r0, r0, r3
 1228 0006 4000     		lsls	r0, r0, #1
 236:Src/main.c    ****     while (u--);
 1229              		.loc 1 236 7 view .LVU376
 1230 0008 0A38     		subs	r0, r0, #10
 1231              	.LVL60:
 237:Src/main.c    **** }
 1232              		.loc 1 237 5 is_stmt 1 view .LVU377
 1233              	.L38:
 237:Src/main.c    **** }
 1234              		.loc 1 237 16 discriminator 1 view .LVU378
 237:Src/main.c    **** }
 1235              		.loc 1 237 11 discriminator 1 view .LVU379
 1236 000a 0300     		movs	r3, r0
 237:Src/main.c    **** }
 1237              		.loc 1 237 13 is_stmt 0 discriminator 1 view .LVU380
 1238 000c 0138     		subs	r0, r0, #1
 1239              	.LVL61:
 237:Src/main.c    **** }
 1240              		.loc 1 237 11 discriminator 1 view .LVU381
 1241 000e 002B     		cmp	r3, #0
 1242 0010 FBD1     		bne	.L38
 238:Src/main.c    **** 
 1243              		.loc 1 238 1 view .LVU382
 1244              		@ sp needed
 1245 0012 7047     		bx	lr
 1246              		.cfi_endproc
 1247              	.LFE42:
 1249              		.section	.text.TSC_task,"ax",%progbits
 1250              		.align	1
 1251              		.global	TSC_task
 1252              		.syntax unified
 1253              		.code	16
 1254              		.thumb_func
 1255              		.fpu softvfp
 1257              	TSC_task:
 1258              	.LFB43:
 242:Src/main.c    ****   if (HAL_TSC_GroupGetStatus(&htsc, TSC_GROUP1_IDX) == TSC_GROUP_COMPLETED) {
 1259              		.loc 1 242 21 is_stmt 1 view -0
ARM GAS  /tmp/cczm1qsg.s 			page 37


 1260              		.cfi_startproc
 1261              		@ args = 0, pretend = 0, frame = 0
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 1263 0000 70B5     		push	{r4, r5, r6, lr}
 1264              	.LCFI15:
 1265              		.cfi_def_cfa_offset 16
 1266              		.cfi_offset 4, -16
 1267              		.cfi_offset 5, -12
 1268              		.cfi_offset 6, -8
 1269              		.cfi_offset 14, -4
 243:Src/main.c    ****     t.value[t.idx_bank] = HAL_TSC_GroupGetValue(&htsc, TSC_GROUP1_IDX);
 1270              		.loc 1 243 3 view .LVU384
 243:Src/main.c    ****     t.value[t.idx_bank] = HAL_TSC_GroupGetValue(&htsc, TSC_GROUP1_IDX);
 1271              		.loc 1 243 7 is_stmt 0 view .LVU385
 1272 0002 0021     		movs	r1, #0
 1273 0004 2048     		ldr	r0, .L46
 1274 0006 FFF7FEFF 		bl	HAL_TSC_GroupGetStatus
 1275              	.LVL62:
 243:Src/main.c    ****     t.value[t.idx_bank] = HAL_TSC_GroupGetValue(&htsc, TSC_GROUP1_IDX);
 1276              		.loc 1 243 6 view .LVU386
 1277 000a 0128     		cmp	r0, #1
 1278 000c 06D0     		beq	.L45
 1279              	.L40:
 254:Src/main.c    ****   {
 1280              		.loc 1 254 3 is_stmt 1 view .LVU387
 254:Src/main.c    ****   {
 1281              		.loc 1 254 12 is_stmt 0 view .LVU388
 1282 000e 1F4B     		ldr	r3, .L46+4
 1283 0010 9B7A     		ldrb	r3, [r3, #10]
 254:Src/main.c    ****   {
 1284              		.loc 1 254 3 view .LVU389
 1285 0012 002B     		cmp	r3, #0
 1286 0014 29D0     		beq	.L42
 1287 0016 012B     		cmp	r3, #1
 1288 0018 2ED0     		beq	.L43
 1289              	.L39:
 267:Src/main.c    **** /* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
 1290              		.loc 1 267 1 view .LVU390
 1291              		@ sp needed
 1292 001a 70BD     		pop	{r4, r5, r6, pc}
 1293              	.L45:
 244:Src/main.c    ****     HAL_TSC_IOConfig(&htsc, &IoConfig);
 1294              		.loc 1 244 5 is_stmt 1 view .LVU391
 244:Src/main.c    ****     HAL_TSC_IOConfig(&htsc, &IoConfig);
 1295              		.loc 1 244 27 is_stmt 0 view .LVU392
 1296 001c 1A4D     		ldr	r5, .L46
 1297 001e 0021     		movs	r1, #0
 1298 0020 2800     		movs	r0, r5
 1299 0022 FFF7FEFF 		bl	HAL_TSC_GroupGetValue
 1300              	.LVL63:
 244:Src/main.c    ****     HAL_TSC_IOConfig(&htsc, &IoConfig);
 1301              		.loc 1 244 14 view .LVU393
 1302 0026 194C     		ldr	r4, .L46+4
 1303 0028 A37A     		ldrb	r3, [r4, #10]
 244:Src/main.c    ****     HAL_TSC_IOConfig(&htsc, &IoConfig);
 1304              		.loc 1 244 25 view .LVU394
 1305 002a 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/cczm1qsg.s 			page 38


 1306 002c E318     		adds	r3, r4, r3
 1307 002e D880     		strh	r0, [r3, #6]
 245:Src/main.c    ****     HAL_TSC_IODischarge(&htsc, ENABLE);
 1308              		.loc 1 245 5 is_stmt 1 view .LVU395
 1309 0030 1749     		ldr	r1, .L46+8
 1310 0032 2800     		movs	r0, r5
 1311 0034 FFF7FEFF 		bl	HAL_TSC_IOConfig
 1312              	.LVL64:
 246:Src/main.c    ****     __HAL_TSC_CLEAR_FLAG(&htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE));
 1313              		.loc 1 246 5 view .LVU396
 1314 0038 0121     		movs	r1, #1
 1315 003a 2800     		movs	r0, r5
 1316 003c FFF7FEFF 		bl	HAL_TSC_IODischarge
 1317              	.LVL65:
 247:Src/main.c    ****     HAL_TSC_Start_IT(&htsc);
 1318              		.loc 1 247 5 view .LVU397
 1319 0040 2B68     		ldr	r3, [r5]
 1320 0042 0322     		movs	r2, #3
 1321 0044 9A60     		str	r2, [r3, #8]
 248:Src/main.c    ****     if(t.value[t.idx_bank] < 3000) t.button[t.idx_bank] = 1;
 1322              		.loc 1 248 5 view .LVU398
 1323 0046 2800     		movs	r0, r5
 1324 0048 FFF7FEFF 		bl	HAL_TSC_Start_IT
 1325              	.LVL66:
 249:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 1326              		.loc 1 249 5 view .LVU399
 249:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 1327              		.loc 1 249 17 is_stmt 0 view .LVU400
 1328 004c A37A     		ldrb	r3, [r4, #10]
 249:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 1329              		.loc 1 249 15 view .LVU401
 1330 004e 5A00     		lsls	r2, r3, #1
 1331 0050 A418     		adds	r4, r4, r2
 1332 0052 E188     		ldrh	r1, [r4, #6]
 249:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 1333              		.loc 1 249 7 view .LVU402
 1334 0054 0F4A     		ldr	r2, .L46+12
 1335 0056 9142     		cmp	r1, r2
 1336 0058 03D8     		bhi	.L41
 249:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 1337              		.loc 1 249 36 is_stmt 1 discriminator 1 view .LVU403
 249:Src/main.c    ****     else t.button[t.idx_bank] = 0;
 1338              		.loc 1 249 57 is_stmt 0 discriminator 1 view .LVU404
 1339 005a 0C4A     		ldr	r2, .L46+4
 1340 005c 0121     		movs	r1, #1
 1341 005e D154     		strb	r1, [r2, r3]
 1342 0060 D5E7     		b	.L40
 1343              	.L41:
 250:Src/main.c    ****   }
 1344              		.loc 1 250 10 is_stmt 1 view .LVU405
 250:Src/main.c    ****   }
 1345              		.loc 1 250 31 is_stmt 0 view .LVU406
 1346 0062 0A4A     		ldr	r2, .L46+4
 1347 0064 0021     		movs	r1, #0
 1348 0066 D154     		strb	r1, [r2, r3]
 1349 0068 D1E7     		b	.L40
 1350              	.L42:
ARM GAS  /tmp/cczm1qsg.s 			page 39


 257:Src/main.c    ****     t.idx_bank = 1;
 1351              		.loc 1 257 5 is_stmt 1 view .LVU407
 257:Src/main.c    ****     t.idx_bank = 1;
 1352              		.loc 1 257 25 is_stmt 0 view .LVU408
 1353 006a 094B     		ldr	r3, .L46+8
 1354 006c 0222     		movs	r2, #2
 1355 006e 1A60     		str	r2, [r3]
 258:Src/main.c    ****     break;
 1356              		.loc 1 258 5 is_stmt 1 view .LVU409
 258:Src/main.c    ****     break;
 1357              		.loc 1 258 16 is_stmt 0 view .LVU410
 1358 0070 064B     		ldr	r3, .L46+4
 1359 0072 013A     		subs	r2, r2, #1
 1360 0074 9A72     		strb	r2, [r3, #10]
 259:Src/main.c    ****   case 1:
 1361              		.loc 1 259 5 is_stmt 1 view .LVU411
 1362 0076 D0E7     		b	.L39
 1363              	.L43:
 261:Src/main.c    ****     t.idx_bank = 0;
 1364              		.loc 1 261 5 view .LVU412
 261:Src/main.c    ****     t.idx_bank = 0;
 1365              		.loc 1 261 25 is_stmt 0 view .LVU413
 1366 0078 054B     		ldr	r3, .L46+8
 1367 007a 0422     		movs	r2, #4
 1368 007c 1A60     		str	r2, [r3]
 262:Src/main.c    ****     break;
 1369              		.loc 1 262 5 is_stmt 1 view .LVU414
 262:Src/main.c    ****     break;
 1370              		.loc 1 262 16 is_stmt 0 view .LVU415
 1371 007e 034B     		ldr	r3, .L46+4
 1372 0080 0022     		movs	r2, #0
 1373 0082 9A72     		strb	r2, [r3, #10]
 263:Src/main.c    ****   default:
 1374              		.loc 1 263 5 is_stmt 1 view .LVU416
 267:Src/main.c    **** /* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
 1375              		.loc 1 267 1 is_stmt 0 view .LVU417
 1376 0084 C9E7     		b	.L39
 1377              	.L47:
 1378 0086 C046     		.align	2
 1379              	.L46:
 1380 0088 00000000 		.word	htsc
 1381 008c 00000000 		.word	.LANCHOR2
 1382 0090 00000000 		.word	IoConfig
 1383 0094 B70B0000 		.word	2999
 1384              		.cfi_endproc
 1385              	.LFE43:
 1387              		.section	.text.SystemClock_Config,"ax",%progbits
 1388              		.align	1
 1389              		.global	SystemClock_Config
 1390              		.syntax unified
 1391              		.code	16
 1392              		.thumb_func
 1393              		.fpu softvfp
 1395              	SystemClock_Config:
 1396              	.LFB44:
 272:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1397              		.loc 1 272 1 is_stmt 1 view -0
ARM GAS  /tmp/cczm1qsg.s 			page 40


 1398              		.cfi_startproc
 1399              		@ args = 0, pretend = 0, frame = 96
 1400              		@ frame_needed = 0, uses_anonymous_args = 0
 1401 0000 10B5     		push	{r4, lr}
 1402              	.LCFI16:
 1403              		.cfi_def_cfa_offset 8
 1404              		.cfi_offset 4, -8
 1405              		.cfi_offset 14, -4
 1406 0002 98B0     		sub	sp, sp, #96
 1407              	.LCFI17:
 1408              		.cfi_def_cfa_offset 104
 273:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1409              		.loc 1 273 3 view .LVU419
 273:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1410              		.loc 1 273 22 is_stmt 0 view .LVU420
 1411 0004 3022     		movs	r2, #48
 1412 0006 0021     		movs	r1, #0
 1413 0008 0CA8     		add	r0, sp, #48
 1414 000a FFF7FEFF 		bl	memset
 1415              	.LVL67:
 274:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1416              		.loc 1 274 3 is_stmt 1 view .LVU421
 274:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1417              		.loc 1 274 22 is_stmt 0 view .LVU422
 1418 000e 1022     		movs	r2, #16
 1419 0010 0021     		movs	r1, #0
 1420 0012 07A8     		add	r0, sp, #28
 1421 0014 FFF7FEFF 		bl	memset
 1422              	.LVL68:
 275:Src/main.c    **** 
 1423              		.loc 1 275 3 is_stmt 1 view .LVU423
 275:Src/main.c    **** 
 1424              		.loc 1 275 28 is_stmt 0 view .LVU424
 1425 0018 1C22     		movs	r2, #28
 1426 001a 0021     		movs	r1, #0
 1427 001c 6846     		mov	r0, sp
 1428 001e FFF7FEFF 		bl	memset
 1429              	.LVL69:
 277:Src/main.c    ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1430              		.loc 1 277 3 is_stmt 1 view .LVU425
 277:Src/main.c    ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1431              		.loc 1 277 36 is_stmt 0 view .LVU426
 1432 0022 2023     		movs	r3, #32
 1433 0024 0B93     		str	r3, [sp, #44]
 278:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1434              		.loc 1 278 3 is_stmt 1 view .LVU427
 278:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1435              		.loc 1 278 32 is_stmt 0 view .LVU428
 1436 0026 1F3B     		subs	r3, r3, #31
 1437 0028 1393     		str	r3, [sp, #76]
 279:Src/main.c    ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 1438              		.loc 1 279 3 is_stmt 1 view .LVU429
 279:Src/main.c    ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 1439              		.loc 1 279 34 is_stmt 0 view .LVU430
 1440 002a 0024     		movs	r4, #0
 280:Src/main.c    **** 
 1441              		.loc 1 280 3 is_stmt 1 view .LVU431
ARM GAS  /tmp/cczm1qsg.s 			page 41


 1442 002c 0BA8     		add	r0, sp, #44
 1443 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1444              	.LVL70:
 282:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 1445              		.loc 1 282 3 view .LVU432
 282:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 1446              		.loc 1 282 31 is_stmt 0 view .LVU433
 1447 0032 0723     		movs	r3, #7
 1448 0034 0793     		str	r3, [sp, #28]
 284:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1449              		.loc 1 284 3 is_stmt 1 view .LVU434
 284:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1450              		.loc 1 284 34 is_stmt 0 view .LVU435
 1451 0036 043B     		subs	r3, r3, #4
 1452 0038 0893     		str	r3, [sp, #32]
 285:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1453              		.loc 1 285 3 is_stmt 1 view .LVU436
 285:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1454              		.loc 1 285 35 is_stmt 0 view .LVU437
 1455 003a 0994     		str	r4, [sp, #36]
 286:Src/main.c    ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 1456              		.loc 1 286 3 is_stmt 1 view .LVU438
 286:Src/main.c    ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 1457              		.loc 1 286 36 is_stmt 0 view .LVU439
 1458 003c 0A94     		str	r4, [sp, #40]
 287:Src/main.c    **** 
 1459              		.loc 1 287 3 is_stmt 1 view .LVU440
 1460 003e 0121     		movs	r1, #1
 1461 0040 07A8     		add	r0, sp, #28
 1462 0042 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1463              	.LVL71:
 289:Src/main.c    ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1464              		.loc 1 289 3 view .LVU441
 289:Src/main.c    ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1465              		.loc 1 289 38 is_stmt 0 view .LVU442
 1466 0046 8023     		movs	r3, #128
 1467 0048 9B02     		lsls	r3, r3, #10
 1468 004a 0093     		str	r3, [sp]
 290:Src/main.c    ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 1469              		.loc 1 290 3 is_stmt 1 view .LVU443
 290:Src/main.c    ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 1470              		.loc 1 290 35 is_stmt 0 view .LVU444
 1471 004c 0694     		str	r4, [sp, #24]
 291:Src/main.c    **** }
 1472              		.loc 1 291 3 is_stmt 1 view .LVU445
 1473 004e 6846     		mov	r0, sp
 1474 0050 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1475              	.LVL72:
 292:Src/main.c    **** 
 1476              		.loc 1 292 1 is_stmt 0 view .LVU446
 1477 0054 18B0     		add	sp, sp, #96
 1478              		@ sp needed
 1479 0056 10BD     		pop	{r4, pc}
 1480              		.cfi_endproc
 1481              	.LFE44:
 1483              		.global	__aeabi_uidivmod
 1484              		.global	__aeabi_f2d
ARM GAS  /tmp/cczm1qsg.s 			page 42


 1485              		.global	__aeabi_dcmpgt
 1486              		.global	__aeabi_dcmplt
 1487              		.global	__aeabi_dcmpge
 1488              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1489              		.align	2
 1490              	.LC22:
 1491 0000 25632530 		.ascii	"%c%02d.%03dg\000"
 1491      32642E25 
 1491      30336467 
 1491      00
 1492 000d 000000   		.align	2
 1493              	.LC26:
 1494 0010 25632530 		.ascii	"%c%04dpcs\000"
 1494      34647063 
 1494      7300
 1495 001a 0000     		.align	2
 1496              	.LC28:
 1497 001c 25303764 		.ascii	"%07d\000"
 1497      00
 1498 0021 000000   		.align	2
 1499              	.LC30:
 1500 0024 20206D61 		.ascii	"  max!  \000"
 1500      78212020 
 1500      00
 1501              		.section	.text.main,"ax",%progbits
 1502              		.align	1
 1503              		.global	main
 1504              		.syntax unified
 1505              		.code	16
 1506              		.thumb_func
 1507              		.fpu softvfp
 1509              	main:
 1510              	.LFB40:
  74:Src/main.c    ****   HAL_Init();
 1511              		.loc 1 74 1 is_stmt 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 0
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 1515 0000 70B5     		push	{r4, r5, r6, lr}
 1516              	.LCFI18:
 1517              		.cfi_def_cfa_offset 16
 1518              		.cfi_offset 4, -16
 1519              		.cfi_offset 5, -12
 1520              		.cfi_offset 6, -8
 1521              		.cfi_offset 14, -4
 1522 0002 84B0     		sub	sp, sp, #16
 1523              	.LCFI19:
 1524              		.cfi_def_cfa_offset 32
  75:Src/main.c    ****   SystemClock_Config();
 1525              		.loc 1 75 3 view .LVU448
 1526 0004 FFF7FEFF 		bl	HAL_Init
 1527              	.LVL73:
  76:Src/main.c    **** 
 1528              		.loc 1 76 3 view .LVU449
 1529 0008 FFF7FEFF 		bl	SystemClock_Config
 1530              	.LVL74:
  78:Src/main.c    ****   MX_DMA_Init();
ARM GAS  /tmp/cczm1qsg.s 			page 43


 1531              		.loc 1 78 3 view .LVU450
 1532 000c FFF7FEFF 		bl	MX_GPIO_Init
 1533              	.LVL75:
  79:Src/main.c    ****   MX_I2C2_Init();
 1534              		.loc 1 79 3 view .LVU451
 1535 0010 FFF7FEFF 		bl	MX_DMA_Init
 1536              	.LVL76:
  80:Src/main.c    ****   MX_SPI1_Init();
 1537              		.loc 1 80 3 view .LVU452
 1538 0014 FFF7FEFF 		bl	MX_I2C2_Init
 1539              	.LVL77:
  81:Src/main.c    ****   MX_TIM1_Init();
 1540              		.loc 1 81 3 view .LVU453
 1541 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1542              	.LVL78:
  82:Src/main.c    ****   MX_TIM16_Init();
 1543              		.loc 1 82 3 view .LVU454
 1544 001c FFF7FEFF 		bl	MX_TIM1_Init
 1545              	.LVL79:
  83:Src/main.c    ****   MX_TSC_Init();
 1546              		.loc 1 83 3 view .LVU455
 1547 0020 FFF7FEFF 		bl	MX_TIM16_Init
 1548              	.LVL80:
  84:Src/main.c    ****   MX_USB_PCD_Init();
 1549              		.loc 1 84 3 view .LVU456
 1550 0024 FFF7FEFF 		bl	MX_TSC_Init
 1551              	.LVL81:
  85:Src/main.c    **** 
 1552              		.loc 1 85 3 view .LVU457
 1553 0028 FFF7FEFF 		bl	MX_USB_PCD_Init
 1554              	.LVL82:
  87:Src/main.c    **** 
 1555              		.loc 1 87 3 view .LVU458
 1556 002c 8021     		movs	r1, #128
 1557 002e 0022     		movs	r2, #0
 1558 0030 8901     		lsls	r1, r1, #6
 1559 0032 DE48     		ldr	r0, .L92
 1560 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1561              	.LVL83:
  89:Src/main.c    ****   HAL_TIM_Base_Start(&htim16);
 1562              		.loc 1 89 3 view .LVU459
 1563 0038 FFF7FEFF 		bl	IPS_Init
 1564              	.LVL84:
  90:Src/main.c    ****   HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 1565              		.loc 1 90 3 view .LVU460
 1566 003c DC4C     		ldr	r4, .L92+4
 1567 003e 2000     		movs	r0, r4
 1568 0040 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1569              	.LVL85:
  91:Src/main.c    ****   __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, IPS.backlight);
 1570              		.loc 1 91 3 view .LVU461
 1571 0044 0021     		movs	r1, #0
 1572 0046 2000     		movs	r0, r4
 1573 0048 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1574              	.LVL86:
  92:Src/main.c    ****   IPS_Clear(BLACK);
 1575              		.loc 1 92 3 view .LVU462
ARM GAS  /tmp/cczm1qsg.s 			page 44


 1576 004c 2368     		ldr	r3, [r4]
 1577 004e D94C     		ldr	r4, .L92+8
 1578 0050 2288     		ldrh	r2, [r4]
 1579 0052 5A63     		str	r2, [r3, #52]
  93:Src/main.c    ****   IPS.update = HAL_GetTick();
 1580              		.loc 1 93 3 view .LVU463
 1581 0054 0020     		movs	r0, #0
 1582 0056 FFF7FEFF 		bl	IPS_Clear
 1583              	.LVL87:
  94:Src/main.c    **** 
 1584              		.loc 1 94 3 view .LVU464
  94:Src/main.c    **** 
 1585              		.loc 1 94 16 is_stmt 0 view .LVU465
 1586 005a FFF7FEFF 		bl	HAL_GetTick
 1587              	.LVL88:
  94:Src/main.c    **** 
 1588              		.loc 1 94 14 view .LVU466
 1589 005e D64B     		ldr	r3, .L92+12
 1590 0060 E054     		strb	r0, [r4, r3]
  96:Src/main.c    **** 
 1591              		.loc 1 96 3 is_stmt 1 view .LVU467
 1592 0062 D648     		ldr	r0, .L92+16
 1593 0064 FFF7FEFF 		bl	HAL_TSC_Start_IT
 1594              	.LVL89:
  98:Src/main.c    ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 1595              		.loc 1 98 3 view .LVU468
 1596 0068 D54C     		ldr	r4, .L92+20
 1597 006a 2000     		movs	r0, r4
 1598 006c FFF7FEFF 		bl	HAL_TIM_Base_Start
 1599              	.LVL90:
  99:Src/main.c    ****   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 1600              		.loc 1 99 3 view .LVU469
 1601 0070 0021     		movs	r1, #0
 1602 0072 2000     		movs	r0, r4
 1603 0074 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1604              	.LVL91:
 100:Src/main.c    **** 
 1605              		.loc 1 100 3 view .LVU470
 1606 0078 2368     		ldr	r3, [r4]
 1607 007a 0022     		movs	r2, #0
 1608 007c 5A63     		str	r2, [r3, #52]
 1609 007e B4E0     		b	.L67
 1610              	.L90:
 1611              	.LBB9:
 105:Src/main.c    ****       uint8_t cnt = 0;
 1612              		.loc 1 105 7 view .LVU471
 105:Src/main.c    ****       uint8_t cnt = 0;
 1613              		.loc 1 105 23 is_stmt 0 view .LVU472
 1614 0080 D04B     		ldr	r3, .L92+24
 1615 0082 0122     		movs	r2, #1
 1616 0084 1A73     		strb	r2, [r3, #12]
 106:Src/main.c    ****       while (t.button[1]){
 1617              		.loc 1 106 7 is_stmt 1 view .LVU473
 1618              	.LVL92:
 107:Src/main.c    ****         if(cnt < 200) cnt++;
 1619              		.loc 1 107 7 view .LVU474
 106:Src/main.c    ****       while (t.button[1]){
ARM GAS  /tmp/cczm1qsg.s 			page 45


 1620              		.loc 1 106 15 is_stmt 0 view .LVU475
 1621 0086 0024     		movs	r4, #0
 107:Src/main.c    ****         if(cnt < 200) cnt++;
 1622              		.loc 1 107 13 view .LVU476
 1623 0088 02E0     		b	.L51
 1624              	.LVL93:
 1625              	.L52:
 109:Src/main.c    ****       }
 1626              		.loc 1 109 9 is_stmt 1 view .LVU477
 1627 008a 0220     		movs	r0, #2
 1628 008c FFF7FEFF 		bl	HAL_Delay
 1629              	.LVL94:
 1630              	.L51:
 107:Src/main.c    ****         if(cnt < 200) cnt++;
 1631              		.loc 1 107 13 view .LVU478
 107:Src/main.c    ****         if(cnt < 200) cnt++;
 1632              		.loc 1 107 22 is_stmt 0 view .LVU479
 1633 0090 CD4B     		ldr	r3, .L92+28
 1634 0092 5B78     		ldrb	r3, [r3, #1]
 107:Src/main.c    ****         if(cnt < 200) cnt++;
 1635              		.loc 1 107 13 view .LVU480
 1636 0094 002B     		cmp	r3, #0
 1637 0096 04D0     		beq	.L87
 108:Src/main.c    ****         HAL_Delay(2);
 1638              		.loc 1 108 9 is_stmt 1 view .LVU481
 108:Src/main.c    ****         HAL_Delay(2);
 1639              		.loc 1 108 11 is_stmt 0 view .LVU482
 1640 0098 C72C     		cmp	r4, #199
 1641 009a F6D8     		bhi	.L52
 108:Src/main.c    ****         HAL_Delay(2);
 1642              		.loc 1 108 23 is_stmt 1 discriminator 1 view .LVU483
 108:Src/main.c    ****         HAL_Delay(2);
 1643              		.loc 1 108 26 is_stmt 0 discriminator 1 view .LVU484
 1644 009c 0134     		adds	r4, r4, #1
 1645              	.LVL95:
 108:Src/main.c    ****         HAL_Delay(2);
 1646              		.loc 1 108 26 discriminator 1 view .LVU485
 1647 009e E4B2     		uxtb	r4, r4
 1648              	.LVL96:
 108:Src/main.c    ****         HAL_Delay(2);
 1649              		.loc 1 108 26 discriminator 1 view .LVU486
 1650 00a0 F3E7     		b	.L52
 1651              	.L87:
 111:Src/main.c    ****        cal.tara_active = 0;
 1652              		.loc 1 111 7 is_stmt 1 view .LVU487
 111:Src/main.c    ****        cal.tara_active = 0;
 1653              		.loc 1 111 9 is_stmt 0 view .LVU488
 1654 00a2 C72C     		cmp	r4, #199
 1655 00a4 00D8     		bhi	.LCB1302
 1656 00a6 A5E0     		b	.L50	@long jump
 1657              	.LCB1302:
 112:Src/main.c    ****        cal.tara_pcs_active = 1;
 1658              		.loc 1 112 8 is_stmt 1 view .LVU489
 112:Src/main.c    ****        cal.tara_pcs_active = 1;
 1659              		.loc 1 112 24 is_stmt 0 view .LVU490
 1660 00a8 C64B     		ldr	r3, .L92+24
 1661 00aa 0022     		movs	r2, #0
ARM GAS  /tmp/cczm1qsg.s 			page 46


 1662 00ac 1A73     		strb	r2, [r3, #12]
 113:Src/main.c    ****       }
 1663              		.loc 1 113 8 is_stmt 1 view .LVU491
 113:Src/main.c    ****       }
 1664              		.loc 1 113 28 is_stmt 0 view .LVU492
 1665 00ae 0132     		adds	r2, r2, #1
 1666 00b0 5A73     		strb	r2, [r3, #13]
 1667 00b2 9FE0     		b	.L50
 1668              	.LVL97:
 1669              	.L56:
 113:Src/main.c    ****       }
 1670              		.loc 1 113 28 view .LVU493
 1671              	.LBE9:
 119:Src/main.c    ****       }
 1672              		.loc 1 119 9 is_stmt 1 view .LVU494
 1673 00b4 0120     		movs	r0, #1
 1674 00b6 FFF7FEFF 		bl	HAL_Delay
 1675              	.LVL98:
 1676              	.L54:
 118:Src/main.c    ****         HAL_Delay(1);
 1677              		.loc 1 118 12 view .LVU495
 118:Src/main.c    ****         HAL_Delay(1);
 1678              		.loc 1 118 21 is_stmt 0 view .LVU496
 1679 00ba C34B     		ldr	r3, .L92+28
 1680 00bc 1B78     		ldrb	r3, [r3]
 118:Src/main.c    ****         HAL_Delay(1);
 1681              		.loc 1 118 12 view .LVU497
 1682 00be 002B     		cmp	r3, #0
 1683 00c0 F8D1     		bne	.L56
 121:Src/main.c    ****       t.mode = t.mode % 3;
 1684              		.loc 1 121 7 is_stmt 1 view .LVU498
 121:Src/main.c    ****       t.mode = t.mode % 3;
 1685              		.loc 1 121 8 is_stmt 0 view .LVU499
 1686 00c2 C14C     		ldr	r4, .L92+28
 1687 00c4 E07A     		ldrb	r0, [r4, #11]
 121:Src/main.c    ****       t.mode = t.mode % 3;
 1688              		.loc 1 121 13 view .LVU500
 1689 00c6 0130     		adds	r0, r0, #1
 1690 00c8 C0B2     		uxtb	r0, r0
 122:Src/main.c    ****     }
 1691              		.loc 1 122 7 is_stmt 1 view .LVU501
 122:Src/main.c    ****     }
 1692              		.loc 1 122 14 is_stmt 0 view .LVU502
 1693 00ca 0321     		movs	r1, #3
 1694 00cc FFF7FEFF 		bl	__aeabi_uidivmod
 1695              	.LVL99:
 1696 00d0 E172     		strb	r1, [r4, #11]
 1697 00d2 94E0     		b	.L55
 1698              	.L58:
 1699              	.LBB10:
 127:Src/main.c    ****       if(cal.tara_active > 20) cal.g_0 = HX711.raw_data_avg;
 1700              		.loc 1 127 12 is_stmt 1 view .LVU503
 127:Src/main.c    ****       if(cal.tara_active > 20) cal.g_0 = HX711.raw_data_avg;
 1701              		.loc 1 127 28 is_stmt 0 view .LVU504
 1702 00d4 BB4B     		ldr	r3, .L92+24
 1703 00d6 0122     		movs	r2, #1
 1704 00d8 1A73     		strb	r2, [r3, #12]
ARM GAS  /tmp/cczm1qsg.s 			page 47


 1705 00da A3E0     		b	.L59
 1706              	.L57:
 1707              	.LBE10:
 129:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1708              		.loc 1 129 12 is_stmt 1 view .LVU505
 129:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1709              		.loc 1 129 14 is_stmt 0 view .LVU506
 1710 00dc 002B     		cmp	r3, #0
 1711 00de 03D0     		beq	.L60
 129:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1712              		.loc 1 129 35 discriminator 1 view .LVU507
 1713 00e0 B94A     		ldr	r2, .L92+28
 1714 00e2 D27A     		ldrb	r2, [r2, #11]
 129:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1715              		.loc 1 129 31 discriminator 1 view .LVU508
 1716 00e4 022A     		cmp	r2, #2
 1717 00e6 43D0     		beq	.L88
 1718              	.L60:
 137:Src/main.c    ****       cal.pcs_cal = HX711.weight_g;
 1719              		.loc 1 137 5 is_stmt 1 view .LVU509
 137:Src/main.c    ****       cal.pcs_cal = HX711.weight_g;
 1720              		.loc 1 137 12 is_stmt 0 view .LVU510
 1721 00e8 B64B     		ldr	r3, .L92+24
 1722 00ea 5B7B     		ldrb	r3, [r3, #13]
 137:Src/main.c    ****       cal.pcs_cal = HX711.weight_g;
 1723              		.loc 1 137 8 view .LVU511
 1724 00ec 002B     		cmp	r3, #0
 1725 00ee 05D0     		beq	.L63
 138:Src/main.c    ****       cal.tara_pcs_active = 0;
 1726              		.loc 1 138 7 is_stmt 1 view .LVU512
 138:Src/main.c    ****       cal.tara_pcs_active = 0;
 1727              		.loc 1 138 26 is_stmt 0 view .LVU513
 1728 00f0 B64B     		ldr	r3, .L92+32
 1729 00f2 DA68     		ldr	r2, [r3, #12]
 138:Src/main.c    ****       cal.tara_pcs_active = 0;
 1730              		.loc 1 138 19 view .LVU514
 1731 00f4 B34B     		ldr	r3, .L92+24
 1732 00f6 1A61     		str	r2, [r3, #16]
 139:Src/main.c    ****     }
 1733              		.loc 1 139 7 is_stmt 1 view .LVU515
 139:Src/main.c    ****     }
 1734              		.loc 1 139 27 is_stmt 0 view .LVU516
 1735 00f8 0022     		movs	r2, #0
 1736 00fa 5A73     		strb	r2, [r3, #13]
 1737              	.L63:
 151:Src/main.c    ****       HX_Get_Value(HX711.gain);
 1738              		.loc 1 151 5 is_stmt 1 view .LVU517
 151:Src/main.c    ****       HX_Get_Value(HX711.gain);
 1739              		.loc 1 151 9 is_stmt 0 view .LVU518
 1740 00fc 8021     		movs	r1, #128
 1741 00fe 0902     		lsls	r1, r1, #8
 1742 0100 AA48     		ldr	r0, .L92
 1743 0102 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1744              	.LVL100:
 151:Src/main.c    ****       HX_Get_Value(HX711.gain);
 1745              		.loc 1 151 7 view .LVU519
 1746 0106 0028     		cmp	r0, #0
ARM GAS  /tmp/cczm1qsg.s 			page 48


 1747 0108 5BD1     		bne	.L64
 152:Src/main.c    ****       HAL_GPIO_TogglePin(GPIOA, LED_Pin);
 1748              		.loc 1 152 7 is_stmt 1 view .LVU520
 1749 010a B04C     		ldr	r4, .L92+32
 1750 010c 207D     		ldrb	r0, [r4, #20]
 1751 010e FFF7FEFF 		bl	HX_Get_Value
 1752              	.LVL101:
 153:Src/main.c    ****       _ms = HAL_GetTick()-start;
 1753              		.loc 1 153 7 view .LVU521
 1754 0112 9020     		movs	r0, #144
 1755 0114 8021     		movs	r1, #128
 1756 0116 C005     		lsls	r0, r0, #23
 1757 0118 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1758              	.LVL102:
 154:Src/main.c    ****       start = HAL_GetTick();
 1759              		.loc 1 154 7 view .LVU522
 154:Src/main.c    ****       start = HAL_GetTick();
 1760              		.loc 1 154 13 is_stmt 0 view .LVU523
 1761 011c FFF7FEFF 		bl	HAL_GetTick
 1762              	.LVL103:
 154:Src/main.c    ****       start = HAL_GetTick();
 1763              		.loc 1 154 26 view .LVU524
 1764 0120 AB4D     		ldr	r5, .L92+36
 1765 0122 2B68     		ldr	r3, [r5]
 1766 0124 C01A     		subs	r0, r0, r3
 154:Src/main.c    ****       start = HAL_GetTick();
 1767              		.loc 1 154 11 view .LVU525
 1768 0126 AB4B     		ldr	r3, .L92+40
 1769 0128 1860     		str	r0, [r3]
 155:Src/main.c    **** 
 1770              		.loc 1 155 7 is_stmt 1 view .LVU526
 155:Src/main.c    **** 
 1771              		.loc 1 155 15 is_stmt 0 view .LVU527
 1772 012a FFF7FEFF 		bl	HAL_GetTick
 1773              	.LVL104:
 155:Src/main.c    **** 
 1774              		.loc 1 155 13 view .LVU528
 1775 012e 2860     		str	r0, [r5]
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1776              		.loc 1 157 7 is_stmt 1 view .LVU529
 1777              	.LBB11:
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1778              		.loc 1 157 19 is_stmt 0 view .LVU530
 1779 0130 A568     		ldr	r5, [r4, #8]
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1780              		.loc 1 157 27 view .LVU531
 1781 0132 AC1C     		adds	r4, r5, #2
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1782              		.loc 1 157 9 view .LVU532
 1783 0134 042C     		cmp	r4, #4
 1784 0136 32D8     		bhi	.L65
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1785              		.loc 1 157 47 discriminator 1 view .LVU533
 1786 0138 A44B     		ldr	r3, .L92+32
 1787 013a DE68     		ldr	r6, [r3, #12]
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1788              		.loc 1 157 57 discriminator 1 view .LVU534
ARM GAS  /tmp/cczm1qsg.s 			page 49


 1789 013c 301C     		adds	r0, r6, #0
 1790 013e FFF7FEFF 		bl	__aeabi_f2iz
 1791              	.LVL105:
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1792              		.loc 1 157 56 discriminator 1 view .LVU535
 1793 0142 FFF7FEFF 		bl	__aeabi_i2f
 1794              	.LVL106:
 1795 0146 011C     		adds	r1, r0, #0
 1796 0148 301C     		adds	r0, r6, #0
 1797 014a FFF7FEFF 		bl	__aeabi_fsub
 1798              	.LVL107:
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1799              		.loc 1 157 77 discriminator 1 view .LVU536
 1800 014e A249     		ldr	r1, .L92+44
 1801 0150 FFF7FEFF 		bl	__aeabi_fmul
 1802              	.LVL108:
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1803              		.loc 1 157 35 discriminator 1 view .LVU537
 1804 0154 FFF7FEFF 		bl	__aeabi_f2iz
 1805              	.LVL109:
 157:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1806              		.loc 1 157 32 discriminator 1 view .LVU538
 1807 0158 0028     		cmp	r0, #0
 1808 015a 20D1     		bne	.L65
 158:Src/main.c    ****       } else if(abs(HX711.delta) <= 2) {
 1809              		.loc 1 158 9 is_stmt 1 view .LVU539
 158:Src/main.c    ****       } else if(abs(HX711.delta) <= 2) {
 1810              		.loc 1 158 17 is_stmt 0 view .LVU540
 1811 015c 994C     		ldr	r4, .L92+24
 1812 015e 2800     		movs	r0, r5
 1813 0160 FFF7FEFF 		bl	__aeabi_i2f
 1814              	.LVL110:
 1815 0164 011C     		adds	r1, r0, #0
 1816 0166 6068     		ldr	r0, [r4, #4]
 1817 0168 FFF7FEFF 		bl	__aeabi_fsub
 1818              	.LVL111:
 1819 016c 6060     		str	r0, [r4, #4]
 1820 016e 32E0     		b	.L66
 1821              	.L88:
 1822              	.LBE11:
 130:Src/main.c    ****       else cal.tara_active = 1;
 1823              		.loc 1 130 7 is_stmt 1 view .LVU541
 1824              	.LBB12:
 130:Src/main.c    ****       else cal.tara_active = 1;
 1825              		.loc 1 130 19 is_stmt 0 view .LVU542
 1826 0170 964A     		ldr	r2, .L92+32
 1827 0172 9268     		ldr	r2, [r2, #8]
 130:Src/main.c    ****       else cal.tara_active = 1;
 1828              		.loc 1 130 27 view .LVU543
 1829 0174 1D32     		adds	r2, r2, #29
 130:Src/main.c    ****       else cal.tara_active = 1;
 1830              		.loc 1 130 9 view .LVU544
 1831 0176 3A2A     		cmp	r2, #58
 1832 0178 0DD8     		bhi	.L61
 130:Src/main.c    ****       else cal.tara_active = 1;
 1833              		.loc 1 130 33 is_stmt 1 discriminator 1 view .LVU545
 130:Src/main.c    ****       else cal.tara_active = 1;
ARM GAS  /tmp/cczm1qsg.s 			page 50


 1834              		.loc 1 130 48 is_stmt 0 discriminator 1 view .LVU546
 1835 017a 0133     		adds	r3, r3, #1
 1836 017c 914A     		ldr	r2, .L92+24
 1837 017e 1373     		strb	r3, [r2, #12]
 1838              	.L62:
 1839              	.LBE12:
 132:Src/main.c    ****         cal.g_100 = HX711.raw_data_avg;
 1840              		.loc 1 132 7 is_stmt 1 view .LVU547
 132:Src/main.c    ****         cal.g_100 = HX711.raw_data_avg;
 1841              		.loc 1 132 13 is_stmt 0 view .LVU548
 1842 0180 904B     		ldr	r3, .L92+24
 1843 0182 1B7B     		ldrb	r3, [r3, #12]
 132:Src/main.c    ****         cal.g_100 = HX711.raw_data_avg;
 1844              		.loc 1 132 9 view .LVU549
 1845 0184 142B     		cmp	r3, #20
 1846 0186 AFD9     		bls	.L60
 133:Src/main.c    ****       }
 1847              		.loc 1 133 9 is_stmt 1 view .LVU550
 133:Src/main.c    ****       }
 1848              		.loc 1 133 26 is_stmt 0 view .LVU551
 1849 0188 904B     		ldr	r3, .L92+32
 1850 018a 5868     		ldr	r0, [r3, #4]
 133:Src/main.c    ****       }
 1851              		.loc 1 133 19 view .LVU552
 1852 018c FFF7FEFF 		bl	__aeabi_i2f
 1853              	.LVL112:
 1854 0190 8C4B     		ldr	r3, .L92+24
 1855 0192 1860     		str	r0, [r3]
 1856 0194 A8E7     		b	.L60
 1857              	.L61:
 1858              	.LBB13:
 131:Src/main.c    ****       if(cal.tara_active > 20) {
 1859              		.loc 1 131 12 is_stmt 1 view .LVU553
 131:Src/main.c    ****       if(cal.tara_active > 20) {
 1860              		.loc 1 131 28 is_stmt 0 view .LVU554
 1861 0196 8B4B     		ldr	r3, .L92+24
 1862 0198 0122     		movs	r2, #1
 1863 019a 1A73     		strb	r2, [r3, #12]
 1864 019c F0E7     		b	.L62
 1865              	.L65:
 1866              	.LBE13:
 1867              	.LBB14:
 159:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1868              		.loc 1 159 14 is_stmt 1 view .LVU555
 159:Src/main.c    ****         cal.g_0 -= HX711.delta;
 1869              		.loc 1 159 16 is_stmt 0 view .LVU556
 1870 019e 042C     		cmp	r4, #4
 1871 01a0 19D8     		bhi	.L66
 160:Src/main.c    ****         cal.g_100 -= HX711.delta;
 1872              		.loc 1 160 9 is_stmt 1 view .LVU557
 160:Src/main.c    ****         cal.g_100 -= HX711.delta;
 1873              		.loc 1 160 17 is_stmt 0 view .LVU558
 1874 01a2 2800     		movs	r0, r5
 1875 01a4 FFF7FEFF 		bl	__aeabi_i2f
 1876              	.LVL113:
 1877 01a8 051C     		adds	r5, r0, #0
 1878 01aa 864C     		ldr	r4, .L92+24
ARM GAS  /tmp/cczm1qsg.s 			page 51


 1879 01ac 011C     		adds	r1, r0, #0
 1880 01ae 6068     		ldr	r0, [r4, #4]
 1881 01b0 FFF7FEFF 		bl	__aeabi_fsub
 1882              	.LVL114:
 1883 01b4 6060     		str	r0, [r4, #4]
 161:Src/main.c    ****       }
 1884              		.loc 1 161 9 is_stmt 1 view .LVU559
 161:Src/main.c    ****       }
 1885              		.loc 1 161 19 is_stmt 0 view .LVU560
 1886 01b6 291C     		adds	r1, r5, #0
 1887 01b8 2068     		ldr	r0, [r4]
 1888 01ba FFF7FEFF 		bl	__aeabi_fsub
 1889              	.LVL115:
 1890 01be 2060     		str	r0, [r4]
 1891 01c0 09E0     		b	.L66
 1892              	.L64:
 1893              	.LBE14:
 165:Src/main.c    ****       HAL_GPIO_WritePin(GPIOB,HX_SPS_Pin, HX711.rate);
 1894              		.loc 1 165 7 is_stmt 1 view .LVU561
 1895 01c2 0120     		movs	r0, #1
 1896 01c4 FFF7FEFF 		bl	HAL_Delay
 1897              	.LVL116:
 166:Src/main.c    ****     }
 1898              		.loc 1 166 7 view .LVU562
 166:Src/main.c    ****     }
 1899              		.loc 1 166 48 is_stmt 0 view .LVU563
 1900 01c8 804B     		ldr	r3, .L92+32
 1901 01ca 5A7D     		ldrb	r2, [r3, #21]
 166:Src/main.c    ****     }
 1902              		.loc 1 166 7 view .LVU564
 1903 01cc 8021     		movs	r1, #128
 1904 01ce 4901     		lsls	r1, r1, #5
 1905 01d0 7648     		ldr	r0, .L92
 1906 01d2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1907              	.LVL117:
 1908              	.L66:
 171:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 1909              		.loc 1 171 5 is_stmt 1 view .LVU565
 171:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 1910              		.loc 1 171 8 is_stmt 0 view .LVU566
 1911 01d6 FFF7FEFF 		bl	HAL_GetTick
 1912              	.LVL118:
 171:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 1913              		.loc 1 171 27 view .LVU567
 1914 01da 764B     		ldr	r3, .L92+8
 1915 01dc 7F4A     		ldr	r2, .L92+48
 1916 01de 9A5C     		ldrb	r2, [r3, r2]
 171:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 1917              		.loc 1 171 22 view .LVU568
 1918 01e0 8018     		adds	r0, r0, r2
 171:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 1919              		.loc 1 171 45 view .LVU569
 1920 01e2 754A     		ldr	r2, .L92+12
 1921 01e4 9B5C     		ldrb	r3, [r3, r2]
 171:Src/main.c    ****       if(HX711.weight_g > -99.9 && HX711.weight_g < 99.9){
 1922              		.loc 1 171 7 view .LVU570
 1923 01e6 9842     		cmp	r0, r3
ARM GAS  /tmp/cczm1qsg.s 			page 52


 1924 01e8 28D8     		bhi	.L89
 1925              	.L67:
 102:Src/main.c    ****   {
 1926              		.loc 1 102 3 is_stmt 1 view .LVU571
 104:Src/main.c    ****       cal.tara_active = 1;
 1927              		.loc 1 104 5 view .LVU572
 104:Src/main.c    ****       cal.tara_active = 1;
 1928              		.loc 1 104 16 is_stmt 0 view .LVU573
 1929 01ea 774B     		ldr	r3, .L92+28
 1930 01ec 5B78     		ldrb	r3, [r3, #1]
 104:Src/main.c    ****       cal.tara_active = 1;
 1931              		.loc 1 104 7 view .LVU574
 1932 01ee 002B     		cmp	r3, #0
 1933 01f0 00D0     		beq	.LCB1531
 1934 01f2 45E7     		b	.L90	@long jump
 1935              	.LCB1531:
 1936              	.L50:
 117:Src/main.c    ****       while(t.button[0]) {
 1937              		.loc 1 117 5 is_stmt 1 view .LVU575
 117:Src/main.c    ****       while(t.button[0]) {
 1938              		.loc 1 117 16 is_stmt 0 view .LVU576
 1939 01f4 744B     		ldr	r3, .L92+28
 1940 01f6 1B78     		ldrb	r3, [r3]
 117:Src/main.c    ****       while(t.button[0]) {
 1941              		.loc 1 117 7 view .LVU577
 1942 01f8 002B     		cmp	r3, #0
 1943 01fa 00D0     		beq	.LCB1537
 1944 01fc 5DE7     		b	.L54	@long jump
 1945              	.LCB1537:
 1946              	.L55:
 125:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1947              		.loc 1 125 5 is_stmt 1 view .LVU578
 125:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1948              		.loc 1 125 11 is_stmt 0 view .LVU579
 1949 01fe 714B     		ldr	r3, .L92+24
 1950 0200 1B7B     		ldrb	r3, [r3, #12]
 125:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1951              		.loc 1 125 7 view .LVU580
 1952 0202 002B     		cmp	r3, #0
 1953 0204 00D1     		bne	.LCB1543
 1954 0206 69E7     		b	.L57	@long jump
 1955              	.LCB1543:
 125:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1956              		.loc 1 125 28 discriminator 1 view .LVU581
 1957 0208 6F4A     		ldr	r2, .L92+28
 1958 020a D27A     		ldrb	r2, [r2, #11]
 125:Src/main.c    ****       if(abs(HX711.delta) < 30) cal.tara_active++;
 1959              		.loc 1 125 24 discriminator 1 view .LVU582
 1960 020c 022A     		cmp	r2, #2
 1961 020e 00D1     		bne	.LCB1547
 1962 0210 64E7     		b	.L57	@long jump
 1963              	.LCB1547:
 126:Src/main.c    ****       else cal.tara_active = 1;
 1964              		.loc 1 126 7 is_stmt 1 view .LVU583
 1965              	.LBB15:
 126:Src/main.c    ****       else cal.tara_active = 1;
 1966              		.loc 1 126 19 is_stmt 0 view .LVU584
ARM GAS  /tmp/cczm1qsg.s 			page 53


 1967 0212 6E4A     		ldr	r2, .L92+32
 1968 0214 9268     		ldr	r2, [r2, #8]
 126:Src/main.c    ****       else cal.tara_active = 1;
 1969              		.loc 1 126 27 view .LVU585
 1970 0216 1D32     		adds	r2, r2, #29
 126:Src/main.c    ****       else cal.tara_active = 1;
 1971              		.loc 1 126 9 view .LVU586
 1972 0218 3A2A     		cmp	r2, #58
 1973 021a 00D9     		bls	.LCB1554
 1974 021c 5AE7     		b	.L58	@long jump
 1975              	.LCB1554:
 126:Src/main.c    ****       else cal.tara_active = 1;
 1976              		.loc 1 126 33 is_stmt 1 discriminator 1 view .LVU587
 126:Src/main.c    ****       else cal.tara_active = 1;
 1977              		.loc 1 126 48 is_stmt 0 discriminator 1 view .LVU588
 1978 021e 0133     		adds	r3, r3, #1
 1979 0220 684A     		ldr	r2, .L92+24
 1980 0222 1373     		strb	r3, [r2, #12]
 1981              	.L59:
 1982              	.LBE15:
 128:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 1983              		.loc 1 128 7 is_stmt 1 view .LVU589
 128:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 1984              		.loc 1 128 13 is_stmt 0 view .LVU590
 1985 0224 674B     		ldr	r3, .L92+24
 1986 0226 1B7B     		ldrb	r3, [r3, #12]
 128:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 1987              		.loc 1 128 9 view .LVU591
 1988 0228 142B     		cmp	r3, #20
 1989 022a 00D8     		bhi	.LCB1566
 1990 022c 5CE7     		b	.L60	@long jump
 1991              	.LCB1566:
 128:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 1992              		.loc 1 128 32 is_stmt 1 discriminator 1 view .LVU592
 128:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 1993              		.loc 1 128 47 is_stmt 0 discriminator 1 view .LVU593
 1994 022e 674B     		ldr	r3, .L92+32
 1995 0230 5868     		ldr	r0, [r3, #4]
 128:Src/main.c    ****     } else if(cal.tara_active && t.mode == 2){
 1996              		.loc 1 128 40 discriminator 1 view .LVU594
 1997 0232 FFF7FEFF 		bl	__aeabi_i2f
 1998              	.LVL119:
 1999 0236 634B     		ldr	r3, .L92+24
 2000 0238 5860     		str	r0, [r3, #4]
 2001 023a 55E7     		b	.L60
 2002              	.L89:
 172:Src/main.c    ****         if(t.mode == 0){
 2003              		.loc 1 172 7 is_stmt 1 view .LVU595
 172:Src/main.c    ****         if(t.mode == 0){
 2004              		.loc 1 172 15 is_stmt 0 view .LVU596
 2005 023c 634B     		ldr	r3, .L92+32
 2006 023e DE68     		ldr	r6, [r3, #12]
 2007 0240 301C     		adds	r0, r6, #0
 2008 0242 FFF7FEFF 		bl	__aeabi_f2d
 2009              	.LVL120:
 2010 0246 0400     		movs	r4, r0
 2011 0248 0D00     		movs	r5, r1
ARM GAS  /tmp/cczm1qsg.s 			page 54


 172:Src/main.c    ****         if(t.mode == 0){
 2012              		.loc 1 172 9 view .LVU597
 2013 024a 654A     		ldr	r2, .L92+52
 2014 024c 654B     		ldr	r3, .L92+56
 2015 024e FFF7FEFF 		bl	__aeabi_dcmpgt
 2016              	.LVL121:
 2017 0252 0028     		cmp	r0, #0
 2018 0254 00D1     		bne	.LCB1590
 2019 0256 8EE0     		b	.L68	@long jump
 2020              	.LCB1590:
 172:Src/main.c    ****         if(t.mode == 0){
 2021              		.loc 1 172 33 discriminator 1 view .LVU598
 2022 0258 614A     		ldr	r2, .L92+52
 2023 025a 634B     		ldr	r3, .L92+60
 2024 025c 2000     		movs	r0, r4
 2025 025e 2900     		movs	r1, r5
 2026 0260 FFF7FEFF 		bl	__aeabi_dcmplt
 2027              	.LVL122:
 2028 0264 0028     		cmp	r0, #0
 2029 0266 00D1     		bne	.LCB1598
 2030 0268 85E0     		b	.L68	@long jump
 2031              	.LCB1598:
 173:Src/main.c    ****           sprintf(IPS.buf,"%c%02d.%03dg", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)HX711.wei
 2032              		.loc 1 173 9 is_stmt 1 view .LVU599
 173:Src/main.c    ****           sprintf(IPS.buf,"%c%02d.%03dg", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)HX711.wei
 2033              		.loc 1 173 13 is_stmt 0 view .LVU600
 2034 026a 574B     		ldr	r3, .L92+28
 2035 026c DB7A     		ldrb	r3, [r3, #11]
 173:Src/main.c    ****           sprintf(IPS.buf,"%c%02d.%03dg", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)HX711.wei
 2036              		.loc 1 173 11 view .LVU601
 2037 026e 002B     		cmp	r3, #0
 2038 0270 37D1     		bne	.L71
 2039              	.LBB16:
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2040              		.loc 1 174 11 is_stmt 1 view .LVU602
 2041 0272 5E4A     		ldr	r2, .L92+64
 2042 0274 5E4B     		ldr	r3, .L92+68
 2043 0276 2000     		movs	r0, r4
 2044 0278 2900     		movs	r1, r5
 2045 027a FFF7FEFF 		bl	__aeabi_dcmpge
 2046              	.LVL123:
 2047 027e 0028     		cmp	r0, #0
 2048 0280 2DD0     		beq	.L85
 2049 0282 2025     		movs	r5, #32
 2050              	.L72:
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2051              		.loc 1 174 86 is_stmt 0 discriminator 4 view .LVU603
 2052 0284 301C     		adds	r0, r6, #0
 2053 0286 FFF7FEFF 		bl	__aeabi_f2iz
 2054              	.LVL124:
 2055 028a 0400     		movs	r4, r0
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2056              		.loc 1 174 133 discriminator 4 view .LVU604
 2057 028c FFF7FEFF 		bl	__aeabi_i2f
 2058              	.LVL125:
 2059 0290 011C     		adds	r1, r0, #0
 2060 0292 301C     		adds	r0, r6, #0
ARM GAS  /tmp/cczm1qsg.s 			page 55


 2061 0294 FFF7FEFF 		bl	__aeabi_fsub
 2062              	.LVL126:
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2063              		.loc 1 174 154 discriminator 4 view .LVU605
 2064 0298 4F49     		ldr	r1, .L92+44
 2065 029a FFF7FEFF 		bl	__aeabi_fmul
 2066              	.LVL127:
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2067              		.loc 1 174 112 discriminator 4 view .LVU606
 2068 029e FFF7FEFF 		bl	__aeabi_f2iz
 2069              	.LVL128:
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2070              		.loc 1 174 11 discriminator 4 view .LVU607
 2071 02a2 E217     		asrs	r2, r4, #31
 2072 02a4 A318     		adds	r3, r4, r2
 2073 02a6 5340     		eors	r3, r2
 2074 02a8 524C     		ldr	r4, .L92+72
 2075 02aa C217     		asrs	r2, r0, #31
 2076 02ac 8018     		adds	r0, r0, r2
 2077 02ae 5040     		eors	r0, r2
 2078 02b0 0090     		str	r0, [sp]
 2079 02b2 2A00     		movs	r2, r5
 2080 02b4 5049     		ldr	r1, .L92+76
 2081 02b6 2000     		movs	r0, r4
 2082 02b8 FFF7FEFF 		bl	sprintf
 2083              	.LVL129:
 175:Src/main.c    ****           IPS_WriteBuf(10,45);
 2084              		.loc 1 175 11 is_stmt 1 discriminator 4 view .LVU608
 2085 02bc 4F4B     		ldr	r3, .L92+80
 2086 02be 0293     		str	r3, [sp, #8]
 2087 02c0 0023     		movs	r3, #0
 2088 02c2 0193     		str	r3, [sp, #4]
 2089 02c4 4E4B     		ldr	r3, .L92+84
 2090 02c6 0093     		str	r3, [sp]
 2091 02c8 0823     		movs	r3, #8
 2092 02ca 2200     		movs	r2, r4
 2093 02cc 0021     		movs	r1, #0
 2094 02ce 0020     		movs	r0, #0
 2095 02d0 FFF7FEFF 		bl	IPS_DrawString_Buf
 2096              	.LVL130:
 176:Src/main.c    ****         } else if (t.mode == 1){
 2097              		.loc 1 176 11 discriminator 4 view .LVU609
 2098 02d4 2D21     		movs	r1, #45
 2099 02d6 0A20     		movs	r0, #10
 2100 02d8 FFF7FEFF 		bl	IPS_WriteBuf
 2101              	.LVL131:
 2102              	.LBE16:
 2103 02dc 60E0     		b	.L74
 2104              	.L85:
 2105              	.LBB17:
 174:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2106              		.loc 1 174 11 is_stmt 0 view .LVU610
 2107 02de 2D25     		movs	r5, #45
 2108 02e0 D0E7     		b	.L72
 2109              	.L71:
 2110              	.LBE17:
 177:Src/main.c    ****           sprintf(IPS.buf,"%c%04dpcs", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)roundf(HX711
ARM GAS  /tmp/cczm1qsg.s 			page 56


 2111              		.loc 1 177 16 is_stmt 1 view .LVU611
 177:Src/main.c    ****           sprintf(IPS.buf,"%c%04dpcs", HX711.weight_g >= -0.001 ? ' ' : '-' , abs((int)roundf(HX711
 2112              		.loc 1 177 19 is_stmt 0 view .LVU612
 2113 02e2 012B     		cmp	r3, #1
 2114 02e4 19D0     		beq	.L91
 181:Src/main.c    ****           sprintf(IPS.buf,"%07d", HX711.raw_data_avg); // HX711.weight_g > 0 ? ' ' : '-', /(int)(ab
 2115              		.loc 1 181 16 is_stmt 1 view .LVU613
 181:Src/main.c    ****           sprintf(IPS.buf,"%07d", HX711.raw_data_avg); // HX711.weight_g > 0 ? ' ' : '-', /(int)(ab
 2116              		.loc 1 181 19 is_stmt 0 view .LVU614
 2117 02e6 022B     		cmp	r3, #2
 2118 02e8 5AD1     		bne	.L74
 2119              	.LBB18:
 182:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2120              		.loc 1 182 11 is_stmt 1 view .LVU615
 2121 02ea 384B     		ldr	r3, .L92+32
 2122 02ec 5A68     		ldr	r2, [r3, #4]
 2123 02ee 414C     		ldr	r4, .L92+72
 2124 02f0 4449     		ldr	r1, .L92+88
 2125 02f2 2000     		movs	r0, r4
 2126 02f4 FFF7FEFF 		bl	sprintf
 2127              	.LVL132:
 183:Src/main.c    ****           IPS_WriteBuf(10,45);
 2128              		.loc 1 183 11 view .LVU616
 2129 02f8 404B     		ldr	r3, .L92+80
 2130 02fa 0293     		str	r3, [sp, #8]
 2131 02fc 0023     		movs	r3, #0
 2132 02fe 0193     		str	r3, [sp, #4]
 2133 0300 3F4B     		ldr	r3, .L92+84
 2134 0302 0093     		str	r3, [sp]
 2135 0304 0823     		movs	r3, #8
 2136 0306 2200     		movs	r2, r4
 2137 0308 0021     		movs	r1, #0
 2138 030a 0020     		movs	r0, #0
 2139 030c FFF7FEFF 		bl	IPS_DrawString_Buf
 2140              	.LVL133:
 184:Src/main.c    ****         }
 2141              		.loc 1 184 11 view .LVU617
 2142 0310 2D21     		movs	r1, #45
 2143 0312 0A20     		movs	r0, #10
 2144 0314 FFF7FEFF 		bl	IPS_WriteBuf
 2145              	.LVL134:
 2146 0318 42E0     		b	.L74
 2147              	.L91:
 2148              	.LBE18:
 2149              	.LBB19:
 178:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2150              		.loc 1 178 11 view .LVU618
 2151 031a 344A     		ldr	r2, .L92+64
 2152 031c 344B     		ldr	r3, .L92+68
 2153 031e 2000     		movs	r0, r4
 2154 0320 2900     		movs	r1, r5
 2155 0322 FFF7FEFF 		bl	__aeabi_dcmpge
 2156              	.LVL135:
 2157 0326 0028     		cmp	r0, #0
 2158 0328 23D0     		beq	.L86
 2159 032a 2024     		movs	r4, #32
 2160              	.L76:
ARM GAS  /tmp/cczm1qsg.s 			page 57


 178:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2161              		.loc 1 178 115 is_stmt 0 discriminator 4 view .LVU619
 2162 032c 254B     		ldr	r3, .L92+24
 2163 032e 1969     		ldr	r1, [r3, #16]
 178:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2164              		.loc 1 178 88 discriminator 4 view .LVU620
 2165 0330 301C     		adds	r0, r6, #0
 2166 0332 FFF7FEFF 		bl	__aeabi_fdiv
 2167              	.LVL136:
 2168 0336 FFF7FEFF 		bl	roundf
 2169              	.LVL137:
 178:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2170              		.loc 1 178 83 discriminator 4 view .LVU621
 2171 033a FFF7FEFF 		bl	__aeabi_f2iz
 2172              	.LVL138:
 178:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2173              		.loc 1 178 11 discriminator 4 view .LVU622
 2174 033e C217     		asrs	r2, r0, #31
 2175 0340 8318     		adds	r3, r0, r2
 2176 0342 5340     		eors	r3, r2
 2177 0344 2B4D     		ldr	r5, .L92+72
 2178 0346 2200     		movs	r2, r4
 2179 0348 2F49     		ldr	r1, .L92+92
 2180 034a 2800     		movs	r0, r5
 2181 034c FFF7FEFF 		bl	sprintf
 2182              	.LVL139:
 179:Src/main.c    ****           IPS_WriteBuf(10,45);
 2183              		.loc 1 179 11 is_stmt 1 discriminator 4 view .LVU623
 2184 0350 2A4B     		ldr	r3, .L92+80
 2185 0352 0293     		str	r3, [sp, #8]
 2186 0354 0023     		movs	r3, #0
 2187 0356 0193     		str	r3, [sp, #4]
 2188 0358 294B     		ldr	r3, .L92+84
 2189 035a 0093     		str	r3, [sp]
 2190 035c 0823     		movs	r3, #8
 2191 035e 2A00     		movs	r2, r5
 2192 0360 0021     		movs	r1, #0
 2193 0362 0020     		movs	r0, #0
 2194 0364 FFF7FEFF 		bl	IPS_DrawString_Buf
 2195              	.LVL140:
 180:Src/main.c    ****         } else if (t.mode == 2){
 2196              		.loc 1 180 11 discriminator 4 view .LVU624
 2197 0368 2D21     		movs	r1, #45
 2198 036a 0A20     		movs	r0, #10
 2199 036c FFF7FEFF 		bl	IPS_WriteBuf
 2200              	.LVL141:
 2201              	.LBE19:
 2202 0370 16E0     		b	.L74
 2203              	.L86:
 2204              	.LBB20:
 178:Src/main.c    ****           IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2205              		.loc 1 178 11 is_stmt 0 view .LVU625
 2206 0372 2D24     		movs	r4, #45
 2207 0374 DAE7     		b	.L76
 2208              	.L68:
 2209              	.LBE20:
 2210              	.LBB21:
ARM GAS  /tmp/cczm1qsg.s 			page 58


 187:Src/main.c    ****         IPS_DrawString_Buf(0, 0, IPS.buf, 8, &Font24, BLACK, WHITE);
 2211              		.loc 1 187 9 is_stmt 1 view .LVU626
 2212 0376 1F4C     		ldr	r4, .L92+72
 2213 0378 2449     		ldr	r1, .L92+96
 2214 037a 2000     		movs	r0, r4
 2215 037c FFF7FEFF 		bl	sprintf
 2216              	.LVL142:
 188:Src/main.c    ****         IPS_WriteBuf(10,45);
 2217              		.loc 1 188 9 view .LVU627
 2218 0380 1E4B     		ldr	r3, .L92+80
 2219 0382 0293     		str	r3, [sp, #8]
 2220 0384 0023     		movs	r3, #0
 2221 0386 0193     		str	r3, [sp, #4]
 2222 0388 1D4B     		ldr	r3, .L92+84
 2223 038a 0093     		str	r3, [sp]
 2224 038c 0823     		movs	r3, #8
 2225 038e 2200     		movs	r2, r4
 2226 0390 0021     		movs	r1, #0
 2227 0392 0020     		movs	r0, #0
 2228 0394 FFF7FEFF 		bl	IPS_DrawString_Buf
 2229              	.LVL143:
 189:Src/main.c    ****       }
 2230              		.loc 1 189 9 view .LVU628
 2231 0398 2D21     		movs	r1, #45
 2232 039a 0A20     		movs	r0, #10
 2233 039c FFF7FEFF 		bl	IPS_WriteBuf
 2234              	.LVL144:
 2235              	.L74:
 2236              	.LBE21:
 191:Src/main.c    ****     }
 2237              		.loc 1 191 7 view .LVU629
 191:Src/main.c    ****     }
 2238              		.loc 1 191 20 is_stmt 0 view .LVU630
 2239 03a0 FFF7FEFF 		bl	HAL_GetTick
 2240              	.LVL145:
 191:Src/main.c    ****     }
 2241              		.loc 1 191 18 view .LVU631
 2242 03a4 034A     		ldr	r2, .L92+8
 2243 03a6 044B     		ldr	r3, .L92+12
 2244 03a8 D054     		strb	r0, [r2, r3]
 2245 03aa 1EE7     		b	.L67
 2246              	.L93:
 2247              		.align	2
 2248              	.L92:
 2249 03ac 00040048 		.word	1207960576
 2250 03b0 00000000 		.word	htim16
 2251 03b4 00000000 		.word	IPS
 2252 03b8 8A190000 		.word	6538
 2253 03bc 00000000 		.word	htsc
 2254 03c0 00000000 		.word	htim1
 2255 03c4 00000000 		.word	.LANCHOR1
 2256 03c8 00000000 		.word	.LANCHOR2
 2257 03cc 00000000 		.word	.LANCHOR0
 2258 03d0 00000000 		.word	.LANCHOR3
 2259 03d4 00000000 		.word	_ms
 2260 03d8 00007A44 		.word	1148846080
 2261 03dc 8B190000 		.word	6539
ARM GAS  /tmp/cczm1qsg.s 			page 59


 2262 03e0 9A999999 		.word	-1717986918
 2263 03e4 99F958C0 		.word	-1067910759
 2264 03e8 99F95840 		.word	1079572889
 2265 03ec FCA9F1D2 		.word	-755914244
 2266 03f0 4D6250BF 		.word	-1085250995
 2267 03f4 02000000 		.word	IPS+2
 2268 03f8 00000000 		.word	.LC22
 2269 03fc FFFF0000 		.word	65535
 2270 0400 00000000 		.word	Font24
 2271 0404 1C000000 		.word	.LC28
 2272 0408 10000000 		.word	.LC26
 2273 040c 24000000 		.word	.LC30
 2274              		.cfi_endproc
 2275              	.LFE40:
 2277              		.section	.text.Error_Handler,"ax",%progbits
 2278              		.align	1
 2279              		.global	Error_Handler
 2280              		.syntax unified
 2281              		.code	16
 2282              		.thumb_func
 2283              		.fpu softvfp
 2285              	Error_Handler:
 2286              	.LFB53:
 494:Src/main.c    **** 
 495:Src/main.c    **** void Error_Handler(){
 2287              		.loc 1 495 21 is_stmt 1 view -0
 2288              		.cfi_startproc
 2289              		@ Volatile: function does not return.
 2290              		@ args = 0, pretend = 0, frame = 0
 2291              		@ frame_needed = 0, uses_anonymous_args = 0
 2292 0000 10B5     		push	{r4, lr}
 2293              	.LCFI20:
 2294              		.cfi_def_cfa_offset 8
 2295              		.cfi_offset 4, -8
 2296              		.cfi_offset 14, -4
 2297              	.L95:
 496:Src/main.c    ****   while(1){
 2298              		.loc 1 496 3 discriminator 1 view .LVU633
 497:Src/main.c    ****     HAL_GPIO_TogglePin(GPIOA, LED_Pin);
 2299              		.loc 1 497 5 discriminator 1 view .LVU634
 2300 0002 9020     		movs	r0, #144
 2301 0004 8021     		movs	r1, #128
 2302 0006 C005     		lsls	r0, r0, #23
 2303 0008 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 2304              	.LVL146:
 498:Src/main.c    ****     HAL_Delay(100);
 2305              		.loc 1 498 5 discriminator 1 view .LVU635
 2306 000c 6420     		movs	r0, #100
 2307 000e FFF7FEFF 		bl	HAL_Delay
 2308              	.LVL147:
 496:Src/main.c    ****   while(1){
 2309              		.loc 1 496 8 discriminator 1 view .LVU636
 2310 0012 F6E7     		b	.L95
 2311              		.cfi_endproc
 2312              	.LFE53:
 2314              		.comm	_ms,4,4
 2315              		.global	start
ARM GAS  /tmp/cczm1qsg.s 			page 60


 2316              		.global	t
 2317              		.global	cal
 2318              		.global	HX711
 2319              		.comm	hpcd_USB_FS,628,4
 2320              		.comm	IoConfig,12,4
 2321              		.comm	htsc,68,4
 2322              		.comm	htim16,64,4
 2323              		.comm	htim1,64,4
 2324              		.comm	hdma_spi1_tx,68,4
 2325              		.comm	hspi1,100,4
 2326              		.comm	hi2c2,76,4
 2327              		.global	IPS
 2328              		.section	.bss.start,"aw",%nobits
 2329              		.align	2
 2330              		.set	.LANCHOR3,. + 0
 2333              	start:
 2334 0000 00000000 		.space	4
 2335              		.section	.bss.t,"aw",%nobits
 2336              		.align	2
 2337              		.set	.LANCHOR2,. + 0
 2340              	t:
 2341 0000 00000000 		.space	12
 2341      00000000 
 2341      00000000 
 2342              		.section	.data.HX711,"aw"
 2343              		.align	2
 2344              		.set	.LANCHOR0,. + 0
 2347              	HX711:
 2348 0000 00000000 		.space	20
 2348      00000000 
 2348      00000000 
 2348      00000000 
 2348      00000000 
 2349 0014 19       		.byte	25
 2350 0015 000000   		.space	3
 2351              		.section	.data.IPS,"aw"
 2352              		.align	2
 2355              	IPS:
 2356 0000 E703     		.short	999
 2357 0002 00000000 		.space	6537
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2358 198b 0A       		.byte	10
 2359              		.section	.data.cal,"aw"
 2360              		.align	2
 2361              		.set	.LANCHOR1,. + 0
 2364              	cal:
 2365 0000 E0462BC9 		.word	3375056608
 2366 0004 004107C8 		.word	3355918592
 2367 0008 3B5F4842 		.word	1112039227
 2368 000c 01       		.byte	1
 2369 000d 000000   		.space	3
 2370 0010 0000803F 		.word	1065353216
 2371              		.text
 2372              	.Letext0:
ARM GAS  /tmp/cczm1qsg.s 			page 61


 2373              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2374              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 2375              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 2376              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 2377              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 2378              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 2379              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 2380              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 2381              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 2382              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 2383              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_usb.h"
 2384              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pcd.h"
 2385              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 2386              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 2387              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tsc.h"
 2388              		.file 17 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 2389              		.file 18 "Inc/fonts.h"
 2390              		.file 19 "Inc/graphics.h"
 2391              		.file 20 "<built-in>"
 2392              		.file 21 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 2393              		.file 22 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 2394              		.file 23 "Inc/main.h"
 2395              		.file 24 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c_ex.h"
ARM GAS  /tmp/cczm1qsg.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cczm1qsg.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cczm1qsg.s:217    .text.MX_GPIO_Init:00000000000000d0 $d
     /tmp/cczm1qsg.s:227    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:233    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cczm1qsg.s:280    .text.MX_DMA_Init:000000000000002c $d
     /tmp/cczm1qsg.s:285    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:291    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/cczm1qsg.s:354    .text.MX_I2C2_Init:0000000000000038 $d
                            *COM*:000000000000004c hi2c2
     /tmp/cczm1qsg.s:361    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:367    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cczm1qsg.s:441    .text.MX_SPI1_Init:000000000000003c $d
                            *COM*:0000000000000064 hspi1
     /tmp/cczm1qsg.s:447    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:453    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cczm1qsg.s:618    .text.MX_TIM1_Init:00000000000000a8 $d
                            *COM*:0000000000000040 htim1
     /tmp/cczm1qsg.s:624    .text.MX_TIM16_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:630    .text.MX_TIM16_Init:0000000000000000 MX_TIM16_Init
     /tmp/cczm1qsg.s:763    .text.MX_TIM16_Init:0000000000000080 $d
                            *COM*:0000000000000040 htim16
     /tmp/cczm1qsg.s:769    .text.MX_TSC_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:775    .text.MX_TSC_Init:0000000000000000 MX_TSC_Init
     /tmp/cczm1qsg.s:868    .text.MX_TSC_Init:000000000000004c $d
                            *COM*:0000000000000044 htsc
                            *COM*:000000000000000c IoConfig
     /tmp/cczm1qsg.s:875    .text.MX_USB_PCD_Init:0000000000000000 $t
     /tmp/cczm1qsg.s:881    .text.MX_USB_PCD_Init:0000000000000000 MX_USB_PCD_Init
     /tmp/cczm1qsg.s:927    .text.MX_USB_PCD_Init:0000000000000020 $d
                            *COM*:0000000000000274 hpcd_USB_FS
     /tmp/cczm1qsg.s:939    .text.HX_Get_Value:0000000000000000 $t
     /tmp/cczm1qsg.s:946    .text.HX_Get_Value:0000000000000000 HX_Get_Value
     /tmp/cczm1qsg.s:1194   .text.HX_Get_Value:0000000000000114 $d
     /tmp/cczm1qsg.s:1205   .text.HX_Delay:0000000000000000 $t
     /tmp/cczm1qsg.s:1212   .text.HX_Delay:0000000000000000 HX_Delay
     /tmp/cczm1qsg.s:1250   .text.TSC_task:0000000000000000 $t
     /tmp/cczm1qsg.s:1257   .text.TSC_task:0000000000000000 TSC_task
     /tmp/cczm1qsg.s:1380   .text.TSC_task:0000000000000088 $d
     /tmp/cczm1qsg.s:1388   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cczm1qsg.s:1395   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cczm1qsg.s:1489   .rodata.main.str1.4:0000000000000000 $d
     /tmp/cczm1qsg.s:1502   .text.main:0000000000000000 $t
     /tmp/cczm1qsg.s:1509   .text.main:0000000000000000 main
     /tmp/cczm1qsg.s:2249   .text.main:00000000000003ac $d
     /tmp/cczm1qsg.s:2355   .data.IPS:0000000000000000 IPS
                            *COM*:0000000000000004 _ms
     /tmp/cczm1qsg.s:2278   .text.Error_Handler:0000000000000000 $t
     /tmp/cczm1qsg.s:2285   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cczm1qsg.s:2333   .bss.start:0000000000000000 start
     /tmp/cczm1qsg.s:2340   .bss.t:0000000000000000 t
     /tmp/cczm1qsg.s:2364   .data.cal:0000000000000000 cal
     /tmp/cczm1qsg.s:2347   .data.HX711:0000000000000000 HX711
                            *COM*:0000000000000044 hdma_spi1_tx
     /tmp/cczm1qsg.s:2329   .bss.start:0000000000000000 $d
ARM GAS  /tmp/cczm1qsg.s 			page 63


     /tmp/cczm1qsg.s:2336   .bss.t:0000000000000000 $d
     /tmp/cczm1qsg.s:2343   .data.HX711:0000000000000000 $d
     /tmp/cczm1qsg.s:2352   .data.IPS:0000000000000000 $d
     /tmp/cczm1qsg.s:2360   .data.cal:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_TSC_Init
HAL_TSC_IOConfig
HAL_PCD_Init
__aeabi_i2f
__aeabi_fmul
__aeabi_fadd
__aeabi_f2iz
__aeabi_fsub
__aeabi_fdiv
HAL_GPIO_ReadPin
HAL_TSC_GroupGetStatus
HAL_TSC_GroupGetValue
HAL_TSC_IODischarge
HAL_TSC_Start_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_uidivmod
__aeabi_f2d
__aeabi_dcmpgt
__aeabi_dcmplt
__aeabi_dcmpge
HAL_Init
IPS_Init
HAL_TIM_Base_Start
HAL_TIM_PWM_Start
IPS_Clear
HAL_GetTick
HAL_Delay
HAL_GPIO_TogglePin
sprintf
IPS_DrawString_Buf
IPS_WriteBuf
roundf
Font24
ARM GAS  /tmp/cczm1qsg.s 			page 64


