INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/ip/blk_mem_gen_const/sim/blk_mem_gen_const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_const
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/ip/blk_mem_gen_img/sim/blk_mem_gen_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_img
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/ip/blk_mem_gen_inter/sim/blk_mem_gen_inter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_inter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/new/CanvasTransfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CanvasTransfer
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-2787] module CanvasTransfer ignored due to previous errors [C:/Users/joelk/Documents/ee_files/proj_lab/FDP.srcs/sources_1/new/CanvasTransfer.v:23]
