// Seed: 2539264366
module module_0 (
    input wire id_0
);
  wire id_2;
  assign module_2.type_5 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2, id_3;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input supply1 id_0,
    input logic id_1,
    input supply1 id_2,
    input supply1 id_3,
    id_12,
    output logic id_4,
    input uwire id_5,
    input tri0 id_6,
    id_13,
    output logic id_7,
    input tri0 id_8,
    input logic id_9,
    input wand id_10
);
  always
    if (id_9) $display(1'h0, id_1, id_10 == 1'b0);
    else id_12 <= id_1;
  module_0 modCall_1 (id_0);
  always
    assume (-1) begin : LABEL_0
      id_4 <= id_9;
      id_7 <= -1 - -1 - id_1;
    end
endmodule
