# Pipeline CPU with Cache Design