// Seed: 2015259853
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output wand module_0,
    input wand id_10,
    output tri id_11
    , id_45,
    input wor id_12,
    output tri id_13,
    input wor id_14,
    output supply0 id_15,
    output uwire id_16,
    input tri id_17,
    input wor id_18,
    input supply1 id_19,
    input uwire id_20,
    input supply0 id_21,
    input tri0 id_22,
    output tri0 id_23,
    input wor id_24,
    input uwire id_25,
    output wand id_26,
    input tri id_27,
    input supply0 id_28,
    output tri0 id_29,
    input wire id_30,
    input wor id_31,
    input wand id_32,
    output uwire id_33,
    output tri1 id_34,
    input uwire id_35,
    input wor id_36,
    output wand id_37,
    input uwire id_38,
    output wor id_39,
    input supply1 id_40,
    output supply1 id_41,
    input supply0 id_42,
    input wand id_43
);
  assign id_26 = id_14 ? 1 : id_21;
  assign id_23 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  parameter id_6 = $signed(70);
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_1,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
  always @(posedge id_1) begin : LABEL_0
    $signed(91);
    ;
  end
endmodule
