{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707396568448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707396568451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 12:49:28 2024 " "Processing started: Thu Feb 08 12:49:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707396568451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707396568451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off irda_inverter -c irda_inverter " "Command: quartus_map --read_settings_files=on --write_settings_files=off irda_inverter -c irda_inverter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707396568451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707396568878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 irda_inverter " "Found entity 1: irda_inverter" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707396568927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707396568927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "irda_inverter " "Elaborating entity \"irda_inverter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707396568971 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW irda_inverter.v(9) " "Verilog HDL Always Construct warning at irda_inverter.v(9): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707396568972 "|irda_inverter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRDA_output irda_inverter.v(8) " "Verilog HDL Always Construct warning at irda_inverter.v(8): inferring latch(es) for variable \"IRDA_output\", which holds its previous value in one or more paths through the always construct" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1707396568972 "|irda_inverter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UART_output irda_inverter.v(8) " "Verilog HDL Always Construct warning at irda_inverter.v(8): inferring latch(es) for variable \"UART_output\", which holds its previous value in one or more paths through the always construct" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1707396568972 "|irda_inverter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW irda_inverter.v(16) " "Verilog HDL Always Construct warning at irda_inverter.v(16): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "irda_baud irda_inverter.v(18) " "Verilog HDL Always Construct warning at irda_inverter.v(18): variable \"irda_baud\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UART_output irda_inverter.v(15) " "Verilog HDL Always Construct warning at irda_inverter.v(15): inferring latch(es) for variable \"UART_output\", which holds its previous value in one or more paths through the always construct" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRDA_output irda_inverter.v(15) " "Verilog HDL Always Construct warning at irda_inverter.v(15): inferring latch(es) for variable \"IRDA_output\", which holds its previous value in one or more paths through the always construct" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDA_output irda_inverter.v(16) " "Inferred latch for \"IRDA_output\" at irda_inverter.v(16)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UART_output irda_inverter.v(16) " "Inferred latch for \"UART_output\" at irda_inverter.v(16)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UART_output irda_inverter.v(9) " "Inferred latch for \"UART_output\" at irda_inverter.v(9)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDA_output irda_inverter.v(9) " "Inferred latch for \"IRDA_output\" at irda_inverter.v(9)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707396568973 "|irda_inverter"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "UART_output irda_inverter.v(16) " "Can't resolve multiple constant drivers for net \"UART_output\" at irda_inverter.v(16)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707396568975 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "irda_inverter.v(9) " "Constant driver at irda_inverter.v(9)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 9 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1707396568975 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IRDA_output irda_inverter.v(16) " "Can't resolve multiple constant drivers for net \"IRDA_output\" at irda_inverter.v(16)" {  } { { "irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707396568975 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1707396568975 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707396569179 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 08 12:49:29 2024 " "Processing ended: Thu Feb 08 12:49:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707396569179 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707396569179 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707396569179 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707396569179 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 7 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707396569950 ""}
