============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:17:19 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4854 ps) Setup Check with Pin smallest_idx_curr_reg[1][signature][31]/clk->d
          Group: in2reg
     Startpoint: (R) in_signature[0]
          Clock: (R) clk
       Endpoint: (R) smallest_idx_curr_reg[1][signature][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0          106     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000          106     
                                              
             Setup:-     199                  
       Uncertainty:-      50                  
     Required Time:=    9751                  
      Launch Clock:-     106                  
       Input Delay:-    2000                  
         Data Path:-    2791                  
             Slack:=    4854                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_31_1 

#-----------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                              (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  in_signature[0]                                (u)     -       R     (arrival)           16   203     0    2106 
  lt_39_68_I2/g480/z                             (u)     in_0->z F     unmapped_not         1     0    36    2142 
  lt_39_68_I2/g35/z                              (u)     in_0->z R     unmapped_nand2       1     0    52    2195 
  lt_39_68_I2/g99/z                              (u)     in_0->z F     unmapped_nand2       1     0    52    2247 
  lt_39_68_I2/g100/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2299 
  lt_39_68_I2/g164/z                             (u)     in_1->z F     unmapped_nand2       1     0    52    2352 
  lt_39_68_I2/g165/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2404 
  lt_39_68_I2/g245/z                             (u)     in_0->z F     unmapped_nand2       1     0    52    2456 
  lt_39_68_I2/g246/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2508 
  lt_39_68_I2/g315/z                             (u)     in_1->z F     unmapped_nand2       1     0    52    2561 
  lt_39_68_I2/g316/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2613 
  lt_39_68_I2/g398/z                             (u)     in_0->z F     unmapped_nand2       1     0    52    2665 
  lt_39_68_I2/g399/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2718 
  lt_39_68_I2/g34/z                              (u)     in_0->z F     unmapped_not         1     0    36    2753 
  mux_39_35/g1/z                                 (u)     sel0->z F     unmapped_bmux3       2     0   117    2870 
  add_40_35_I2/g2/z                              (u)     in_1->z R     unmapped_nand2       1     0    52    2923 
  add_40_35_I2/g35/z                             (u)     in_0->z F     unmapped_not         2     0    48    2971 
  add_40_35_I2/g25/z                             (u)     in_0->z F     unmapped_xnor2       3     0   127    3098 
  add_40_35_I3/g13/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    3150 
  add_40_35_I3/g37/z                             (u)     in_0->z F     unmapped_not         2     0    48    3198 
  add_40_35_I3/g27/z                             (u)     in_0->z F     unmapped_xnor2       3     0   127    3326 
  add_40_35_I4/g33/z                             (u)     in_0->z R     unmapped_not         1     0    36    3362 
  add_40_35_I4/g27/z                             (u)     in_1->z F     unmapped_xnor2       3     0   127    3489 
  add_40_35_I5/g33/z                             (u)     in_0->z R     unmapped_not         1     0    36    3524 
  add_40_35_I5/g27/z                             (u)     in_1->z F     unmapped_xnor2       3     0   127    3652 
  add_40_35_I6/g33/z                             (u)     in_0->z R     unmapped_not         1     0    36    3688 
  add_40_35_I6/g27/z                             (u)     in_1->z F     unmapped_xnor2       3     0   127    3815 
  add_40_35_I7/g33/z                             (u)     in_0->z R     unmapped_not         1     0    36    3850 
  add_40_35_I7/g27/z                             (u)     in_1->z F     unmapped_xnor2       3     0   127    3978 
  add_40_35_I8/g33/z                             (u)     in_0->z R     unmapped_not         1     0    36    4014 
  add_40_35_I8/g27/z                             (u)     in_1->z R     unmapped_xnor2       2     0   117    4130 
  sub_54_43/g3/z                                 (u)     in_0->z F     unmapped_not         2     0    48    4179 
  sub_54_43/g10/z                                (u)     in_1->z R     unmapped_nor2        1     0    52    4231 
  sub_54_43/g21/z                                (u)     in_0->z F     unmapped_not         2     0    48    4279 
  sub_54_43/g28/z                                (u)     in_0->z R     unmapped_nand2       1     0    52    4331 
  sub_54_43/g29/z                                (u)     in_1->z F     unmapped_xnor2       6     0   153    4485 
  g64/z                                          (u)     in_0->z R     unmapped_nor2        2     0    65    4550 
  g100/z                                         (u)     in_0->z F     unmapped_nand2       1     0    52    4602 
  g101/z                                         (u)     in_0->z R     unmapped_not         1     0    36    4638 
  g5/z                                           (u)     in_0->z R     unmapped_and2       44     0   155    4793 
  mux_smallest_idx_curr[1][signature]_77_41/g1/z (u)     sel0->z R     unmapped_bmux3       1     0   104    4897 
  smallest_idx_curr_reg[1][signature][31]/d      -       -       R     unmapped_d_flop      1     -     0    4897 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

