# Reading pref.tcl
# do Fsm1_Example_PulseGeneratorP4P1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1_certo/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas_Digitais/Atividade_Pratica_11/Example_PulseGeneratorP4P1_VHDL/Example_PulseGeneratorP4P1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:09 on Aug 19,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas_Digitais/Atividade_Pratica_11/Example_PulseGeneratorP4P1_VHDL/Example_PulseGeneratorP4P1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Example_PulseGeneratorP4P1
# -- Compiling architecture structural of Example_PulseGeneratorP4P1
# End time: 15:34:09 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas_Digitais/Atividade_Pratica_11/Example_PulseGeneratorP4P1_VHDL/Fsm1_Example_PulseGeneratorP4P1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:09 on Aug 19,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas_Digitais/Atividade_Pratica_11/Example_PulseGeneratorP4P1_VHDL/Fsm1_Example_PulseGeneratorP4P1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fsm1_Example_PulseGeneratorP4P1
# -- Compiling architecture behavioral of Fsm1_Example_PulseGeneratorP4P1
# End time: 15:34:09 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.example_pulsegeneratorp4p1
# vsim work.example_pulsegeneratorp4p1 
# Start time: 15:34:16 on Aug 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.example_pulsegeneratorp4p1(structural)
# Loading work.fsm1_example_pulsegeneratorp4p1(behavioral)
do wave.do
# ** UI-Msg: (vsim-3462) Value/time pairs must be listed in increasing time order.
# Executing ONERROR command at macro ./wave.do line 36
restart
do wave.do
# End time: 15:38:11 on Aug 19,2021, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
