{
  "module_name": "exynos7885.h",
  "hash_id": "f83b651ac46a0c214dff15af7eb0e3c617863cfb10e9dfece17feda5c013d57a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos7885.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS_7885_H\n#define _DT_BINDINGS_CLOCK_EXYNOS_7885_H\n\n \n#define CLK_FOUT_SHARED0_PLL\t\t1\n#define CLK_FOUT_SHARED1_PLL\t\t2\n#define CLK_DOUT_SHARED0_DIV2\t\t3\n#define CLK_DOUT_SHARED0_DIV3\t\t4\n#define CLK_DOUT_SHARED0_DIV4\t\t5\n#define CLK_DOUT_SHARED0_DIV5\t\t6\n#define CLK_DOUT_SHARED1_DIV2\t\t7\n#define CLK_DOUT_SHARED1_DIV3\t\t8\n#define CLK_DOUT_SHARED1_DIV4\t\t9\n#define CLK_MOUT_CORE_BUS\t\t10\n#define CLK_MOUT_CORE_CCI\t\t11\n#define CLK_MOUT_CORE_G3D\t\t12\n#define CLK_DOUT_CORE_BUS\t\t13\n#define CLK_DOUT_CORE_CCI\t\t14\n#define CLK_DOUT_CORE_G3D\t\t15\n#define CLK_GOUT_CORE_BUS\t\t16\n#define CLK_GOUT_CORE_CCI\t\t17\n#define CLK_GOUT_CORE_G3D\t\t18\n#define CLK_MOUT_PERI_BUS\t\t19\n#define CLK_MOUT_PERI_SPI0\t\t20\n#define CLK_MOUT_PERI_SPI1\t\t21\n#define CLK_MOUT_PERI_UART0\t\t22\n#define CLK_MOUT_PERI_UART1\t\t23\n#define CLK_MOUT_PERI_UART2\t\t24\n#define CLK_MOUT_PERI_USI0\t\t25\n#define CLK_MOUT_PERI_USI1\t\t26\n#define CLK_MOUT_PERI_USI2\t\t27\n#define CLK_DOUT_PERI_BUS\t\t28\n#define CLK_DOUT_PERI_SPI0\t\t29\n#define CLK_DOUT_PERI_SPI1\t\t30\n#define CLK_DOUT_PERI_UART0\t\t31\n#define CLK_DOUT_PERI_UART1\t\t32\n#define CLK_DOUT_PERI_UART2\t\t33\n#define CLK_DOUT_PERI_USI0\t\t34\n#define CLK_DOUT_PERI_USI1\t\t35\n#define CLK_DOUT_PERI_USI2\t\t36\n#define CLK_GOUT_PERI_BUS\t\t37\n#define CLK_GOUT_PERI_SPI0\t\t38\n#define CLK_GOUT_PERI_SPI1\t\t39\n#define CLK_GOUT_PERI_UART0\t\t40\n#define CLK_GOUT_PERI_UART1\t\t41\n#define CLK_GOUT_PERI_UART2\t\t42\n#define CLK_GOUT_PERI_USI0\t\t43\n#define CLK_GOUT_PERI_USI1\t\t44\n#define CLK_GOUT_PERI_USI2\t\t45\n#define CLK_MOUT_FSYS_BUS\t\t46\n#define CLK_MOUT_FSYS_MMC_CARD\t\t47\n#define CLK_MOUT_FSYS_MMC_EMBD\t\t48\n#define CLK_MOUT_FSYS_MMC_SDIO\t\t49\n#define CLK_MOUT_FSYS_USB30DRD\t\t50\n#define CLK_DOUT_FSYS_BUS\t\t51\n#define CLK_DOUT_FSYS_MMC_CARD\t\t52\n#define CLK_DOUT_FSYS_MMC_EMBD\t\t53\n#define CLK_DOUT_FSYS_MMC_SDIO\t\t54\n#define CLK_DOUT_FSYS_USB30DRD\t\t55\n#define CLK_GOUT_FSYS_BUS\t\t56\n#define CLK_GOUT_FSYS_MMC_CARD\t\t57\n#define CLK_GOUT_FSYS_MMC_EMBD\t\t58\n#define CLK_GOUT_FSYS_MMC_SDIO\t\t59\n#define CLK_GOUT_FSYS_USB30DRD\t\t60\n\n \n#define CLK_MOUT_CORE_BUS_USER\t\t\t1\n#define CLK_MOUT_CORE_CCI_USER\t\t\t2\n#define CLK_MOUT_CORE_G3D_USER\t\t\t3\n#define CLK_MOUT_CORE_GIC\t\t\t4\n#define CLK_DOUT_CORE_BUSP\t\t\t5\n#define CLK_GOUT_CCI_ACLK\t\t\t6\n#define CLK_GOUT_GIC400_CLK\t\t\t7\n#define CLK_GOUT_TREX_D_CORE_ACLK\t\t8\n#define CLK_GOUT_TREX_D_CORE_GCLK\t\t9\n#define CLK_GOUT_TREX_D_CORE_PCLK\t\t10\n#define CLK_GOUT_TREX_P_CORE_ACLK_P_CORE\t11\n#define CLK_GOUT_TREX_P_CORE_CCLK_P_CORE\t12\n#define CLK_GOUT_TREX_P_CORE_PCLK\t\t13\n#define CLK_GOUT_TREX_P_CORE_PCLK_P_CORE\t14\n\n \n#define CLK_MOUT_PERI_BUS_USER\t\t1\n#define CLK_MOUT_PERI_SPI0_USER\t\t2\n#define CLK_MOUT_PERI_SPI1_USER\t\t3\n#define CLK_MOUT_PERI_UART0_USER\t4\n#define CLK_MOUT_PERI_UART1_USER\t5\n#define CLK_MOUT_PERI_UART2_USER\t6\n#define CLK_MOUT_PERI_USI0_USER\t\t7\n#define CLK_MOUT_PERI_USI1_USER\t\t8\n#define CLK_MOUT_PERI_USI2_USER\t\t9\n#define CLK_GOUT_GPIO_TOP_PCLK\t\t10\n#define CLK_GOUT_HSI2C0_PCLK\t\t11\n#define CLK_GOUT_HSI2C1_PCLK\t\t12\n#define CLK_GOUT_HSI2C2_PCLK\t\t13\n#define CLK_GOUT_HSI2C3_PCLK\t\t14\n#define CLK_GOUT_I2C0_PCLK\t\t15\n#define CLK_GOUT_I2C1_PCLK\t\t16\n#define CLK_GOUT_I2C2_PCLK\t\t17\n#define CLK_GOUT_I2C3_PCLK\t\t18\n#define CLK_GOUT_I2C4_PCLK\t\t19\n#define CLK_GOUT_I2C5_PCLK\t\t20\n#define CLK_GOUT_I2C6_PCLK\t\t21\n#define CLK_GOUT_I2C7_PCLK\t\t22\n#define CLK_GOUT_PWM_MOTOR_PCLK\t\t23\n#define CLK_GOUT_SPI0_PCLK\t\t24\n#define CLK_GOUT_SPI0_EXT_CLK\t\t25\n#define CLK_GOUT_SPI1_PCLK\t\t26\n#define CLK_GOUT_SPI1_EXT_CLK\t\t27\n#define CLK_GOUT_UART0_EXT_UCLK\t\t28\n#define CLK_GOUT_UART0_PCLK\t\t29\n#define CLK_GOUT_UART1_EXT_UCLK\t\t30\n#define CLK_GOUT_UART1_PCLK\t\t31\n#define CLK_GOUT_UART2_EXT_UCLK\t\t32\n#define CLK_GOUT_UART2_PCLK\t\t33\n#define CLK_GOUT_USI0_PCLK\t\t34\n#define CLK_GOUT_USI0_SCLK\t\t35\n#define CLK_GOUT_USI1_PCLK\t\t36\n#define CLK_GOUT_USI1_SCLK\t\t37\n#define CLK_GOUT_USI2_PCLK\t\t38\n#define CLK_GOUT_USI2_SCLK\t\t39\n#define CLK_GOUT_MCT_PCLK\t\t40\n#define CLK_GOUT_SYSREG_PERI_PCLK\t41\n#define CLK_GOUT_WDT0_PCLK\t\t42\n#define CLK_GOUT_WDT1_PCLK\t\t43\n\n \n#define CLK_MOUT_FSYS_BUS_USER\t\t1\n#define CLK_MOUT_FSYS_MMC_CARD_USER\t2\n#define CLK_MOUT_FSYS_MMC_EMBD_USER\t3\n#define CLK_MOUT_FSYS_MMC_SDIO_USER\t4\n#define CLK_MOUT_FSYS_USB30DRD_USER\t4\n#define CLK_GOUT_MMC_CARD_ACLK\t\t5\n#define CLK_GOUT_MMC_CARD_SDCLKIN\t6\n#define CLK_GOUT_MMC_EMBD_ACLK\t\t7\n#define CLK_GOUT_MMC_EMBD_SDCLKIN\t8\n#define CLK_GOUT_MMC_SDIO_ACLK\t\t9\n#define CLK_GOUT_MMC_SDIO_SDCLKIN\t10\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}