# compile vhdl design source files
vhdl xil_defaultlib  "../../../LA05.srcs/sources_1/new/lfsr.vhd"
vhdl xil_defaultlib  "../../../LA05.srcs/sim_1/new/lfsr_tb.vhd"

# Do not sort compile order
nosort
