
HATA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001500  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001688  08001688  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001688  08001688  00011688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800168c  0800168c  0001168c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08001690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          000000f0  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000104  20000104  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00007ab1  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000011d0  00000000  00000000  00027af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ac8  00000000  00000000  00028cc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a10  00000000  00000000  00029790  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000034cd  00000000  00000000  0002a1a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000033e9  00000000  00000000  0002d66d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00030a56  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002eec  00000000  00000000  00030ad4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000339c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001670 	.word	0x08001670

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08001670 	.word	0x08001670

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004bc:	b29b      	uxth	r3, r3
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr

080004ca <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80004ca:	b480      	push	{r7}
 80004cc:	b085      	sub	sp, #20
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
 80004d2:	460b      	mov	r3, r1
 80004d4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80004d6:	2300      	movs	r3, #0
 80004d8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	4013      	ands	r3, r2
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80004e6:	2301      	movs	r3, #1
 80004e8:	73fb      	strb	r3, [r7, #15]
 80004ea:	e001      	b.n	80004f0 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80004ec:	2300      	movs	r3, #0
 80004ee:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80004f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
	...

08000500 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	460b      	mov	r3, r1
 800050a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800050c:	2300      	movs	r3, #0
 800050e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000510:	4b08      	ldr	r3, [pc, #32]	; (8000534 <DAC_SetChannel1Data+0x34>)
 8000512:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000514:	68fa      	ldr	r2, [r7, #12]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4413      	add	r3, r2
 800051a:	3308      	adds	r3, #8
 800051c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	461a      	mov	r2, r3
 8000522:	887b      	ldrh	r3, [r7, #2]
 8000524:	6013      	str	r3, [r2, #0]
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	40007400 	.word	0x40007400

08000538 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000542:	2300      	movs	r3, #0
 8000544:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800054c:	68fa      	ldr	r2, [r7, #12]
 800054e:	4b25      	ldr	r3, [pc, #148]	; (80005e4 <DMA_Init+0xac>)
 8000550:	4013      	ands	r3, r2
 8000552:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000562:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800056e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	6a1b      	ldr	r3, [r3, #32]
 8000574:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000576:	683b      	ldr	r3, [r7, #0]
 8000578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800057a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000580:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000586:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800058c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800058e:	68fa      	ldr	r2, [r7, #12]
 8000590:	4313      	orrs	r3, r2
 8000592:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	f023 0307 	bic.w	r3, r3, #7
 80005a6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b0:	4313      	orrs	r3, r2
 80005b2:	68fa      	ldr	r2, [r7, #12]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	691a      	ldr	r2, [r3, #16]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	685a      	ldr	r2, [r3, #4]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	689a      	ldr	r2, [r3, #8]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	60da      	str	r2, [r3, #12]
}
 80005d6:	bf00      	nop
 80005d8:	3714      	adds	r7, #20
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	f01c803f 	.word	0xf01c803f

080005e8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	460b      	mov	r3, r1
 80005f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80005f4:	78fb      	ldrb	r3, [r7, #3]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d006      	beq.n	8000608 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	f043 0201 	orr.w	r2, r3, #1
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000606:	e005      	b.n	8000614 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 0201 	bic.w	r2, r3, #1
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	601a      	str	r2, [r3, #0]
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	2b00      	cmp	r3, #0
 8000636:	d002      	beq.n	800063e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000638:	2301      	movs	r3, #1
 800063a:	73fb      	strb	r3, [r7, #15]
 800063c:	e001      	b.n	8000642 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800063e:	2300      	movs	r3, #0
 8000640:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000642:	7bfb      	ldrb	r3, [r7, #15]
}
 8000644:	4618      	mov	r0, r3
 8000646:	3714      	adds	r7, #20
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000650:	b480      	push	{r7}
 8000652:	b087      	sub	sp, #28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800065a:	2300      	movs	r3, #0
 800065c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4a15      	ldr	r2, [pc, #84]	; (80006bc <DMA_GetFlagStatus+0x6c>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d802      	bhi.n	8000670 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <DMA_GetFlagStatus+0x70>)
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	e001      	b.n	8000674 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <DMA_GetFlagStatus+0x74>)
 8000672:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800067a:	2b00      	cmp	r3, #0
 800067c:	d003      	beq.n	8000686 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800067e:	693b      	ldr	r3, [r7, #16]
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	e002      	b.n	800068c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000686:	693b      	ldr	r3, [r7, #16]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000692:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000696:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	4013      	ands	r3, r2
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d002      	beq.n	80006a8 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80006a2:	2301      	movs	r3, #1
 80006a4:	75fb      	strb	r3, [r7, #23]
 80006a6:	e001      	b.n	80006ac <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80006a8:	2300      	movs	r3, #0
 80006aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80006ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	371c      	adds	r7, #28
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	4002640f 	.word	0x4002640f
 80006c0:	40026000 	.word	0x40026000
 80006c4:	40026400 	.word	0x40026400

080006c8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4a10      	ldr	r2, [pc, #64]	; (8000718 <DMA_ClearFlag+0x50>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d802      	bhi.n	80006e0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <DMA_ClearFlag+0x54>)
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	e001      	b.n	80006e4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <DMA_ClearFlag+0x58>)
 80006e2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d007      	beq.n	80006fe <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006f4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80006f8:	68fa      	ldr	r2, [r7, #12]
 80006fa:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80006fc:	e006      	b.n	800070c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000704:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000708:	68fa      	ldr	r2, [r7, #12]
 800070a:	6093      	str	r3, [r2, #8]
}
 800070c:	bf00      	nop
 800070e:	3714      	adds	r7, #20
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	4002640f 	.word	0x4002640f
 800071c:	40026000 	.word	0x40026000
 8000720:	40026400 	.word	0x40026400

08000724 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000724:	b480      	push	{r7}
 8000726:	b087      	sub	sp, #28
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
 8000732:	2300      	movs	r3, #0
 8000734:	613b      	str	r3, [r7, #16]
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800073a:	2300      	movs	r3, #0
 800073c:	617b      	str	r3, [r7, #20]
 800073e:	e076      	b.n	800082e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000740:	2201      	movs	r2, #1
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	693b      	ldr	r3, [r7, #16]
 8000750:	4013      	ands	r3, r2
 8000752:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000754:	68fa      	ldr	r2, [r7, #12]
 8000756:	693b      	ldr	r3, [r7, #16]
 8000758:	429a      	cmp	r2, r3
 800075a:	d165      	bne.n	8000828 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	2103      	movs	r1, #3
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	43db      	mvns	r3, r3
 800076c:	401a      	ands	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	4619      	mov	r1, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	fa01 f303 	lsl.w	r3, r1, r3
 8000784:	431a      	orrs	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	791b      	ldrb	r3, [r3, #4]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d003      	beq.n	800079a <GPIO_Init+0x76>
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	791b      	ldrb	r3, [r3, #4]
 8000796:	2b02      	cmp	r3, #2
 8000798:	d12e      	bne.n	80007f8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	689a      	ldr	r2, [r3, #8]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	2103      	movs	r1, #3
 80007a4:	fa01 f303 	lsl.w	r3, r1, r3
 80007a8:	43db      	mvns	r3, r3
 80007aa:	401a      	ands	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	689a      	ldr	r2, [r3, #8]
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	795b      	ldrb	r3, [r3, #5]
 80007b8:	4619      	mov	r1, r3
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	431a      	orrs	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	685a      	ldr	r2, [r3, #4]
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	4619      	mov	r1, r3
 80007d2:	2301      	movs	r3, #1
 80007d4:	408b      	lsls	r3, r1
 80007d6:	43db      	mvns	r3, r3
 80007d8:	401a      	ands	r2, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	683a      	ldr	r2, [r7, #0]
 80007e4:	7992      	ldrb	r2, [r2, #6]
 80007e6:	4611      	mov	r1, r2
 80007e8:	697a      	ldr	r2, [r7, #20]
 80007ea:	b292      	uxth	r2, r2
 80007ec:	fa01 f202 	lsl.w	r2, r1, r2
 80007f0:	b292      	uxth	r2, r2
 80007f2:	431a      	orrs	r2, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	68da      	ldr	r2, [r3, #12]
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	b29b      	uxth	r3, r3
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	2103      	movs	r1, #3
 8000804:	fa01 f303 	lsl.w	r3, r1, r3
 8000808:	43db      	mvns	r3, r3
 800080a:	401a      	ands	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	68da      	ldr	r2, [r3, #12]
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	79db      	ldrb	r3, [r3, #7]
 8000818:	4619      	mov	r1, r3
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	005b      	lsls	r3, r3, #1
 800081e:	fa01 f303 	lsl.w	r3, r1, r3
 8000822:	431a      	orrs	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	3301      	adds	r3, #1
 800082c:	617b      	str	r3, [r7, #20]
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	2b0f      	cmp	r3, #15
 8000832:	d985      	bls.n	8000740 <GPIO_Init+0x1c>
    }
  }
}
 8000834:	bf00      	nop
 8000836:	371c      	adds	r7, #28
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	807b      	strh	r3, [r7, #2]
 800084c:	4613      	mov	r3, r2
 800084e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000850:	2300      	movs	r3, #0
 8000852:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000858:	787a      	ldrb	r2, [r7, #1]
 800085a:	887b      	ldrh	r3, [r7, #2]
 800085c:	f003 0307 	and.w	r3, r3, #7
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000868:	887b      	ldrh	r3, [r7, #2]
 800086a:	08db      	lsrs	r3, r3, #3
 800086c:	b29b      	uxth	r3, r3
 800086e:	4618      	mov	r0, r3
 8000870:	887b      	ldrh	r3, [r7, #2]
 8000872:	08db      	lsrs	r3, r3, #3
 8000874:	b29b      	uxth	r3, r3
 8000876:	461a      	mov	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3208      	adds	r2, #8
 800087c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000880:	887b      	ldrh	r3, [r7, #2]
 8000882:	f003 0307 	and.w	r3, r3, #7
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	210f      	movs	r1, #15
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	ea02 0103 	and.w	r1, r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f100 0208 	add.w	r2, r0, #8
 800089a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800089e:	887b      	ldrh	r3, [r7, #2]
 80008a0:	08db      	lsrs	r3, r3, #3
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	461a      	mov	r2, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	3208      	adds	r2, #8
 80008aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80008b4:	887b      	ldrh	r3, [r7, #2]
 80008b6:	08db      	lsrs	r3, r3, #3
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	461a      	mov	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3208      	adds	r2, #8
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
	...

080008d4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	460b      	mov	r3, r1
 80008de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008e0:	78fb      	ldrb	r3, [r7, #3]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d006      	beq.n	80008f4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80008e6:	490a      	ldr	r1, [pc, #40]	; (8000910 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008e8:	4b09      	ldr	r3, [pc, #36]	; (8000910 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4313      	orrs	r3, r2
 80008f0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80008f2:	e006      	b.n	8000902 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80008f4:	4906      	ldr	r1, [pc, #24]	; (8000910 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008f6:	4b06      	ldr	r3, [pc, #24]	; (8000910 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	43db      	mvns	r3, r3
 80008fe:	4013      	ands	r3, r2
 8000900:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	40023800 	.word	0x40023800

08000914 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000920:	78fb      	ldrb	r3, [r7, #3]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d006      	beq.n	8000934 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000926:	490a      	ldr	r1, [pc, #40]	; (8000950 <RCC_APB2PeriphClockCmd+0x3c>)
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <RCC_APB2PeriphClockCmd+0x3c>)
 800092a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4313      	orrs	r3, r2
 8000930:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000932:	e006      	b.n	8000942 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000934:	4906      	ldr	r1, [pc, #24]	; (8000950 <RCC_APB2PeriphClockCmd+0x3c>)
 8000936:	4b06      	ldr	r3, [pc, #24]	; (8000950 <RCC_APB2PeriphClockCmd+0x3c>)
 8000938:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	43db      	mvns	r3, r3
 800093e:	4013      	ands	r3, r2
 8000940:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000942:	bf00      	nop
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800

08000954 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	460b      	mov	r3, r1
 800095e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	887a      	ldrh	r2, [r7, #2]
 8000964:	819a      	strh	r2, [r3, #12]
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000972:	b480      	push	{r7}
 8000974:	b085      	sub	sp, #20
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
 800097a:	460b      	mov	r3, r1
 800097c:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800097e:	2300      	movs	r3, #0
 8000980:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	891b      	ldrh	r3, [r3, #8]
 8000986:	b29a      	uxth	r2, r3
 8000988:	887b      	ldrh	r3, [r7, #2]
 800098a:	4013      	ands	r3, r2
 800098c:	b29b      	uxth	r3, r3
 800098e:	2b00      	cmp	r3, #0
 8000990:	d002      	beq.n	8000998 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000992:	2301      	movs	r3, #1
 8000994:	73fb      	strb	r3, [r7, #15]
 8000996:	e001      	b.n	800099c <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000998:	2300      	movs	r3, #0
 800099a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800099c:	7bfb      	ldrb	r3, [r7, #15]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
	...

080009ac <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80009b6:	2300      	movs	r3, #0
 80009b8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	881b      	ldrh	r3, [r3, #0]
 80009be:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a29      	ldr	r2, [pc, #164]	; (8000a68 <TIM_TimeBaseInit+0xbc>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d013      	beq.n	80009f0 <TIM_TimeBaseInit+0x44>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4a28      	ldr	r2, [pc, #160]	; (8000a6c <TIM_TimeBaseInit+0xc0>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d00f      	beq.n	80009f0 <TIM_TimeBaseInit+0x44>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009d6:	d00b      	beq.n	80009f0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a25      	ldr	r2, [pc, #148]	; (8000a70 <TIM_TimeBaseInit+0xc4>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d007      	beq.n	80009f0 <TIM_TimeBaseInit+0x44>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a24      	ldr	r2, [pc, #144]	; (8000a74 <TIM_TimeBaseInit+0xc8>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d003      	beq.n	80009f0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a23      	ldr	r2, [pc, #140]	; (8000a78 <TIM_TimeBaseInit+0xcc>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d108      	bne.n	8000a02 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80009f0:	89fb      	ldrh	r3, [r7, #14]
 80009f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009f6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	885a      	ldrh	r2, [r3, #2]
 80009fc:	89fb      	ldrh	r3, [r7, #14]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a1d      	ldr	r2, [pc, #116]	; (8000a7c <TIM_TimeBaseInit+0xd0>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d00c      	beq.n	8000a24 <TIM_TimeBaseInit+0x78>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <TIM_TimeBaseInit+0xd4>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d008      	beq.n	8000a24 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000a12:	89fb      	ldrh	r3, [r7, #14]
 8000a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a18:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	891a      	ldrh	r2, [r3, #8]
 8000a1e:	89fb      	ldrh	r3, [r7, #14]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	89fa      	ldrh	r2, [r7, #14]
 8000a28:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	881a      	ldrh	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a0a      	ldr	r2, [pc, #40]	; (8000a68 <TIM_TimeBaseInit+0xbc>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d003      	beq.n	8000a4a <TIM_TimeBaseInit+0x9e>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a09      	ldr	r2, [pc, #36]	; (8000a6c <TIM_TimeBaseInit+0xc0>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d104      	bne.n	8000a54 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	7a9b      	ldrb	r3, [r3, #10]
 8000a4e:	b29a      	uxth	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2201      	movs	r2, #1
 8000a58:	829a      	strh	r2, [r3, #20]
}
 8000a5a:	bf00      	nop
 8000a5c:	3714      	adds	r7, #20
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40010000 	.word	0x40010000
 8000a6c:	40010400 	.word	0x40010400
 8000a70:	40000400 	.word	0x40000400
 8000a74:	40000800 	.word	0x40000800
 8000a78:	40000c00 	.word	0x40000c00
 8000a7c:	40001000 	.word	0x40001000
 8000a80:	40001400 	.word	0x40001400

08000a84 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	460b      	mov	r3, r1
 8000a8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a90:	78fb      	ldrb	r3, [r7, #3]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d008      	beq.n	8000aa8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	881b      	ldrh	r3, [r3, #0]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	b29a      	uxth	r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000aa6:	e007      	b.n	8000ab8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	f023 0301 	bic.w	r3, r3, #1
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	801a      	strh	r2, [r3, #0]
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	817b      	strh	r3, [r7, #10]
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	81fb      	strh	r3, [r7, #14]
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	8c1b      	ldrh	r3, [r3, #32]
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	f023 0301 	bic.w	r3, r3, #1
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	8c1b      	ldrh	r3, [r3, #32]
 8000aee:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	889b      	ldrh	r3, [r3, #4]
 8000af4:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	8b1b      	ldrh	r3, [r3, #24]
 8000afa:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000afc:	897b      	ldrh	r3, [r7, #10]
 8000afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b02:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000b04:	897b      	ldrh	r3, [r7, #10]
 8000b06:	f023 0303 	bic.w	r3, r3, #3
 8000b0a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	881a      	ldrh	r2, [r3, #0]
 8000b10:	897b      	ldrh	r3, [r7, #10]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f023 0302 	bic.w	r3, r3, #2
 8000b1c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	899a      	ldrh	r2, [r3, #12]
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	885a      	ldrh	r2, [r3, #2]
 8000b2c:	89fb      	ldrh	r3, [r7, #14]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a1e      	ldr	r2, [pc, #120]	; (8000bb0 <TIM_OC1Init+0xec>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d003      	beq.n	8000b42 <TIM_OC1Init+0x7e>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a1d      	ldr	r2, [pc, #116]	; (8000bb4 <TIM_OC1Init+0xf0>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d123      	bne.n	8000b8a <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8000b42:	89fb      	ldrh	r3, [r7, #14]
 8000b44:	f023 0308 	bic.w	r3, r3, #8
 8000b48:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	89da      	ldrh	r2, [r3, #14]
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8000b54:	89fb      	ldrh	r3, [r7, #14]
 8000b56:	f023 0304 	bic.w	r3, r3, #4
 8000b5a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	889a      	ldrh	r2, [r3, #4]
 8000b60:	89fb      	ldrh	r3, [r7, #14]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8000b66:	89bb      	ldrh	r3, [r7, #12]
 8000b68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b6c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8000b6e:	89bb      	ldrh	r3, [r7, #12]
 8000b70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000b74:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	8a1a      	ldrh	r2, [r3, #16]
 8000b7a:	89bb      	ldrh	r3, [r7, #12]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	8a5a      	ldrh	r2, [r3, #18]
 8000b84:	89bb      	ldrh	r3, [r7, #12]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	89ba      	ldrh	r2, [r7, #12]
 8000b8e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	897a      	ldrh	r2, [r7, #10]
 8000b94:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	689a      	ldr	r2, [r3, #8]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	841a      	strh	r2, [r3, #32]
}
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40010000 	.word	0x40010000
 8000bb4:	40010400 	.word	0x40010400

08000bb8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	817b      	strh	r3, [r7, #10]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	81fb      	strh	r3, [r7, #14]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	8c1b      	ldrh	r3, [r3, #32]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	f023 0310 	bic.w	r3, r3, #16
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	8c1b      	ldrh	r3, [r3, #32]
 8000be2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	889b      	ldrh	r3, [r3, #4]
 8000be8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	8b1b      	ldrh	r3, [r3, #24]
 8000bee:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8000bf0:	897b      	ldrh	r3, [r7, #10]
 8000bf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000bf6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8000bf8:	897b      	ldrh	r3, [r7, #10]
 8000bfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bfe:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	881b      	ldrh	r3, [r3, #0]
 8000c04:	021b      	lsls	r3, r3, #8
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	897b      	ldrh	r3, [r7, #10]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8000c0e:	89fb      	ldrh	r3, [r7, #14]
 8000c10:	f023 0320 	bic.w	r3, r3, #32
 8000c14:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	899b      	ldrh	r3, [r3, #12]
 8000c1a:	011b      	lsls	r3, r3, #4
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	89fb      	ldrh	r3, [r7, #14]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	885b      	ldrh	r3, [r3, #2]
 8000c28:	011b      	lsls	r3, r3, #4
 8000c2a:	b29a      	uxth	r2, r3
 8000c2c:	89fb      	ldrh	r3, [r7, #14]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a22      	ldr	r2, [pc, #136]	; (8000cc0 <TIM_OC2Init+0x108>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d003      	beq.n	8000c42 <TIM_OC2Init+0x8a>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a21      	ldr	r2, [pc, #132]	; (8000cc4 <TIM_OC2Init+0x10c>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d12b      	bne.n	8000c9a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8000c42:	89fb      	ldrh	r3, [r7, #14]
 8000c44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000c48:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	89db      	ldrh	r3, [r3, #14]
 8000c4e:	011b      	lsls	r3, r3, #4
 8000c50:	b29a      	uxth	r2, r3
 8000c52:	89fb      	ldrh	r3, [r7, #14]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8000c58:	89fb      	ldrh	r3, [r7, #14]
 8000c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c5e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	889b      	ldrh	r3, [r3, #4]
 8000c64:	011b      	lsls	r3, r3, #4
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	89fb      	ldrh	r3, [r7, #14]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8000c6e:	89bb      	ldrh	r3, [r7, #12]
 8000c70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c74:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8000c76:	89bb      	ldrh	r3, [r7, #12]
 8000c78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c7c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	8a1b      	ldrh	r3, [r3, #16]
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	89bb      	ldrh	r3, [r7, #12]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	8a5b      	ldrh	r3, [r3, #18]
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	89bb      	ldrh	r3, [r7, #12]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	89ba      	ldrh	r2, [r7, #12]
 8000c9e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	897a      	ldrh	r2, [r7, #10]
 8000ca4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	689a      	ldr	r2, [r3, #8]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	89fa      	ldrh	r2, [r7, #14]
 8000cb2:	841a      	strh	r2, [r3, #32]
}
 8000cb4:	bf00      	nop
 8000cb6:	3714      	adds	r7, #20
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	40010000 	.word	0x40010000
 8000cc4:	40010400 	.word	0x40010400

08000cc8 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	817b      	strh	r3, [r7, #10]
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	81fb      	strh	r3, [r7, #14]
 8000cda:	2300      	movs	r3, #0
 8000cdc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	8c1b      	ldrh	r3, [r3, #32]
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	8c1b      	ldrh	r3, [r3, #32]
 8000cf2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	889b      	ldrh	r3, [r3, #4]
 8000cf8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	8b9b      	ldrh	r3, [r3, #28]
 8000cfe:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000d00:	897b      	ldrh	r3, [r7, #10]
 8000d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d06:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000d08:	897b      	ldrh	r3, [r7, #10]
 8000d0a:	f023 0303 	bic.w	r3, r3, #3
 8000d0e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	881a      	ldrh	r2, [r3, #0]
 8000d14:	897b      	ldrh	r3, [r7, #10]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000d1a:	89fb      	ldrh	r3, [r7, #14]
 8000d1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d20:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	899b      	ldrh	r3, [r3, #12]
 8000d26:	021b      	lsls	r3, r3, #8
 8000d28:	b29a      	uxth	r2, r3
 8000d2a:	89fb      	ldrh	r3, [r7, #14]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	885b      	ldrh	r3, [r3, #2]
 8000d34:	021b      	lsls	r3, r3, #8
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	89fb      	ldrh	r3, [r7, #14]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a22      	ldr	r2, [pc, #136]	; (8000dcc <TIM_OC3Init+0x104>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d003      	beq.n	8000d4e <TIM_OC3Init+0x86>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a21      	ldr	r2, [pc, #132]	; (8000dd0 <TIM_OC3Init+0x108>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d12b      	bne.n	8000da6 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000d4e:	89fb      	ldrh	r3, [r7, #14]
 8000d50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d54:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	89db      	ldrh	r3, [r3, #14]
 8000d5a:	021b      	lsls	r3, r3, #8
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	89fb      	ldrh	r3, [r7, #14]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000d64:	89fb      	ldrh	r3, [r7, #14]
 8000d66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d6a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	889b      	ldrh	r3, [r3, #4]
 8000d70:	021b      	lsls	r3, r3, #8
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	89fb      	ldrh	r3, [r7, #14]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8000d7a:	89bb      	ldrh	r3, [r7, #12]
 8000d7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d80:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000d82:	89bb      	ldrh	r3, [r7, #12]
 8000d84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d88:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	8a1b      	ldrh	r3, [r3, #16]
 8000d8e:	011b      	lsls	r3, r3, #4
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	89bb      	ldrh	r3, [r7, #12]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	8a5b      	ldrh	r3, [r3, #18]
 8000d9c:	011b      	lsls	r3, r3, #4
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	89bb      	ldrh	r3, [r7, #12]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	89ba      	ldrh	r2, [r7, #12]
 8000daa:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	897a      	ldrh	r2, [r7, #10]
 8000db0:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	689a      	ldr	r2, [r3, #8]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	89fa      	ldrh	r2, [r7, #14]
 8000dbe:	841a      	strh	r2, [r3, #32]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	40010000 	.word	0x40010000
 8000dd0:	40010400 	.word	0x40010400

08000dd4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	81bb      	strh	r3, [r7, #12]
 8000de2:	2300      	movs	r3, #0
 8000de4:	817b      	strh	r3, [r7, #10]
 8000de6:	2300      	movs	r3, #0
 8000de8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	8c1b      	ldrh	r3, [r3, #32]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	8c1b      	ldrh	r3, [r3, #32]
 8000dfe:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	889b      	ldrh	r3, [r3, #4]
 8000e04:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	8b9b      	ldrh	r3, [r3, #28]
 8000e0a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000e0c:	89bb      	ldrh	r3, [r7, #12]
 8000e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000e12:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000e14:	89bb      	ldrh	r3, [r7, #12]
 8000e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e1a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	89bb      	ldrh	r3, [r7, #12]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000e2a:	897b      	ldrh	r3, [r7, #10]
 8000e2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e30:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	899b      	ldrh	r3, [r3, #12]
 8000e36:	031b      	lsls	r3, r3, #12
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	897b      	ldrh	r3, [r7, #10]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	885b      	ldrh	r3, [r3, #2]
 8000e44:	031b      	lsls	r3, r3, #12
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	897b      	ldrh	r3, [r7, #10]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a12      	ldr	r2, [pc, #72]	; (8000e9c <TIM_OC4Init+0xc8>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d003      	beq.n	8000e5e <TIM_OC4Init+0x8a>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a11      	ldr	r2, [pc, #68]	; (8000ea0 <TIM_OC4Init+0xcc>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d10a      	bne.n	8000e74 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000e5e:	89fb      	ldrh	r3, [r7, #14]
 8000e60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e64:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	8a1b      	ldrh	r3, [r3, #16]
 8000e6a:	019b      	lsls	r3, r3, #6
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	89fb      	ldrh	r3, [r7, #14]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	89fa      	ldrh	r2, [r7, #14]
 8000e78:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	89ba      	ldrh	r2, [r7, #12]
 8000e7e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	897a      	ldrh	r2, [r7, #10]
 8000e8c:	841a      	strh	r2, [r3, #32]
}
 8000e8e:	bf00      	nop
 8000e90:	3714      	adds	r7, #20
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	40010000 	.word	0x40010000
 8000ea0:	40010400 	.word	0x40010400

08000ea4 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	8b1b      	ldrh	r3, [r3, #24]
 8000eb8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8000eba:	89fb      	ldrh	r3, [r7, #14]
 8000ebc:	f023 0308 	bic.w	r3, r3, #8
 8000ec0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000ec2:	89fa      	ldrh	r2, [r7, #14]
 8000ec4:	887b      	ldrh	r3, [r7, #2]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	89fa      	ldrh	r2, [r7, #14]
 8000ece:	831a      	strh	r2, [r3, #24]
}
 8000ed0:	bf00      	nop
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	8b1b      	ldrh	r3, [r3, #24]
 8000ef0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000ef2:	89fb      	ldrh	r3, [r7, #14]
 8000ef4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ef8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000efa:	887b      	ldrh	r3, [r7, #2]
 8000efc:	021b      	lsls	r3, r3, #8
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	89fb      	ldrh	r3, [r7, #14]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	89fa      	ldrh	r2, [r7, #14]
 8000f0a:	831a      	strh	r2, [r3, #24]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	460b      	mov	r3, r1
 8000f22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	8b9b      	ldrh	r3, [r3, #28]
 8000f2c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000f2e:	89fb      	ldrh	r3, [r7, #14]
 8000f30:	f023 0308 	bic.w	r3, r3, #8
 8000f34:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000f36:	89fa      	ldrh	r2, [r7, #14]
 8000f38:	887b      	ldrh	r3, [r7, #2]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	89fa      	ldrh	r2, [r7, #14]
 8000f42:	839a      	strh	r2, [r3, #28]
}
 8000f44:	bf00      	nop
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	8b9b      	ldrh	r3, [r3, #28]
 8000f64:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8000f66:	89fb      	ldrh	r3, [r7, #14]
 8000f68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f6c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	021b      	lsls	r3, r3, #8
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	89fb      	ldrh	r3, [r7, #14]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	89fa      	ldrh	r2, [r7, #14]
 8000f7e:	839a      	strh	r2, [r3, #28]
}
 8000f80:	bf00      	nop
 8000f82:	3714      	adds	r7, #20
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000f90:	4b38      	ldr	r3, [pc, #224]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b38      	ldr	r3, [pc, #224]	; (8001078 <Audio_MAL_IRQHandler+0xec>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4610      	mov	r0, r2
 8000f9c:	f7ff fb58 	bl	8000650 <DMA_GetFlagStatus>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d064      	beq.n	8001070 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000fa6:	4b35      	ldr	r3, [pc, #212]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d04c      	beq.n	8001048 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000fae:	bf00      	nop
 8000fb0:	4b30      	ldr	r3, [pc, #192]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fb33 	bl	8000620 <DMA_GetCmdStatus>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1f7      	bne.n	8000fb0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000fc0:	4b2c      	ldr	r3, [pc, #176]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b2c      	ldr	r3, [pc, #176]	; (8001078 <Audio_MAL_IRQHandler+0xec>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4610      	mov	r0, r2
 8000fcc:	f7ff fb7c 	bl	80006c8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000fd0:	4b2b      	ldr	r3, [pc, #172]	; (8001080 <Audio_MAL_IRQHandler+0xf4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <Audio_MAL_IRQHandler+0xf8>)
 8000fd8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000fda:	4b28      	ldr	r3, [pc, #160]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	bf28      	it	cs
 8000fe6:	4613      	movcs	r3, r2
 8000fe8:	4a26      	ldr	r2, [pc, #152]	; (8001084 <Audio_MAL_IRQHandler+0xf8>)
 8000fea:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000fec:	4b21      	ldr	r3, [pc, #132]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4924      	ldr	r1, [pc, #144]	; (8001084 <Audio_MAL_IRQHandler+0xf8>)
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff faa0 	bl	8000538 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff faf2 	bl	80005e8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001004:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <Audio_MAL_IRQHandler+0xf4>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b1c      	ldr	r3, [pc, #112]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001010:	d203      	bcs.n	800101a <Audio_MAL_IRQHandler+0x8e>
 8001012:	4b1a      	ldr	r3, [pc, #104]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	e000      	b.n	800101c <Audio_MAL_IRQHandler+0x90>
 800101a:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <Audio_MAL_IRQHandler+0xfc>)
 800101c:	4413      	add	r3, r2
 800101e:	4a18      	ldr	r2, [pc, #96]	; (8001080 <Audio_MAL_IRQHandler+0xf4>)
 8001020:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	4b15      	ldr	r3, [pc, #84]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800102e:	428b      	cmp	r3, r1
 8001030:	bf28      	it	cs
 8001032:	460b      	movcs	r3, r1
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	4a11      	ldr	r2, [pc, #68]	; (800107c <Audio_MAL_IRQHandler+0xf0>)
 8001038:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800103a:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2101      	movs	r1, #1
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fad1 	bl	80005e8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001046:	e013      	b.n	8001070 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001048:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff faca 	bl	80005e8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001054:	4b07      	ldr	r3, [pc, #28]	; (8001074 <Audio_MAL_IRQHandler+0xe8>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <Audio_MAL_IRQHandler+0xec>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	4610      	mov	r0, r2
 8001060:	f7ff fb32 	bl	80006c8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <Audio_MAL_IRQHandler+0xf4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f000 f9b2 	bl	80013d4 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000008 	.word	0x20000008
 8001078:	2000000c 	.word	0x2000000c
 800107c:	20000000 	.word	0x20000000
 8001080:	20000030 	.word	0x20000030
 8001084:	20000070 	.word	0x20000070
 8001088:	0001fffe 	.word	0x0001fffe

0800108c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001090:	f7ff ff7c 	bl	8000f8c <Audio_MAL_IRQHandler>
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}

08001098 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800109c:	f7ff ff76 	bl	8000f8c <Audio_MAL_IRQHandler>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80010a8:	2102      	movs	r1, #2
 80010aa:	480d      	ldr	r0, [pc, #52]	; (80010e0 <SPI3_IRQHandler+0x3c>)
 80010ac:	f7ff fc61 	bl	8000972 <SPI_I2S_GetFlagStatus>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d011      	beq.n	80010da <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80010b6:	4b0b      	ldr	r3, [pc, #44]	; (80010e4 <SPI3_IRQHandler+0x40>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d106      	bne.n	80010cc <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80010be:	f000 f994 	bl	80013ea <EVAL_AUDIO_GetSampleCallBack>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4619      	mov	r1, r3
 80010c6:	2004      	movs	r0, #4
 80010c8:	f7ff fa1a 	bl	8000500 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80010cc:	f000 f98d 	bl	80013ea <EVAL_AUDIO_GetSampleCallBack>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4619      	mov	r1, r3
 80010d4:	4802      	ldr	r0, [pc, #8]	; (80010e0 <SPI3_IRQHandler+0x3c>)
 80010d6:	f7ff fc3d 	bl	8000954 <SPI_I2S_SendData>
  }
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40003c00 	.word	0x40003c00
 80010e4:	20000004 	.word	0x20000004

080010e8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80010f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	da0b      	bge.n	8001114 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80010fc:	490d      	ldr	r1, [pc, #52]	; (8001134 <NVIC_SetPriority+0x4c>)
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	f003 030f 	and.w	r3, r3, #15
 8001104:	3b04      	subs	r3, #4
 8001106:	683a      	ldr	r2, [r7, #0]
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001112:	e009      	b.n	8001128 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001114:	4908      	ldr	r1, [pc, #32]	; (8001138 <NVIC_SetPriority+0x50>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	683a      	ldr	r2, [r7, #0]
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	0112      	lsls	r2, r2, #4
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	440b      	add	r3, r1
 8001124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000ed00 	.word	0xe000ed00
 8001138:	e000e100 	.word	0xe000e100

0800113c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800114a:	d301      	bcc.n	8001150 <SysTick_Config+0x14>
 800114c:	2301      	movs	r3, #1
 800114e:	e011      	b.n	8001174 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001150:	4a0a      	ldr	r2, [pc, #40]	; (800117c <SysTick_Config+0x40>)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001158:	3b01      	subs	r3, #1
 800115a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800115c:	210f      	movs	r1, #15
 800115e:	f04f 30ff 	mov.w	r0, #4294967295
 8001162:	f7ff ffc1 	bl	80010e8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001166:	4b05      	ldr	r3, [pc, #20]	; (800117c <SysTick_Config+0x40>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116c:	4b03      	ldr	r3, [pc, #12]	; (800117c <SysTick_Config+0x40>)
 800116e:	2207      	movs	r2, #7
 8001170:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	e000e010 	.word	0xe000e010

08001180 <main>:
TIM_OCInitTypeDef TIM_OC_InitStruct;
uint8_t adc_value;
uint32_t count;

int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	GPIO_Config();
 8001184:	f000 f8c4 	bl	8001310 <GPIO_Config>
	ADC_Config();
 8001188:	f000 f89c 	bl	80012c4 <ADC_Config>
	TIM_Config();
 800118c:	f000 f862 	bl	8001254 <TIM_Config>


  while (1)
  {
	  adc_value =  Read_ADC();
 8001190:	f000 f844 	bl	800121c <Read_ADC>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <main+0x90>)
 800119a:	701a      	strb	r2, [r3, #0]

	  TIM_OC_InitStruct.TIM_Pulse =  100;
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <main+0x94>)
 800119e:	2264      	movs	r2, #100	; 0x64
 80011a0:	609a      	str	r2, [r3, #8]
	  TIM_OC1Init(TIM4, &TIM_OC_InitStruct);
 80011a2:	491c      	ldr	r1, [pc, #112]	; (8001214 <main+0x94>)
 80011a4:	481c      	ldr	r0, [pc, #112]	; (8001218 <main+0x98>)
 80011a6:	f7ff fc8d 	bl	8000ac4 <TIM_OC1Init>
	  TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80011aa:	2108      	movs	r1, #8
 80011ac:	481a      	ldr	r0, [pc, #104]	; (8001218 <main+0x98>)
 80011ae:	f7ff fe79 	bl	8000ea4 <TIM_OC1PreloadConfig>
	  delay_ms(20);
 80011b2:	2014      	movs	r0, #20
 80011b4:	f000 f8fa 	bl	80013ac <delay_ms>
	  TIM_OC_InitStruct.TIM_Pulse = 75;
 80011b8:	4b16      	ldr	r3, [pc, #88]	; (8001214 <main+0x94>)
 80011ba:	224b      	movs	r2, #75	; 0x4b
 80011bc:	609a      	str	r2, [r3, #8]
	  TIM_OC2Init(TIM4, &TIM_OC_InitStruct);
 80011be:	4915      	ldr	r1, [pc, #84]	; (8001214 <main+0x94>)
 80011c0:	4815      	ldr	r0, [pc, #84]	; (8001218 <main+0x98>)
 80011c2:	f7ff fcf9 	bl	8000bb8 <TIM_OC2Init>
	  TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80011c6:	2108      	movs	r1, #8
 80011c8:	4813      	ldr	r0, [pc, #76]	; (8001218 <main+0x98>)
 80011ca:	f7ff fe87 	bl	8000edc <TIM_OC2PreloadConfig>
	  delay_ms(20);
 80011ce:	2014      	movs	r0, #20
 80011d0:	f000 f8ec 	bl	80013ac <delay_ms>
	  TIM_OC_InitStruct.TIM_Pulse = 50;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <main+0x94>)
 80011d6:	2232      	movs	r2, #50	; 0x32
 80011d8:	609a      	str	r2, [r3, #8]
	  TIM_OC3Init(TIM4, &TIM_OC_InitStruct);
 80011da:	490e      	ldr	r1, [pc, #56]	; (8001214 <main+0x94>)
 80011dc:	480e      	ldr	r0, [pc, #56]	; (8001218 <main+0x98>)
 80011de:	f7ff fd73 	bl	8000cc8 <TIM_OC3Init>
	  TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80011e2:	2108      	movs	r1, #8
 80011e4:	480c      	ldr	r0, [pc, #48]	; (8001218 <main+0x98>)
 80011e6:	f7ff fe97 	bl	8000f18 <TIM_OC3PreloadConfig>
	  delay_ms(20);
 80011ea:	2014      	movs	r0, #20
 80011ec:	f000 f8de 	bl	80013ac <delay_ms>
	  TIM_OC_InitStruct.TIM_Pulse = 25;
 80011f0:	4b08      	ldr	r3, [pc, #32]	; (8001214 <main+0x94>)
 80011f2:	2219      	movs	r2, #25
 80011f4:	609a      	str	r2, [r3, #8]
	  TIM_OC4Init(TIM4, &TIM_OC_InitStruct);
 80011f6:	4907      	ldr	r1, [pc, #28]	; (8001214 <main+0x94>)
 80011f8:	4807      	ldr	r0, [pc, #28]	; (8001218 <main+0x98>)
 80011fa:	f7ff fdeb 	bl	8000dd4 <TIM_OC4Init>
	  TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80011fe:	2108      	movs	r1, #8
 8001200:	4805      	ldr	r0, [pc, #20]	; (8001218 <main+0x98>)
 8001202:	f7ff fea5 	bl	8000f50 <TIM_OC4PreloadConfig>
	  delay_ms(20);
 8001206:	2014      	movs	r0, #20
 8001208:	f000 f8d0 	bl	80013ac <delay_ms>
	  adc_value =  Read_ADC();
 800120c:	e7c0      	b.n	8001190 <main+0x10>
 800120e:	bf00      	nop
 8001210:	200000bc 	.word	0x200000bc
 8001214:	200000e4 	.word	0x200000e4
 8001218:	40000800 	.word	0x40000800

0800121c <Read_ADC>:
  }
}

uint8_t Read_ADC(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_56Cycles);
 8001220:	2303      	movs	r3, #3
 8001222:	2201      	movs	r2, #1
 8001224:	2100      	movs	r1, #0
 8001226:	480a      	ldr	r0, [pc, #40]	; (8001250 <Read_ADC+0x34>)
 8001228:	f7ff f868 	bl	80002fc <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv(ADC1);
 800122c:	4808      	ldr	r0, [pc, #32]	; (8001250 <Read_ADC+0x34>)
 800122e:	f7ff f92f 	bl	8000490 <ADC_SoftwareStartConv>

	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8001232:	bf00      	nop
 8001234:	2102      	movs	r1, #2
 8001236:	4806      	ldr	r0, [pc, #24]	; (8001250 <Read_ADC+0x34>)
 8001238:	f7ff f947 	bl	80004ca <ADC_GetFlagStatus>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d0f8      	beq.n	8001234 <Read_ADC+0x18>

	return ADC_GetConversionValue(ADC1);
 8001242:	4803      	ldr	r0, [pc, #12]	; (8001250 <Read_ADC+0x34>)
 8001244:	f7ff f934 	bl	80004b0 <ADC_GetConversionValue>
 8001248:	4603      	mov	r3, r0
 800124a:	b2db      	uxtb	r3, r3
}
 800124c:	4618      	mov	r0, r3
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40012000 	.word	0x40012000

08001254 <TIM_Config>:

void TIM_Config(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001258:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <TIM_Config+0x5c>)
 800125a:	2200      	movs	r2, #0
 800125c:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 800125e:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <TIM_Config+0x5c>)
 8001260:	2200      	movs	r2, #0
 8001262:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInitStruct.TIM_Period = 99;
 8001264:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <TIM_Config+0x5c>)
 8001266:	2263      	movs	r2, #99	; 0x63
 8001268:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseInitStruct.TIM_Prescaler = 83;
 800126a:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <TIM_Config+0x5c>)
 800126c:	2253      	movs	r2, #83	; 0x53
 800126e:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 8001270:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <TIM_Config+0x5c>)
 8001272:	2200      	movs	r2, #0
 8001274:	729a      	strb	r2, [r3, #10]

	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseInitStruct);
 8001276:	490e      	ldr	r1, [pc, #56]	; (80012b0 <TIM_Config+0x5c>)
 8001278:	480e      	ldr	r0, [pc, #56]	; (80012b4 <TIM_Config+0x60>)
 800127a:	f7ff fb97 	bl	80009ac <TIM_TimeBaseInit>
	TIM_Cmd(TIM4, ENABLE);
 800127e:	2101      	movs	r1, #1
 8001280:	480c      	ldr	r0, [pc, #48]	; (80012b4 <TIM_Config+0x60>)
 8001282:	f7ff fbff 	bl	8000a84 <TIM_Cmd>

	TIM_OC_InitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8001286:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <TIM_Config+0x64>)
 8001288:	2260      	movs	r2, #96	; 0x60
 800128a:	801a      	strh	r2, [r3, #0]
	TIM_OC_InitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 800128c:	4b0a      	ldr	r3, [pc, #40]	; (80012b8 <TIM_Config+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	819a      	strh	r2, [r3, #12]
	TIM_OC_InitStruct.TIM_OutputState = ENABLE;
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <TIM_Config+0x64>)
 8001294:	2201      	movs	r2, #1
 8001296:	805a      	strh	r2, [r3, #2]

	SysTick_Config(SystemCoreClock / 1000);
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <TIM_Config+0x68>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a08      	ldr	r2, [pc, #32]	; (80012c0 <TIM_Config+0x6c>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	099b      	lsrs	r3, r3, #6
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff ff49 	bl	800113c <SysTick_Config>
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	200000f8 	.word	0x200000f8
 80012b4:	40000800 	.word	0x40000800
 80012b8:	200000e4 	.word	0x200000e4
 80012bc:	20000010 	.word	0x20000010
 80012c0:	10624dd3 	.word	0x10624dd3

080012c4 <ADC_Config>:

void ADC_Config(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80012c8:	2101      	movs	r1, #1
 80012ca:	f44f 7080 	mov.w	r0, #256	; 0x100
 80012ce:	f7ff fb21 	bl	8000914 <RCC_APB2PeriphClockCmd>

	ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
 80012d2:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <ADC_Config+0x40>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
	ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div4 ;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <ADC_Config+0x40>)
 80012da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012de:	605a      	str	r2, [r3, #4]

	ADC_CommonInit(&ADC_CommonInitStruct);
 80012e0:	4808      	ldr	r0, [pc, #32]	; (8001304 <ADC_Config+0x40>)
 80012e2:	f7fe ffc7 	bl	8000274 <ADC_CommonInit>

	ADC_InitStruct.ADC_Resolution = ADC_Resolution_8b;
 80012e6:	4b08      	ldr	r3, [pc, #32]	; (8001308 <ADC_Config+0x44>)
 80012e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012ec:	601a      	str	r2, [r3, #0]

	ADC_Init(ADC1, &ADC_InitStruct);
 80012ee:	4906      	ldr	r1, [pc, #24]	; (8001308 <ADC_Config+0x44>)
 80012f0:	4806      	ldr	r0, [pc, #24]	; (800130c <ADC_Config+0x48>)
 80012f2:	f7fe ff69 	bl	80001c8 <ADC_Init>
	ADC_Cmd(ADC1, ENABLE);
 80012f6:	2101      	movs	r1, #1
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <ADC_Config+0x48>)
 80012fa:	f7fe ffe3 	bl	80002c4 <ADC_Cmd>

}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200000ac 	.word	0x200000ac
 8001308:	200000c0 	.word	0x200000c0
 800130c:	40012000 	.word	0x40012000

08001310 <GPIO_Config>:

void GPIO_Config(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001314:	2101      	movs	r1, #1
 8001316:	2001      	movs	r0, #1
 8001318:	f7ff fadc 	bl	80008d4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800131c:	2101      	movs	r1, #1
 800131e:	2008      	movs	r0, #8
 8001320:	f7ff fad8 	bl	80008d4 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8001324:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <GPIO_Config+0x90>)
 8001326:	2203      	movs	r2, #3
 8001328:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 800132a:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <GPIO_Config+0x90>)
 800132c:	2201      	movs	r2, #1
 800132e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001330:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <GPIO_Config+0x90>)
 8001332:	2200      	movs	r2, #0
 8001334:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <GPIO_Config+0x90>)
 8001338:	2200      	movs	r2, #0
 800133a:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800133c:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <GPIO_Config+0x90>)
 800133e:	2203      	movs	r2, #3
 8001340:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001342:	4917      	ldr	r1, [pc, #92]	; (80013a0 <GPIO_Config+0x90>)
 8001344:	4817      	ldr	r0, [pc, #92]	; (80013a4 <GPIO_Config+0x94>)
 8001346:	f7ff f9ed 	bl	8000724 <GPIO_Init>

	GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 800134a:	2202      	movs	r2, #2
 800134c:	210c      	movs	r1, #12
 800134e:	4816      	ldr	r0, [pc, #88]	; (80013a8 <GPIO_Config+0x98>)
 8001350:	f7ff fa76 	bl	8000840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 8001354:	2202      	movs	r2, #2
 8001356:	210d      	movs	r1, #13
 8001358:	4813      	ldr	r0, [pc, #76]	; (80013a8 <GPIO_Config+0x98>)
 800135a:	f7ff fa71 	bl	8000840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 800135e:	2202      	movs	r2, #2
 8001360:	210e      	movs	r1, #14
 8001362:	4811      	ldr	r0, [pc, #68]	; (80013a8 <GPIO_Config+0x98>)
 8001364:	f7ff fa6c 	bl	8000840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001368:	2202      	movs	r2, #2
 800136a:	210f      	movs	r1, #15
 800136c:	480e      	ldr	r0, [pc, #56]	; (80013a8 <GPIO_Config+0x98>)
 800136e:	f7ff fa67 	bl	8000840 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <GPIO_Config+0x90>)
 8001374:	2202      	movs	r2, #2
 8001376:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <GPIO_Config+0x90>)
 800137a:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 800137e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001380:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <GPIO_Config+0x90>)
 8001382:	2200      	movs	r2, #0
 8001384:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001386:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <GPIO_Config+0x90>)
 8001388:	2200      	movs	r2, #0
 800138a:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <GPIO_Config+0x90>)
 800138e:	2203      	movs	r2, #3
 8001390:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001392:	4903      	ldr	r1, [pc, #12]	; (80013a0 <GPIO_Config+0x90>)
 8001394:	4804      	ldr	r0, [pc, #16]	; (80013a8 <GPIO_Config+0x98>)
 8001396:	f7ff f9c5 	bl	8000724 <GPIO_Init>

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200000d8 	.word	0x200000d8
 80013a4:	40020000 	.word	0x40020000
 80013a8:	40020c00 	.word	0x40020c00

080013ac <delay_ms>:

void delay_ms(uint32_t time)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	time = count;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <delay_ms+0x24>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	607b      	str	r3, [r7, #4]
	while(count);
 80013ba:	bf00      	nop
 80013bc:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <delay_ms+0x24>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1fb      	bne.n	80013bc <delay_ms+0x10>
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	200000e0 	.word	0x200000e0

080013d4 <EVAL_AUDIO_TransferComplete_CallBack>:

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80013de:	bf00      	nop
}
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <EVAL_AUDIO_GetSampleCallBack>:


uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80013ea:	b480      	push	{r7}
 80013ec:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80013ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001434 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001400:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001402:	e003      	b.n	800140c <LoopCopyDataInit>

08001404 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001404:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001406:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001408:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800140a:	3104      	adds	r1, #4

0800140c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800140c:	480b      	ldr	r0, [pc, #44]	; (800143c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800140e:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001410:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001412:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001414:	d3f6      	bcc.n	8001404 <CopyDataInit>
  ldr  r2, =_sbss
 8001416:	4a0b      	ldr	r2, [pc, #44]	; (8001444 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001418:	e002      	b.n	8001420 <LoopFillZerobss>

0800141a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800141a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800141c:	f842 3b04 	str.w	r3, [r2], #4

08001420 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001422:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001424:	d3f9      	bcc.n	800141a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001426:	f000 f84d 	bl	80014c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800142a:	f000 f8fd 	bl	8001628 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800142e:	f7ff fea7 	bl	8001180 <main>
  bx  lr    
 8001432:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001434:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001438:	08001690 	.word	0x08001690
  ldr  r0, =_sdata
 800143c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001440:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8001444:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8001448:	20000104 	.word	0x20000104

0800144c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800144c:	e7fe      	b.n	800144c <ADC_IRQHandler>

0800144e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001460:	e7fe      	b.n	8001460 <HardFault_Handler+0x4>

08001462 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001466:	e7fe      	b.n	8001466 <MemManage_Handler+0x4>

08001468 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800146c:	e7fe      	b.n	800146c <BusFault_Handler+0x4>

0800146e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001472:	e7fe      	b.n	8001472 <UsageFault_Handler+0x4>

08001474 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
	...

080014a0 <SysTick_Handler>:
  * @retval None
  */
extern uint32_t count;

void SysTick_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
	if(count > 0)
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <SysTick_Handler+0x20>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d004      	beq.n	80014b6 <SysTick_Handler+0x16>
	{
		count--;
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <SysTick_Handler+0x20>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	3b01      	subs	r3, #1
 80014b2:	4a03      	ldr	r2, [pc, #12]	; (80014c0 <SysTick_Handler+0x20>)
 80014b4:	6013      	str	r3, [r2, #0]
	}
/*  TimingDelay_Decrement(); */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	200000e0 	.word	0x200000e0

080014c4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014c8:	4a16      	ldr	r2, [pc, #88]	; (8001524 <SystemInit+0x60>)
 80014ca:	4b16      	ldr	r3, [pc, #88]	; (8001524 <SystemInit+0x60>)
 80014cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014d8:	4a13      	ldr	r2, [pc, #76]	; (8001528 <SystemInit+0x64>)
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <SystemInit+0x64>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <SystemInit+0x64>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014ea:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <SystemInit+0x64>)
 80014ec:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <SystemInit+0x64>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <SystemInit+0x64>)
 80014fc:	4a0b      	ldr	r2, [pc, #44]	; (800152c <SystemInit+0x68>)
 80014fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001500:	4a09      	ldr	r2, [pc, #36]	; (8001528 <SystemInit+0x64>)
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <SystemInit+0x64>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <SystemInit+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001512:	f000 f80d 	bl	8001530 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001516:	4b03      	ldr	r3, [pc, #12]	; (8001524 <SystemInit+0x60>)
 8001518:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800151c:	609a      	str	r2, [r3, #8]
#endif
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	e000ed00 	.word	0xe000ed00
 8001528:	40023800 	.word	0x40023800
 800152c:	24003010 	.word	0x24003010

08001530 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	2300      	movs	r3, #0
 800153c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800153e:	4a36      	ldr	r2, [pc, #216]	; (8001618 <SetSysClock+0xe8>)
 8001540:	4b35      	ldr	r3, [pc, #212]	; (8001618 <SetSysClock+0xe8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001548:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800154a:	4b33      	ldr	r3, [pc, #204]	; (8001618 <SetSysClock+0xe8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3301      	adds	r3, #1
 8001558:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d103      	bne.n	8001568 <SetSysClock+0x38>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001566:	d1f0      	bne.n	800154a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001568:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <SetSysClock+0xe8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001574:	2301      	movs	r3, #1
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	e001      	b.n	800157e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800157a:	2300      	movs	r3, #0
 800157c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d142      	bne.n	800160a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001584:	4a24      	ldr	r2, [pc, #144]	; (8001618 <SetSysClock+0xe8>)
 8001586:	4b24      	ldr	r3, [pc, #144]	; (8001618 <SetSysClock+0xe8>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001590:	4a22      	ldr	r2, [pc, #136]	; (800161c <SetSysClock+0xec>)
 8001592:	4b22      	ldr	r3, [pc, #136]	; (800161c <SetSysClock+0xec>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800159a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800159c:	4a1e      	ldr	r2, [pc, #120]	; (8001618 <SetSysClock+0xe8>)
 800159e:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <SetSysClock+0xe8>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80015a4:	4a1c      	ldr	r2, [pc, #112]	; (8001618 <SetSysClock+0xe8>)
 80015a6:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <SetSysClock+0xe8>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015ae:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80015b0:	4a19      	ldr	r2, [pc, #100]	; (8001618 <SetSysClock+0xe8>)
 80015b2:	4b19      	ldr	r3, [pc, #100]	; (8001618 <SetSysClock+0xe8>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80015ba:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <SetSysClock+0xe8>)
 80015be:	4a18      	ldr	r2, [pc, #96]	; (8001620 <SetSysClock+0xf0>)
 80015c0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80015c2:	4a15      	ldr	r2, [pc, #84]	; (8001618 <SetSysClock+0xe8>)
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <SetSysClock+0xe8>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015cc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80015ce:	bf00      	nop
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <SetSysClock+0xe8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f9      	beq.n	80015d0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80015dc:	4b11      	ldr	r3, [pc, #68]	; (8001624 <SetSysClock+0xf4>)
 80015de:	f240 6205 	movw	r2, #1541	; 0x605
 80015e2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80015e4:	4a0c      	ldr	r2, [pc, #48]	; (8001618 <SetSysClock+0xe8>)
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <SetSysClock+0xe8>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f023 0303 	bic.w	r3, r3, #3
 80015ee:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80015f0:	4a09      	ldr	r2, [pc, #36]	; (8001618 <SetSysClock+0xe8>)
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <SetSysClock+0xe8>)
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	f043 0302 	orr.w	r3, r3, #2
 80015fa:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80015fc:	bf00      	nop
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <SetSysClock+0xe8>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	2b08      	cmp	r3, #8
 8001608:	d1f9      	bne.n	80015fe <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	40023800 	.word	0x40023800
 800161c:	40007000 	.word	0x40007000
 8001620:	07405408 	.word	0x07405408
 8001624:	40023c00 	.word	0x40023c00

08001628 <__libc_init_array>:
 8001628:	b570      	push	{r4, r5, r6, lr}
 800162a:	4e0d      	ldr	r6, [pc, #52]	; (8001660 <__libc_init_array+0x38>)
 800162c:	4c0d      	ldr	r4, [pc, #52]	; (8001664 <__libc_init_array+0x3c>)
 800162e:	1ba4      	subs	r4, r4, r6
 8001630:	10a4      	asrs	r4, r4, #2
 8001632:	2500      	movs	r5, #0
 8001634:	42a5      	cmp	r5, r4
 8001636:	d109      	bne.n	800164c <__libc_init_array+0x24>
 8001638:	4e0b      	ldr	r6, [pc, #44]	; (8001668 <__libc_init_array+0x40>)
 800163a:	4c0c      	ldr	r4, [pc, #48]	; (800166c <__libc_init_array+0x44>)
 800163c:	f000 f818 	bl	8001670 <_init>
 8001640:	1ba4      	subs	r4, r4, r6
 8001642:	10a4      	asrs	r4, r4, #2
 8001644:	2500      	movs	r5, #0
 8001646:	42a5      	cmp	r5, r4
 8001648:	d105      	bne.n	8001656 <__libc_init_array+0x2e>
 800164a:	bd70      	pop	{r4, r5, r6, pc}
 800164c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001650:	4798      	blx	r3
 8001652:	3501      	adds	r5, #1
 8001654:	e7ee      	b.n	8001634 <__libc_init_array+0xc>
 8001656:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800165a:	4798      	blx	r3
 800165c:	3501      	adds	r5, #1
 800165e:	e7f2      	b.n	8001646 <__libc_init_array+0x1e>
 8001660:	08001688 	.word	0x08001688
 8001664:	08001688 	.word	0x08001688
 8001668:	08001688 	.word	0x08001688
 800166c:	0800168c 	.word	0x0800168c

08001670 <_init>:
 8001670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001672:	bf00      	nop
 8001674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001676:	bc08      	pop	{r3}
 8001678:	469e      	mov	lr, r3
 800167a:	4770      	bx	lr

0800167c <_fini>:
 800167c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800167e:	bf00      	nop
 8001680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001682:	bc08      	pop	{r3}
 8001684:	469e      	mov	lr, r3
 8001686:	4770      	bx	lr
