INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/ISDU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISDU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/SLC3_2.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/Instantiateram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instantiateram
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/Instantiateram.sv:150]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/Instantiateram.sv:222]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/Instantiateram.sv:240]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/Instantiateram.sv:258]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/Mem2IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem2IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/design_source/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/design_source/reg_17.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_r0
INFO: [VRFC 10-311] analyzing module sync_r1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/slc3_sramtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3_sramtop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/memory_contents.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/imports/srcs/slc3_testtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3_testtop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sources_1/new/mux_4_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sim_1/new/testbenchbless.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchbless
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.srcs/sim_1/new/testbenchreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cherr/ece385/ECE385_Lab5/ECE385_Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
