

1. Executing Verilog-2005 frontend: ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v
Parsing Verilog input from `../rtl/booth_radix8_multiplier_su_4_pipeline_144.v' to AST representation.
verilog frontend filename ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v
Generating RTLIL representation for module `\booth_core_4cycle'.
Generating RTLIL representation for module `\booth_radix8_multiplier_pipeline'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_pipeline
Used module:     \booth_core_4cycle

2.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_pipeline
Used module:     \booth_core_4cycle
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80 in module booth_radix8_multiplier_pipeline.
Marked 3 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73 in module booth_radix8_multiplier_pipeline.
Marked 2 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65 in module booth_radix8_multiplier_pipeline.
Marked 1 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62 in module booth_radix8_multiplier_pipeline.
Marked 2 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48 in module booth_core_4cycle.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
Found async reset \rst_n in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
Found async reset \rst_n in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
Found async reset \rst_n in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~12 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
     1/7: $0\product[31:0] [31:8]
     2/7: $0\product[31:0] [7:0]
     3/7: $0\done[0:0]
     4/7: $0\pipe_p0_low[7:0]
     5/7: $0\pipe_base[23:0]
     6/7: $0\pipe_sum_p1_p2[17:0]
     7/7: $0\pipe_valid[0:0]
Creating decoders for process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
     1/3: $0\active_sign_mode[1:0]
     2/3: $0\core_active[0:0]
     3/3: $0\core_timer[2:0]
Creating decoders for process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
     1/4: $0\buf_valid[0:0]
     2/4: $0\buf_sign_mode[1:0]
     3/4: $0\buf_mult[15:0]
     4/4: $0\buf_mcand[15:0]
Creating decoders for process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
     1/4: $0\r_start_in[0:0]
     2/4: $0\r_sign_mode_in[1:0]
     3/4: $0\r_mult_in[15:0]
     4/4: $0\r_mcand_in[15:0]
Creating decoders for process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
     1/5: $0\mcand_ext_reg[10:0]
     2/5: $0\m_3x_reg[10:0]
     3/5: $0\active[0:0]
     4/5: $0\cycle_cnt[2:0]
     5/5: $0\prod_reg[20:0]
Creating decoders for process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:54$35'.
Creating decoders for process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:41$5'.

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\booth_core_4cycle.\mag_sel' from process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:54$35'.
No latch inferred for signal `\booth_core_4cycle.\sel_1x' from process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:41$5'.
No latch inferred for signal `\booth_core_4cycle.\sel_2x' from process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:41$5'.
No latch inferred for signal `\booth_core_4cycle.\sel_3x' from process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:41$5'.
No latch inferred for signal `\booth_core_4cycle.\sel_4x' from process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:41$5'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\booth_radix8_multiplier_pipeline.\product' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
  created $adff cell `$procdff$179' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\done' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
  created $adff cell `$procdff$184' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\pipe_sum_p1_p2' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
  created $adff cell `$procdff$189' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\pipe_base' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
  created $adff cell `$procdff$194' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\pipe_p0_low' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
  created $adff cell `$procdff$199' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\pipe_valid' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
  created $adff cell `$procdff$204' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\core_timer' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
  created $adff cell `$procdff$209' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\core_active' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
  created $adff cell `$procdff$214' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\active_sign_mode' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
  created $adff cell `$procdff$219' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\buf_mcand' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
  created $adff cell `$procdff$224' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\buf_mult' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
  created $adff cell `$procdff$229' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\buf_sign_mode' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
  created $adff cell `$procdff$234' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\buf_valid' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
  created $adff cell `$procdff$239' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\r_start_in' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
  created $adff cell `$procdff$244' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\r_mcand_in' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
  created $adff cell `$procdff$249' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\r_mult_in' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
  created $adff cell `$procdff$254' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_pipeline.\r_sign_mode_in' using process `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
  created $adff cell `$procdff$259' with positive edge clock and positive level reset.
Creating register for signal `\booth_core_4cycle.\prod_reg' using process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `\booth_core_4cycle.\cycle_cnt' using process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `\booth_core_4cycle.\active' using process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `\booth_core_4cycle.\m_3x_reg' using process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `\booth_core_4cycle.\mcand_ext_reg' using process `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
  created $dff cell `$procdff$264' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
Removing empty process `booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:189$80'.
Found and cleaned up 3 empty switches in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
Removing empty process `booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:153$73'.
Found and cleaned up 3 empty switches in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
Removing empty process `booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:126$65'.
Found and cleaned up 1 empty switch in `\booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
Removing empty process `booth_radix8_multiplier_pipeline.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:99$62'.
Found and cleaned up 3 empty switches in `\booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
Removing empty process `booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:65$48'.
Removing empty process `booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:54$35'.
Removing empty process `booth_core_4cycle.$proc$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:41$5'.
Cleaned up 12 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~34 debug messages>
Optimizing module booth_core_4cycle.
<suppressed ~3 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~4 debug messages>
Optimizing module booth_core_4cycle.
<suppressed ~28 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
<suppressed ~60 debug messages>
Finding identical cells in module `\booth_core_4cycle'.
<suppressed ~3 debug messages>
Removed a total of 21 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$107: \core_active -> 1'0
      Replacing known input bits on port A of cell $procmux$105: \core_active -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_core_4cycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$157: \active -> 1'0
      Replacing known input bits on port A of cell $procmux$155: \active -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
  Optimizing cells in module \booth_core_4cycle.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Finding identical cells in module `\booth_core_4cycle'.
Removed a total of 0 cells.

4.6. Executing OPT_SHARE pass.

4.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$239 ($adff) from module booth_radix8_multiplier_pipeline (D = $procmux$125_Y, Q = \buf_valid).
Adding EN signal on $procdff$199 ($adff) from module booth_radix8_multiplier_pipeline (D = \w_p0 [7:0], Q = \pipe_p0_low).
Adding EN signal on $procdff$249 ($adff) from module booth_radix8_multiplier_pipeline (D = \multiplicand, Q = \r_mcand_in).
Adding EN signal on $procdff$224 ($adff) from module booth_radix8_multiplier_pipeline (D = \r_mcand_in, Q = \buf_mcand).
Adding EN signal on $procdff$229 ($adff) from module booth_radix8_multiplier_pipeline (D = \r_mult_in, Q = \buf_mult).
Adding EN signal on $procdff$219 ($adff) from module booth_radix8_multiplier_pipeline (D = \buf_sign_mode, Q = \active_sign_mode).
Adding EN signal on $procdff$179 ($adff) from module booth_radix8_multiplier_pipeline (D = $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:206$82_Y, Q = \product [31:8]).
Adding EN signal on $procdff$179 ($adff) from module booth_radix8_multiplier_pipeline (D = \pipe_p0_low, Q = \product [7:0]).
Adding EN signal on $procdff$254 ($adff) from module booth_radix8_multiplier_pipeline (D = \multiplier, Q = \r_mult_in).
Adding EN signal on $procdff$234 ($adff) from module booth_radix8_multiplier_pipeline (D = \r_sign_mode_in, Q = \buf_sign_mode).
Adding EN signal on $procdff$209 ($adff) from module booth_radix8_multiplier_pipeline (D = $procmux$118_Y, Q = \core_timer).
Adding EN signal on $procdff$189 ($adff) from module booth_radix8_multiplier_pipeline (D = $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79_Y, Q = \pipe_sum_p1_p2).
Adding EN signal on $procdff$259 ($adff) from module booth_radix8_multiplier_pipeline (D = \sign_mode, Q = \r_sign_mode_in).
Adding EN signal on $procdff$194 ($adff) from module booth_radix8_multiplier_pipeline (D = { \w_p3 \w_p0 [15:8] }, Q = \pipe_base).
Adding EN signal on $procdff$264 ($dff) from module booth_core_4cycle (D = { $and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:25$1_Y $and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:25$1_Y $and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:25$1_Y \multiplicand }, Q = \mcand_ext_reg).
Adding EN signal on $procdff$263 ($dff) from module booth_core_4cycle (D = $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3_Y, Q = \m_3x_reg).
Adding SRST signal on $procdff$261 ($dff) from module booth_core_4cycle (D = $procmux$165_Y, Q = \cycle_cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$309 ($sdff) from module booth_core_4cycle (D = $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50_Y [2:0], Q = \cycle_cnt).
Adding SRST signal on $procdff$260 ($dff) from module booth_core_4cycle (D = { $procmux$170_Y [20:10] $procmux$170_Y [0] }, Q = { \prod_reg [20:10] \prod_reg [0] }, rval = 12'000000000000).
Adding EN signal on $procdff$260 ($dff) from module booth_core_4cycle (D = $procmux$173_Y [9:1], Q = \prod_reg [9:1]).
Adding EN signal on $auto$ff.cc:337:slice$315 ($sdff) from module booth_core_4cycle (D = { $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45_Y [10] $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45_Y [10] $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45_Y [10] $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45_Y [10:3] \prod_reg [3] }, Q = { \prod_reg [20:10] \prod_reg [0] }).

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Finding unused cells or wires in module \booth_core_4cycle..
Removed 22 unused cells and 165 unused wires.
<suppressed ~24 debug messages>

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_core_4cycle.
<suppressed ~3 debug messages>
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~7 debug messages>

4.10. Rerunning OPT passes. (Maybe there is more to do..)

4.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_core_4cycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_core_4cycle.
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

4.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_core_4cycle'.
<suppressed ~3 debug messages>
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
<suppressed ~6 debug messages>
Removed a total of 3 cells.

4.14. Executing OPT_SHARE pass.

4.15. Executing OPT_DFF pass (perform DFF optimizations).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_core_4cycle..
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

4.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_core_4cycle.
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~1 debug messages>

4.18. Rerunning OPT passes. (Maybe there is more to do..)

4.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_core_4cycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_core_4cycle.
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

4.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_core_4cycle'.
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

4.22. Executing OPT_SHARE pass.

4.23. Executing OPT_DFF pass (perform DFF optimizations).

4.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_core_4cycle..
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_core_4cycle.
Optimizing module booth_radix8_multiplier_pipeline.

4.26. Finished fast OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_core_4cycle..
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing FSM_OPT pass (simple optimizations of FSMs).

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_core_4cycle..
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_core_4cycle..
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_core_4cycle.
Optimizing module booth_radix8_multiplier_pipeline.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_core_4cycle'.
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_core_4cycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_core_4cycle.
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_core_4cycle'.
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

8.6. Executing OPT_SHARE pass.

8.7. Executing OPT_DFF pass (perform DFF optimizations).

8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_core_4cycle..
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

8.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_core_4cycle.
Optimizing module booth_radix8_multiplier_pipeline.

8.10. Finished fast OPT passes. (There is nothing left to do.)

9. Executing FLATTEN pass (flatten design).
Deleting now unused module booth_core_4cycle.
<suppressed ~4 debug messages>

10. Executing SYNTH_ICE40 pass.

10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/cells_sim.v
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_pipeline

10.2.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_pipeline
Removed 0 unused modules.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).

10.3.5. Executing PROC_ARST pass (detect async resets in processes).

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~4 debug messages>

10.4. Executing FLATTEN pass (flatten design).

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 3 unused cells and 3 unused wires.
<suppressed ~6 debug messages>

10.9. Executing CHECK pass (checking for obvious problems).
Checking module booth_radix8_multiplier_pipeline...
Found and reported 0 problems.

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

10.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $flatten\u0.$auto$ff.cc:337:slice$307 ($dffe) from module booth_radix8_multiplier_pipeline.
Setting constant 0-bit at position 9 on $flatten\u0.$auto$ff.cc:337:slice$307 ($dffe) from module booth_radix8_multiplier_pipeline.
Setting constant 0-bit at position 10 on $flatten\u0.$auto$ff.cc:337:slice$307 ($dffe) from module booth_radix8_multiplier_pipeline.

10.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.10.16. Finished fast OPT passes. (There is nothing left to do.)

10.11. Executing FSM pass (extract and optimize FSM).

10.11.1. Executing FSM_DETECT pass (finding FSMs in design).

10.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u1.$auto$ff.cc:337:slice$317 ($dffe) from module booth_radix8_multiplier_pipeline (D = $flatten\u1.$procmux$170_Y [9], Q = \u1.prod_reg [9], rval = 1'0).
Adding SRST signal on $flatten\u0.$auto$ff.cc:337:slice$317 ($dffe) from module booth_radix8_multiplier_pipeline (D = $flatten\u0.$procmux$170_Y [9], Q = \u0.prod_reg [9], rval = 1'0).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.12.16. Finished fast OPT passes. (There is nothing left to do.)

10.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 29 bits (of 32) from port Y of cell booth_radix8_multiplier_pipeline.$flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
Removed top 1 bits (of 3) from port B of cell booth_radix8_multiplier_pipeline.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:164$75 ($eq).
Removed top 31 bits (of 32) from port B of cell booth_radix8_multiplier_pipeline.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:165$76 ($add).
Removed top 29 bits (of 32) from port Y of cell booth_radix8_multiplier_pipeline.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:165$76 ($add).
Converting cell booth_radix8_multiplier_pipeline.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79 ($add) from unsigned to signed.
Removed top 1 bits (of 18) from port A of cell booth_radix8_multiplier_pipeline.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79 ($add).
Removed top 1 bits (of 18) from port B of cell booth_radix8_multiplier_pipeline.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79 ($add).
Removed top 11 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u3.$procmux$173 ($mux).
Removed top 11 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u3.$procmux$170 ($mux).
Removed top 1 bits (of 3) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:74$49 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:45$27 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$14 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$13 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$7 ($eq).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$6 ($eq).
Removed top 3 bits (of 12) from FF cell booth_radix8_multiplier_pipeline.$flatten\u3.$auto$ff.cc:337:slice$320 ($sdffe).
Removed top 31 bits (of 32) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 29 bits (of 32) from port Y of cell booth_radix8_multiplier_pipeline.$flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
Removed top 3 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:55$36 ($and).
Removed top 3 bits (of 12) from FF cell booth_radix8_multiplier_pipeline.$flatten\u2.$auto$ff.cc:337:slice$320 ($sdffe).
Removed top 2 bits (of 10) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$auto$opt_expr.cc:276:group_cell_inputs$266 ($and).
Removed top 1 bits (of 9) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$auto$opt_expr.cc:276:group_cell_inputs$270 ($and).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$6 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$7 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$13 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$14 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:45$27 ($eq).
Removed top 1 bits (of 3) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:74$49 ($eq).
Removed top 11 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u2.$procmux$173 ($mux).
Converting cell booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add) from unsigned to signed.
Removed top 2 bits (of 10) from port A of cell booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Removed top 1 bits (of 10) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
Removed top 31 bits (of 32) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 29 bits (of 32) from port Y of cell booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 2 bits (of 11) from FF cell booth_radix8_multiplier_pipeline.$flatten\u1.$auto$ff.cc:337:slice$307 ($dffe).
Removed top 3 bits (of 12) from FF cell booth_radix8_multiplier_pipeline.$flatten\u1.$auto$ff.cc:337:slice$320 ($sdffe).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$6 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$7 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$13 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$14 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:45$27 ($eq).
Removed top 1 bits (of 3) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u1.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:74$49 ($eq).
Removed top 12 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u1.$procmux$173 ($mux).
Removed top 2 bits (of 10) from port A of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Removed top 1 bits (of 10) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Converting cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Removed top 1 bits (of 9) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Removed top 1 bits (of 10) from port Y of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
Removed top 31 bits (of 32) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 29 bits (of 32) from port Y of cell booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
Removed top 3 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:55$36 ($and).
Removed top 1 bits (of 11) from FF cell booth_radix8_multiplier_pipeline.$flatten\u0.$auto$ff.cc:337:slice$308 ($dffe).
Removed top 3 bits (of 12) from FF cell booth_radix8_multiplier_pipeline.$flatten\u0.$auto$ff.cc:337:slice$320 ($sdffe).
Removed top 2 bits (of 10) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$auto$opt_expr.cc:276:group_cell_inputs$266 ($and).
Removed top 1 bits (of 9) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$auto$opt_expr.cc:276:group_cell_inputs$270 ($and).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$6 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:42$7 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$13 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:43$14 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:44$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:45$27 ($eq).
Removed top 1 bits (of 3) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$eq$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:74$49 ($eq).
Removed top 12 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u0.$procmux$173 ($mux).
Removed top 1 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u2.$and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:56$39 ($and).
Removed top 11 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u2.$procmux$170 ($mux).
Removed top 11 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u1.$procmux$170 ($mux).
Removed top 1 bits (of 11) from port B of cell booth_radix8_multiplier_pipeline.$flatten\u0.$and$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:56$39 ($and).
Removed top 11 bits (of 21) from mux cell booth_radix8_multiplier_pipeline.$flatten\u0.$procmux$170 ($mux).
Removed top 29 bits (of 32) from wire booth_radix8_multiplier_pipeline.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:165$76_Y.
Removed top 12 bits (of 21) from wire booth_radix8_multiplier_pipeline.$flatten\u0.$0\prod_reg[20:0].
Removed top 29 bits (of 32) from wire booth_radix8_multiplier_pipeline.$flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50_Y.
Removed top 11 bits (of 21) from wire booth_radix8_multiplier_pipeline.$flatten\u0.$procmux$170_Y.
Removed top 12 bits (of 21) from wire booth_radix8_multiplier_pipeline.$flatten\u1.$0\prod_reg[20:0].
Removed top 29 bits (of 32) from wire booth_radix8_multiplier_pipeline.$flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50_Y.
Removed top 11 bits (of 21) from wire booth_radix8_multiplier_pipeline.$flatten\u1.$procmux$170_Y.
Removed top 11 bits (of 21) from wire booth_radix8_multiplier_pipeline.$flatten\u2.$0\prod_reg[20:0].
Removed top 1 bits (of 11) from wire booth_radix8_multiplier_pipeline.$flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44_Y.
Removed top 12 bits (of 21) from wire booth_radix8_multiplier_pipeline.$flatten\u3.$0\prod_reg[20:0].
Removed top 29 bits (of 32) from wire booth_radix8_multiplier_pipeline.$flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50_Y.
Removed top 9 bits (of 11) from wire booth_radix8_multiplier_pipeline.$flatten\u3.$or$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:55$40_Y.

10.14. Executing PEEPOPT pass (run peephole optimizers).

10.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

10.16. Executing SHARE pass (SAT-based resource sharing).

10.17. Executing TECHMAP pass (map to technology primitives).

10.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

10.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module booth_radix8_multiplier_pipeline:
  creating $macc model for $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:165$76 ($add).
  creating $macc model for $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79 ($add).
  creating $macc model for $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:206$82 ($add).
  creating $macc model for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
  creating $macc model for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 ($add).
  creating $macc model for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
  creating $macc model for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
  creating $macc model for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3 ($add).
  creating $macc model for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 ($add).
  creating $macc model for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
  creating $macc model for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
  creating $macc model for $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 ($add).
  creating $macc model for $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
  creating $macc model for $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
  creating $macc model for $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 ($add).
  creating $macc model for $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45 ($add).
  creating $macc model for $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50 ($add).
  merging $macc model for $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 into $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  merging $macc model for $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 into $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  merging $macc model for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 into $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  merging $macc model for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$44 into $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  creating $alu model for $macc $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  creating $alu model for $macc $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50.
  creating $alu model for $macc $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50.
  creating $alu model for $macc $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  creating $alu model for $macc $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  creating $alu model for $macc $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3.
  creating $alu model for $macc $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50.
  creating $alu model for $macc $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45.
  creating $alu model for $macc $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50.
  creating $alu model for $macc $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3.
  creating $alu model for $macc $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:206$82.
  creating $alu model for $macc $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79.
  creating $alu model for $macc $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:165$76.
  creating $alu cell for $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:165$76: $auto$alumacc.cc:512:replace_alu$719
  creating $alu cell for $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:187$79: $auto$alumacc.cc:512:replace_alu$722
  creating $alu cell for $add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:206$82: $auto$alumacc.cc:512:replace_alu$725
  creating $alu cell for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3: $auto$alumacc.cc:512:replace_alu$728
  creating $alu cell for $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50: $auto$alumacc.cc:512:replace_alu$731
  creating $alu cell for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45: $auto$alumacc.cc:512:replace_alu$734
  creating $alu cell for $flatten\u0.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50: $auto$alumacc.cc:512:replace_alu$737
  creating $alu cell for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:27$3: $auto$alumacc.cc:512:replace_alu$740
  creating $alu cell for $flatten\u3.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45: $auto$alumacc.cc:512:replace_alu$743
  creating $alu cell for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45: $auto$alumacc.cc:512:replace_alu$746
  creating $alu cell for $flatten\u1.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50: $auto$alumacc.cc:512:replace_alu$749
  creating $alu cell for $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:75$50: $auto$alumacc.cc:512:replace_alu$752
  creating $alu cell for $flatten\u2.$add$../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60$45: $auto$alumacc.cc:512:replace_alu$755
  created 13 $alu and 0 $macc cells.

10.21. Executing OPT pass (performing simple optimizations).

10.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

10.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.21.6. Executing OPT_DFF pass (perform DFF optimizations).

10.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

10.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.21.9. Rerunning OPT passes. (Maybe there is more to do..)

10.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

10.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.21.13. Executing OPT_DFF pass (perform DFF optimizations).

10.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.21.16. Finished fast OPT passes. (There is nothing left to do.)

10.22. Executing MEMORY pass.

10.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

10.25. Executing TECHMAP pass (map to technology primitives).

10.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/brams_map.v
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

10.25.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/spram_map.v
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

10.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.26. Executing ICE40_BRAMINIT pass.

10.27. Executing OPT pass (performing simple optimizations).

10.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~146 debug messages>

10.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.27.3. Executing OPT_DFF pass (perform DFF optimizations).

10.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

10.27.5. Finished fast OPT passes.

10.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.29. Executing OPT pass (performing simple optimizations).

10.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

10.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.29.6. Executing OPT_DFF pass (perform DFF optimizations).

10.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.29.9. Finished fast OPT passes. (There is nothing left to do.)

10.30. Executing ICE40_WRAPCARRY pass (wrap carries).

10.31. Executing TECHMAP pass (map to technology primitives).

10.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

10.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/arith_map.v
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

10.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$2ee99f7d34604d49220c508e2a022c99f49ec060\_80_ice40_alu for cells of type $alu.
Using template $paramod$4036cc4bf4f6a71988372ada8c45973510ae050c\_80_ice40_alu for cells of type $alu.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_80_ice40_alu for cells of type $alu.
Using template $paramod$5e21cfa2ff6d644e10a0fc1dcdb22e5eb183bcd3\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~504 debug messages>

10.32. Executing OPT pass (performing simple optimizations).

10.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~387 debug messages>

10.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
<suppressed ~648 debug messages>
Removed a total of 216 cells.

10.32.3. Executing OPT_DFF pass (perform DFF optimizations).

10.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 202 unused cells and 497 unused wires.
<suppressed ~203 debug messages>

10.32.5. Finished fast OPT passes.

10.33. Executing ICE40_OPT pass (performing simple optimizations).

10.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$719.slice[0].carry: CO=\core_timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$728.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$731.slice[0].carry: CO=\u3.cycle_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$737.slice[0].carry: CO=\u0.cycle_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$749.slice[0].carry: CO=\u1.cycle_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$752.slice[0].carry: CO=\u2.cycle_cnt [0]

10.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~36 debug messages>

10.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.33.4. Executing OPT_DFF pass (perform DFF optimizations).

10.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

10.33.6. Rerunning OPT passes. (Removed registers in this run.)

10.33.7. Running ICE40 specific optimizations.

10.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.33.10. Executing OPT_DFF pass (perform DFF optimizations).

10.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.33.12. Finished OPT passes. (There is nothing left to do.)

10.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.35. Executing TECHMAP pass (map to technology primitives).

10.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

10.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~306 debug messages>

10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$728.slice[8].carry ($lut).
Mapping booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$731.slice[0].carry ($lut).
Mapping booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$737.slice[0].carry ($lut).
Mapping booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$749.slice[0].carry ($lut).
Mapping booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$752.slice[0].carry ($lut).
Mapping booth_radix8_multiplier_pipeline.$auto$alumacc.cc:512:replace_alu$719.slice[0].carry ($lut).

10.38. Executing ICE40_OPT pass (performing simple optimizations).

10.38.1. Running ICE40 specific optimizations.

10.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~85 debug messages>

10.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
<suppressed ~636 debug messages>
Removed a total of 212 cells.

10.38.4. Executing OPT_DFF pass (perform DFF optimizations).

10.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 0 unused cells and 1853 unused wires.
<suppressed ~1 debug messages>

10.38.6. Rerunning OPT passes. (Removed registers in this run.)

10.38.7. Running ICE40 specific optimizations.

10.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.38.10. Executing OPT_DFF pass (perform DFF optimizations).

10.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.38.12. Finished OPT passes. (There is nothing left to do.)

10.39. Executing TECHMAP pass (map to technology primitives).

10.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

10.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.40. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/abc9_model.v
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

10.41. Executing ABC9 pass.

10.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.3. Executing PROC pass (convert processes to netlists).

10.41.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.41.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$512 in module SB_DFFER.
Removed a total of 0 dead cases.

10.41.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

10.41.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$515'.
  Set init value: \Q = 1'0

10.41.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$512'.

10.41.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

10.41.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$515'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$512'.
     1/1: $0\Q[0:0]

10.41.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.41.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$512'.
  created $adff cell `$procdff$4084' with positive edge clock and positive level reset.

10.41.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.41.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$515'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$512'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$512'.
Cleaned up 1 empty switch.

10.41.4. Executing PROC pass (convert processes to netlists).

10.41.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.41.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$496 in module SB_DFFR.
Removed a total of 0 dead cases.

10.41.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

10.41.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$498'.
  Set init value: \Q = 1'0

10.41.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$496'.

10.41.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.41.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$498'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$496'.
     1/1: $0\Q[0:0]

10.41.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.41.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$496'.
  created $adff cell `$procdff$4087' with positive edge clock and positive level reset.

10.41.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.41.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$498'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$496'.
Cleaned up 0 empty switches.

10.41.5. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module booth_radix8_multiplier_pipeline.
Found 0 SCCs.

10.41.6. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.7. Executing TECHMAP pass (map to technology primitives).

10.41.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

10.41.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~132 debug messages>

10.41.8. Executing OPT pass (performing simple optimizations).

10.41.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

10.41.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

10.41.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.41.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
Performed a total of 0 changes.

10.41.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

10.41.8.6. Executing OPT_DFF pass (perform DFF optimizations).

10.41.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..

10.41.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

10.41.8.9. Finished fast OPT passes. (There is nothing left to do.)

10.41.9. Executing TECHMAP pass (map to technology primitives).

10.41.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

10.41.9.2. Continuing TECHMAP pass.
Using template SB_DFFR for cells of type SB_DFFR.
Using template SB_DFFER for cells of type SB_DFFER.
No more expansions possible.
<suppressed ~164 debug messages>

10.41.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

10.41.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~176 debug messages>

10.41.12. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.41.14. Executing TECHMAP pass (map to technology primitives).

10.41.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

10.41.14.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~153 debug messages>

10.41.15. Executing OPT pass (performing simple optimizations).

10.41.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.
<suppressed ~4 debug messages>

10.41.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

10.41.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.41.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.41.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.41.15.6. Executing OPT_DFF pass (perform DFF optimizations).

10.41.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

10.41.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.41.15.9. Rerunning OPT passes. (Maybe there is more to do..)

10.41.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.41.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_pipeline.
Performed a total of 0 changes.

10.41.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_pipeline'.
Removed a total of 0 cells.

10.41.15.13. Executing OPT_DFF pass (perform DFF optimizations).

10.41.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_pipeline..

10.41.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_pipeline.

10.41.15.16. Finished fast OPT passes. (There is nothing left to do.)

10.41.16. Executing AIGMAP pass (map logic to AIG).
Module booth_radix8_multiplier_pipeline: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       5 $_MUX_
       2 $_OR_
  not replaced 3 cell types:
       2 $_AND_
       1 $_NOT_
       8 $specify2

10.41.17. Executing AIGMAP pass (map logic to AIG).
Module booth_radix8_multiplier_pipeline: replaced 339 cells with 1593 new cells, skipped 993 cells.
  replaced 3 cell types:
      37 $_MUX_
     260 $_OR_
      42 $_XOR_
  not replaced 12 cell types:
     170 $_AND_
      91 $_NOT_
       4 SB_DFF
      70 SB_DFFE
       4 SB_DFFR
      50 SB_DFFESR
     156 SB_DFFER
      50 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     124 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
       4 SB_DFFR_$abc9_byp
     156 SB_DFFER_$abc9_byp
     114 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

10.41.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.17.3. Executing XAIGER backend.
<suppressed ~295 debug messages>
Extracted 667 AND gates and 2878 wires from module `booth_radix8_multiplier_pipeline' to a netlist network with 321 inputs and 346 outputs.

10.41.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

10.41.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    321/    346  and =     639  lev =   11 (0.70)  mem = 0.04 MB  box = 448  bb = 334
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 17 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    321/    346  and =     731  lev =    8 (0.61)  mem = 0.04 MB  ch =   65  box = 447  bb = 334
ABC: cst =       0  cls =     65  lit =      65  unused =    1482  proof =     0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 17 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =     731.  Ch =    65.  Total mem =    0.44 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 3946.00.  Ar =     230.0.  Edge =      841.  Cut =     6421.  T =     0.00 sec
ABC: P:  Del = 3946.00.  Ar =     224.0.  Edge =      820.  Cut =     5663.  T =     0.00 sec
ABC: P:  Del = 3946.00.  Ar =     219.0.  Edge =      719.  Cut =     6167.  T =     0.00 sec
ABC: F:  Del = 3946.00.  Ar =     191.0.  Edge =      655.  Cut =     4179.  T =     0.00 sec
ABC: A:  Del = 3946.00.  Ar =     189.0.  Edge =      647.  Cut =     4205.  T =     0.00 sec
ABC: A:  Del = 3946.00.  Ar =     189.0.  Edge =      647.  Cut =     4207.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    321/    346  and =     650  lev =    8 (0.61)  mem = 0.04 MB  box = 447  bb = 334
ABC: Mapping (K=4)  :  lut =    189  edge =     647  lev =    4 (0.28)  levB =   25  mem = 0.02 MB
ABC: LUT = 189 : 2=24 12.7 %  3=61 32.3 %  4=104 55.0 %  Ave = 3.42
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 17 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.10 seconds, total: 0.10 seconds

10.41.17.6. Executing AIGER frontend.
<suppressed ~1347 debug messages>
Removed 919 unused cells and 3200 unused wires.

10.41.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      194
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:        4
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:      156
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      113
ABC RESULTS:           input signals:      184
ABC RESULTS:          output signals:      204
Removing temp directory.

10.41.18. Executing TECHMAP pass (map to technology primitives).

10.41.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

10.41.18.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
No more expansions possible.
<suppressed ~281 debug messages>

10.42. Executing ICE40_WRAPCARRY pass (wrap carries).

10.43. Executing TECHMAP pass (map to technology primitives).

10.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

10.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 81 unused cells and 5548 unused wires.

10.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      307
  1-LUT                5
  2-LUT               29
  3-LUT              169
  4-LUT              104
  with \SB_CARRY    (#0)  101
  with \SB_CARRY    (#1)  100

Eliminating LUTs.
Number of LUTs:      307
  1-LUT                5
  2-LUT               29
  3-LUT              169
  4-LUT              104
  with \SB_CARRY    (#0)  101
  with \SB_CARRY    (#1)  100

Combining LUTs.
Number of LUTs:      305
  1-LUT                5
  2-LUT               26
  3-LUT              169
  4-LUT              105
  with \SB_CARRY    (#0)  101
  with \SB_CARRY    (#1)  100

Eliminated 0 LUTs.
Combined 2 LUTs.
<suppressed ~1666 debug messages>

10.45. Executing TECHMAP pass (map to technology primitives).

10.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/cells_map.v
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod$6f36f9d5871face0df32a42cfb901548ec3027d1\$lut for cells of type $lut.
Using template $paramod$243fb93e736df5581df7bafa378886f2bdf5bea9\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$4bfd45f02ed7fecec5d39674ef87475cddf8f14d\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111101 for cells of type $lut.
Using template $paramod$04f19070e7c1672498283e3c11b8ccca37511acb\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010101 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$907f2d2c02ff149f00785eb99b3e2aa8a6a3fccd\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$e17ca7b5b5baeb7bbe89b75c90e4fdccce9e6c64\$lut for cells of type $lut.
Using template $paramod$6c6a2bd642cb01e1632f2fbb472d40be3e6a2afe\$lut for cells of type $lut.
Using template $paramod$5858bd6d78d6f4fef506811d9419710ec77e5fb5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
No more expansions possible.
<suppressed ~763 debug messages>
Removed 0 unused cells and 675 unused wires.

10.46. Executing AUTONAME pass.
Renamed 1069 objects in module booth_radix8_multiplier_pipeline (89 iterations).
<suppressed ~1069 debug messages>

10.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `booth_radix8_multiplier_pipeline'. Setting top module to booth_radix8_multiplier_pipeline.

10.47.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_pipeline

10.47.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_pipeline
Removed 0 unused modules.

10.48. Printing statistics.

=== booth_radix8_multiplier_pipeline ===

        +----------Local Count, excluding submodules.
        | 
      478 wires
     1659 wire bits
      478 public wires
     1659 public wire bits
        9 ports
       71 port bits
      690 submodules
      101   SB_CARRY
        4   SB_DFF
       70   SB_DFFE
      156   SB_DFFER
       50   SB_DFFESR
        4   SB_DFFR
      305   SB_LUT4

=== design hierarchy ===

        +----------Count including submodules.
        | 
        - booth_radix8_multiplier_pipeline

        +----------Count including submodules.
        | 
      478 wires
     1659 wire bits
      478 public wires
     1659 public wire bits
        9 ports
       71 port bits
        - memories
        - memory bits
        - processes
        - cells
      690 submodules
      101   SB_CARRY
        4   SB_DFF
       70   SB_DFFE
      156   SB_DFFER
       50   SB_DFFESR
        4   SB_DFFR
      305   SB_LUT4

10.49. Executing CHECK pass (checking for obvious problems).
Checking module booth_radix8_multiplier_pipeline...
Found and reported 0 problems.

10.50. Executing JSON backend.

End of script. Logfile hash: cd2c4e5213, CPU: user 1.25s system 0.02s, MEM: 37.96 MB peak
Yosys 0.60+8 (git sha1 1cceaa2a8, g++ 12.2.0-14+deb12u1 -fPIC -O3)
Time spent: 25% 21x read_verilog (0 sec), 11% 30x opt_clean (0 sec), ...
