
*** Running vivado
    with args -log TopLevelDesign_ReconfigurationTest_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelDesign_ReconfigurationTest_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevelDesign_ReconfigurationTest_0_0.tcl -notrace
Command: synth_design -top TopLevelDesign_ReconfigurationTest_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.402 ; gain = 74.996 ; free physical = 474 ; free virtual = 3181
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelDesign_ReconfigurationTest_0_0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_ReconfigurationTest_0_0/synth/TopLevelDesign_ReconfigurationTest_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ReconfigurationTest_v1_0' declared at '/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0.vhd:5' bound to instance 'U0' of component 'ReconfigurationTest_v1_0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_ReconfigurationTest_0_0/synth/TopLevelDesign_ReconfigurationTest_0_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ReconfigurationTest_v1_0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ReconfigurationTest_v1_0_S00_AXI' declared at '/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:5' bound to instance 'ReconfigurationTest_v1_0_S00_AXI_inst' of component 'ReconfigurationTest_v1_0_S00_AXI' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ReconfigurationTest_v1_0_S00_AXI' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-637] synthesizing blackbox instance 'opunit_e' of component 'OpUnit' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-226] default block is never used [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'opresult' is read in the process but is not in the sensitivity list [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationTest_v1_0_S00_AXI' (1#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationTest_v1_0' (2#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/b5ec/hdl/ReconfigurationTest_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TopLevelDesign_ReconfigurationTest_0_0' (3#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_ReconfigurationTest_0_0/synth/TopLevelDesign_ReconfigurationTest_0_0.vhd:82]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1299.934 ; gain = 117.527 ; free physical = 463 ; free virtual = 3185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1299.934 ; gain = 117.527 ; free physical = 462 ; free virtual = 3184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.965 ; gain = 1.000 ; free physical = 202 ; free virtual = 2925
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 151 ; free virtual = 2866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 151 ; free virtual = 2866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 153 ; free virtual = 2868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 146 ; free virtual = 2861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ReconfigurationTest_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design TopLevelDesign_ReconfigurationTest_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design TopLevelDesign_ReconfigurationTest_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design TopLevelDesign_ReconfigurationTest_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design TopLevelDesign_ReconfigurationTest_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design TopLevelDesign_ReconfigurationTest_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design TopLevelDesign_ReconfigurationTest_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/ReconfigurationTest_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module TopLevelDesign_ReconfigurationTest_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 136 ; free virtual = 2850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 119 ; free virtual = 2669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 119 ; free virtual = 2669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 144 ; free virtual = 2666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |OpUnit        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |OpUnit_bbox_0 |     1|
|2     |LUT1          |     1|
|3     |LUT2          |     1|
|4     |LUT3          |     3|
|5     |LUT4          |    16|
|6     |LUT5          |     2|
|7     |LUT6          |    33|
|8     |FDRE          |   135|
|9     |FDSE          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   225|
|2     |  U0                                      |ReconfigurationTest_v1_0         |   225|
|3     |    ReconfigurationTest_v1_0_S00_AXI_inst |ReconfigurationTest_v1_0_S00_AXI |   225|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 126 ; free virtual = 2596
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1668.965 ; gain = 117.527 ; free physical = 181 ; free virtual = 2651
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1668.965 ; gain = 486.559 ; free physical = 181 ; free virtual = 2651
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1668.965 ; gain = 499.934 ; free physical = 245 ; free virtual = 2715
INFO: [Common 17-1381] The checkpoint '/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.runs/TopLevelDesign_ReconfigurationTest_0_0_synth_1/TopLevelDesign_ReconfigurationTest_0_0.dcp' has been generated.
