// Seed: 865797016
module module_0 ();
  for (id_1 = -1'b0; -1; id_2 = 1) assign id_1 = 1'd0;
  tri id_3, \id_4 , id_5, id_6;
  uwire id_7 = id_2;
  wire  id_8;
  assign id_6 = 1;
  supply0 id_9 = -1, id_10;
  assign \id_4 = id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
