// Seed: 2142296107
module module_0;
  logic [7:0] id_1, id_2;
  assign id_1 = id_2;
  assign id_1 = id_1[1];
  logic [7:0][1] id_3;
  id_4 :
  assert property (@(negedge id_3) 1'b0)
  else;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output tri id_12,
    output wor id_13
    , id_15
);
  always @(posedge 1) $display(id_5 & 1'b0, id_4, 1);
  wire id_16;
  module_0();
endmodule
