$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Mon Apr 13 17:00:46 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Datapath_vlg_vec_tst $end
$var reg 2 ! A_SEL [1:0] $end
$var reg 2 " B_SEL [1:0] $end
$var reg 1 # Cin $end
$var reg 1 $ CLK $end
$var reg 2 % D_SEL [1:0] $end
$var reg 16 & DATA_MEM_OUT [15:0] $end
$var reg 1 ' INS_TYPE_MUX_SEL $end
$var reg 16 ( INST_MEM_OUT [15:0] $end
$var reg 1 ) LDA $end
$var reg 1 * LDQ $end
$var reg 1 + MULT_EN $end
$var reg 1 , MULT_SEL $end
$var reg 3 - OAP [2:0] $end
$var reg 1 . PC_EN $end
$var reg 2 / PC_MUX_SEL [1:0] $end
$var reg 1 0 PLUS1_SEL $end
$var reg 1 1 RF_EN $end
$var reg 1 2 RST $end
$var reg 1 3 SL $end
$var reg 1 4 SR $end
$var reg 1 5 SR_SEL $end
$var reg 1 6 UL_SEL $end
$var reg 1 7 WB_SEL $end
$var wire 1 8 A [7] $end
$var wire 1 9 A [6] $end
$var wire 1 : A [5] $end
$var wire 1 ; A [4] $end
$var wire 1 < A [3] $end
$var wire 1 = A [2] $end
$var wire 1 > A [1] $end
$var wire 1 ? A [0] $end
$var wire 1 @ ALUOUT [7] $end
$var wire 1 A ALUOUT [6] $end
$var wire 1 B ALUOUT [5] $end
$var wire 1 C ALUOUT [4] $end
$var wire 1 D ALUOUT [3] $end
$var wire 1 E ALUOUT [2] $end
$var wire 1 F ALUOUT [1] $end
$var wire 1 G ALUOUT [0] $end
$var wire 1 H CO $end
$var wire 1 I N $end
$var wire 1 J OPCODE [3] $end
$var wire 1 K OPCODE [2] $end
$var wire 1 L OPCODE [1] $end
$var wire 1 M OPCODE [0] $end
$var wire 1 N OUT_Q [7] $end
$var wire 1 O OUT_Q [6] $end
$var wire 1 P OUT_Q [5] $end
$var wire 1 Q OUT_Q [4] $end
$var wire 1 R OUT_Q [3] $end
$var wire 1 S OUT_Q [2] $end
$var wire 1 T OUT_Q [1] $end
$var wire 1 U OUT_Q [0] $end
$var wire 1 V OVF $end
$var wire 1 W Product [15] $end
$var wire 1 X Product [14] $end
$var wire 1 Y Product [13] $end
$var wire 1 Z Product [12] $end
$var wire 1 [ Product [11] $end
$var wire 1 \ Product [10] $end
$var wire 1 ] Product [9] $end
$var wire 1 ^ Product [8] $end
$var wire 1 _ Product [7] $end
$var wire 1 ` Product [6] $end
$var wire 1 a Product [5] $end
$var wire 1 b Product [4] $end
$var wire 1 c Product [3] $end
$var wire 1 d Product [2] $end
$var wire 1 e Product [1] $end
$var wire 1 f Product [0] $end
$var wire 1 g Qm1 $end
$var wire 1 h READ_DATA_A [7] $end
$var wire 1 i READ_DATA_A [6] $end
$var wire 1 j READ_DATA_A [5] $end
$var wire 1 k READ_DATA_A [4] $end
$var wire 1 l READ_DATA_A [3] $end
$var wire 1 m READ_DATA_A [2] $end
$var wire 1 n READ_DATA_A [1] $end
$var wire 1 o READ_DATA_A [0] $end
$var wire 1 p READ_DATA_B [7] $end
$var wire 1 q READ_DATA_B [6] $end
$var wire 1 r READ_DATA_B [5] $end
$var wire 1 s READ_DATA_B [4] $end
$var wire 1 t READ_DATA_B [3] $end
$var wire 1 u READ_DATA_B [2] $end
$var wire 1 v READ_DATA_B [1] $end
$var wire 1 w READ_DATA_B [0] $end
$var wire 1 x RF_OUT_A [7] $end
$var wire 1 y RF_OUT_A [6] $end
$var wire 1 z RF_OUT_A [5] $end
$var wire 1 { RF_OUT_A [4] $end
$var wire 1 | RF_OUT_A [3] $end
$var wire 1 } RF_OUT_A [2] $end
$var wire 1 ~ RF_OUT_A [1] $end
$var wire 1 !! RF_OUT_A [0] $end
$var wire 1 "! RF_OUT_B [7] $end
$var wire 1 #! RF_OUT_B [6] $end
$var wire 1 $! RF_OUT_B [5] $end
$var wire 1 %! RF_OUT_B [4] $end
$var wire 1 &! RF_OUT_B [3] $end
$var wire 1 '! RF_OUT_B [2] $end
$var wire 1 (! RF_OUT_B [1] $end
$var wire 1 )! RF_OUT_B [0] $end
$var wire 1 *! RF_R_ADDR_B [2] $end
$var wire 1 +! RF_R_ADDR_B [1] $end
$var wire 1 ,! RF_R_ADDR_B [0] $end
$var wire 1 -! RF_W_ADDR [2] $end
$var wire 1 .! RF_W_ADDR [1] $end
$var wire 1 /! RF_W_ADDR [0] $end
$var wire 1 0! RF_W_DATA [7] $end
$var wire 1 1! RF_W_DATA [6] $end
$var wire 1 2! RF_W_DATA [5] $end
$var wire 1 3! RF_W_DATA [4] $end
$var wire 1 4! RF_W_DATA [3] $end
$var wire 1 5! RF_W_DATA [2] $end
$var wire 1 6! RF_W_DATA [1] $end
$var wire 1 7! RF_W_DATA [0] $end
$var wire 1 8! Z $end
$var wire 1 9! sampler $end
$scope module i1 $end
$var wire 1 :! gnd $end
$var wire 1 ;! vcc $end
$var wire 1 <! unknown $end
$var tri1 1 =! devclrn $end
$var tri1 1 >! devpor $end
$var tri1 1 ?! devoe $end
$var wire 1 @! ALU|neg_a[1]~2_combout $end
$var wire 1 A! ALU|neg_a[4]~8_combout $end
$var wire 1 B! ALU|neg_a[6]~13 $end
$var wire 1 C! ALU|neg_a[7]~14_combout $end
$var wire 1 D! ALU|neg_b[1]~2_combout $end
$var wire 1 E! ALU|neg_b[2]~4_combout $end
$var wire 1 F! ALU|neg_b[3]~6_combout $end
$var wire 1 G! ALU|neg_b[5]~10_combout $end
$var wire 1 H! ALU|neg_b[6]~12_combout $end
$var wire 1 I! Multiplier|Adder|Add0~14_combout $end
$var wire 1 J! Multiplier|Adder|Add0~18_combout $end
$var wire 1 K! Multiplier|Subtractor|Add0~4_combout $end
$var wire 1 L! Multiplier|Subtractor|Add0~6_combout $end
$var wire 1 M! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 N! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 O! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 P! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 Q! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 R! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 S! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 T! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 U! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 V! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 W! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 X! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 Y! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 Z! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 [! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 \! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 ]! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 ^! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 _! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 `! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 a! RF|Read_DataA[7]~0_combout $end
$var wire 1 b! RF|Read_DataA[7]~1_combout $end
$var wire 1 c! RF|Read_DataA[7]~2_combout $end
$var wire 1 d! MUX_A|Mux3~0_combout $end
$var wire 1 e! RF|Read_DataA[4]~17_combout $end
$var wire 1 f! RF|Read_DataA[2]~25_combout $end
$var wire 1 g! RF|Read_DataA[2]~26_combout $end
$var wire 1 h! MUX_A|Mux6~0_combout $end
$var wire 1 i! RF|Read_DataA[1]~32_combout $end
$var wire 1 j! RF|Read_DataA[1]~33_combout $end
$var wire 1 k! RF|Read_DataA[0]~37_combout $end
$var wire 1 l! RF|Read_DataB[7]~2_combout $end
$var wire 1 m! RF|Read_DataB[7]~3_combout $end
$var wire 1 n! MUX_B|Mux0~1_combout $end
$var wire 1 o! RF|Read_DataB[6]~5_combout $end
$var wire 1 p! RF|Read_DataB[5]~11_combout $end
$var wire 1 q! RF|Read_DataB[5]~12_combout $end
$var wire 1 r! MUX_B|Mux4~0_combout $end
$var wire 1 s! MUX_B|Mux4~1_combout $end
$var wire 1 t! RF|Read_DataB[2]~23_combout $end
$var wire 1 u! RF|Read_DataB[1]~27_combout $end
$var wire 1 v! RF|Read_DataB[1]~28_combout $end
$var wire 1 w! MUX_B|Mux6~0_combout $end
$var wire 1 x! MUX_B|Mux6~1_combout $end
$var wire 1 y! MUX_B|Mux7~0_combout $end
$var wire 1 z! MUX_B|Mux1~1_combout $end
$var wire 1 {! ALU|Mux9~0_combout $end
$var wire 1 |! ALU|temp~4_combout $end
$var wire 1 }! ALU|temp~9_combout $end
$var wire 1 ~! ALU|temp~10_combout $end
$var wire 1 !" ALU|Mux11~1_combout $end
$var wire 1 "" ALU|Mux12~2_combout $end
$var wire 1 #" ALU|Mux12~4_combout $end
$var wire 1 $" ALU|temp~12_combout $end
$var wire 1 %" ALU|temp~13_combout $end
$var wire 1 &" ALU|Mux14~1_combout $end
$var wire 1 '" ALU|Mux14~2_combout $end
$var wire 1 (" ALU|Mux14~3_combout $end
$var wire 1 )" ALU|Mux14~4_combout $end
$var wire 1 *" ALU|Mux14~5_combout $end
$var wire 1 +" ALU|Mux8~1_combout $end
$var wire 1 ," ALU|Mux8~3_combout $end
$var wire 1 -" MUX_D|Mux3~0_combout $end
$var wire 1 ." MUX_D|Mux7~0_combout $end
$var wire 1 /" inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 0" inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 1" REG_A|Q~8_combout $end
$var wire 1 2" REG_A|Q~14_combout $end
$var wire 1 3" REG_A|Q~16_combout $end
$var wire 1 4" Multiplier|Adder|Add0~35_combout $end
$var wire 1 5" ALU|Mux0~0_combout $end
$var wire 1 6" ALU|Mux0~1_combout $end
$var wire 1 7" ALU|Mux0~2_combout $end
$var wire 1 8" ALU|Mux0~3_combout $end
$var wire 1 9" MUX_PC|Mux6~0_combout $end
$var wire 1 :" MUX_PC|Mux6~1_combout $end
$var wire 1 ;" MUX_PC|Mux7~0_combout $end
$var wire 1 <" MUX_PC|Mux7~1_combout $end
$var wire 1 =" MUX_PC|Mux9~0_combout $end
$var wire 1 >" RF|reg6~1_combout $end
$var wire 1 ?" RF|reg7~1_combout $end
$var wire 1 @" RF|reg1~1_combout $end
$var wire 1 A" RF|reg0~1_combout $end
$var wire 1 B" RF|reg5~3_combout $end
$var wire 1 C" RF|reg1~3_combout $end
$var wire 1 D" RF|reg5~4_combout $end
$var wire 1 E" RF|reg5~5_combout $end
$var wire 1 F" RF|reg4~5_combout $end
$var wire 1 G" RF|reg3~6_combout $end
$var wire 1 H" RF|reg6~7_combout $end
$var wire 1 I" RF|reg4~7_combout $end
$var wire 1 J" RF|reg7~8_combout $end
$var wire 1 K" RF|reg7~9_combout $end
$var wire 1 L" ALU|Mux2~1_combout $end
$var wire 1 M" ALU|Mux2~2_combout $end
$var wire 1 N" ALU|Mux4~0_combout $end
$var wire 1 O" ALU|Mux4~1_combout $end
$var wire 1 P" ALU|Mux5~1_combout $end
$var wire 1 Q" ALU|Mux5~2_combout $end
$var wire 1 R" ALU|Mux6~0_combout $end
$var wire 1 S" ALU|Mux6~1_combout $end
$var wire 1 T" ALU|Mux6~2_combout $end
$var wire 1 U" ALU|Mux6~3_combout $end
$var wire 1 V" ALU|Mux7~0_combout $end
$var wire 1 W" REG_Q|Q~4_combout $end
$var wire 1 X" REG_Q|Q~8_combout $end
$var wire 1 Y" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 Z" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 [" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 \" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 ]" inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 ^" inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 _" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 `" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout $end
$var wire 1 a" inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 b" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 c" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 d" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 e" inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 f" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 g" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 h" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout $end
$var wire 1 i" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout $end
$var wire 1 j" inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 k" inst11|Output[0]~0_combout $end
$var wire 1 l" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 m" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 n" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 o" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 p" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout $end
$var wire 1 q" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 r" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 s" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 t" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 u" inst11|Output[1]~1_combout $end
$var wire 1 v" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 w" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 x" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 y" inst11|Output[2]~2_combout $end
$var wire 1 z" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 {" inst11|Output[3]~3_combout $end
$var wire 1 |" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 }" inst11|Output[4]~4_combout $end
$var wire 1 ~" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 !# inst11|Output[5]~5_combout $end
$var wire 1 "# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 ## inst11|Output[6]~6_combout $end
$var wire 1 $# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 %# inst11|Output[7]~7_combout $end
$var wire 1 &# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 '# inst11|Output[8]~8_combout $end
$var wire 1 (# inst11|Output[8]~9_combout $end
$var wire 1 )# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 *# inst11|Output[9]~10_combout $end
$var wire 1 +# inst11|Output[9]~11_combout $end
$var wire 1 ,# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 -# inst11|Output[10]~12_combout $end
$var wire 1 .# inst11|Output[10]~13_combout $end
$var wire 1 /# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 0# inst11|Output[11]~14_combout $end
$var wire 1 1# inst11|Output[11]~15_combout $end
$var wire 1 2# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 3# inst11|Output[12]~16_combout $end
$var wire 1 4# inst11|Output[12]~17_combout $end
$var wire 1 5# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 6# inst11|Output[13]~18_combout $end
$var wire 1 7# inst11|Output[13]~19_combout $end
$var wire 1 8# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 9# inst11|Output[14]~20_combout $end
$var wire 1 :# inst11|Output[14]~21_combout $end
$var wire 1 ;# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 <# inst11|Output[15]~22_combout $end
$var wire 1 =# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 ># inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout $end
$var wire 1 ?# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 @# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 $end
$var wire 1 A# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout $end
$var wire 1 B# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 $end
$var wire 1 C# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout $end
$var wire 1 D# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 $end
$var wire 1 E# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout $end
$var wire 1 F# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 $end
$var wire 1 G# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout $end
$var wire 1 H# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout $end
$var wire 1 I# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 J# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 K# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 L# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 M# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 N# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 O# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 P# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout $end
$var wire 1 Q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout $end
$var wire 1 R# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 S# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 T# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout $end
$var wire 1 U# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 V# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 W# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 X# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 Y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 Z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 [# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 \# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout $end
$var wire 1 ]# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout $end
$var wire 1 ^# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout $end
$var wire 1 _# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout $end
$var wire 1 `# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 a# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout $end
$var wire 1 b# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 c# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 d# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 e# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout $end
$var wire 1 f# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout $end
$var wire 1 g# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 h# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 i# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 j# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 k# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 l# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 m# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout $end
$var wire 1 n# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 o# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 p# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 r# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 s# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout $end
$var wire 1 t# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 u# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 v# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout $end
$var wire 1 w# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 x# auto_hub|~GND~combout $end
$var wire 1 y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 {# WB_SEL~combout $end
$var wire 1 |# UL_SEL~combout $end
$var wire 1 }# inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 ~# inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 !$ inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 "$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 #$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 $$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 %$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout $end
$var wire 1 &$ CLK~combout $end
$var wire 1 '$ CLK~clkctrl_outclk $end
$var wire 1 ($ LDQ~combout $end
$var wire 1 )$ REG_Qm1|Q~0_combout $end
$var wire 1 *$ RST~combout $end
$var wire 1 +$ REG_Qm1|Q~regout $end
$var wire 1 ,$ SR~combout $end
$var wire 1 -$ SL~combout $end
$var wire 1 .$ SR_SEL~combout $end
$var wire 1 /$ REG_A|Q~0_combout $end
$var wire 1 0$ REG_A|Q~1_combout $end
$var wire 1 1$ MULT_EN~combout $end
$var wire 1 2$ Multiplier|Q_1~0_combout $end
$var wire 1 3$ Multiplier|Q_1~regout $end
$var wire 1 4$ LDA~combout $end
$var wire 1 5$ Cin~combout $end
$var wire 1 6$ ALU|Mux15~1_combout $end
$var wire 1 7$ MUX_PC|Mux9~1_combout $end
$var wire 1 8$ REG_PC|Address[0]~10_combout $end
$var wire 1 9$ PC_EN~combout $end
$var wire 1 :$ REG_PC|Address[1]~26_combout $end
$var wire 1 ;$ MUX_A|Mux7~0_combout $end
$var wire 1 <$ MUX_A|Mux7~1_combout $end
$var wire 1 =$ ALU|Mux15~0_combout $end
$var wire 1 >$ ALU|Mux15~3_combout $end
$var wire 1 ?$ ALU|Mux15~2_combout $end
$var wire 1 @$ ALU|Mux15~4_combout $end
$var wire 1 A$ MULT_SEL~combout $end
$var wire 1 B$ MULT_SEL_A|Output[0]~10_combout $end
$var wire 1 C$ REG_A|Q~17_combout $end
$var wire 1 D$ REG_A|Q[4]~5_combout $end
$var wire 1 E$ MUX_D|Mux7~1_combout $end
$var wire 1 F$ RF_EN~combout $end
$var wire 1 G$ PLUS1_SEL~combout $end
$var wire 1 H$ PLUS1_ADDER|Output[2]~0_combout $end
$var wire 1 I$ PLUS1_ADDER|Output[1]~1_combout $end
$var wire 1 J$ RF|reg5[2]~0_combout $end
$var wire 1 K$ RF|reg5~9_combout $end
$var wire 1 L$ RF|reg5[2]~2_combout $end
$var wire 1 M$ RF|reg4[4]~0_combout $end
$var wire 1 N$ RF|reg4~9_combout $end
$var wire 1 O$ RF|reg4[4]~2_combout $end
$var wire 1 P$ MUX_TYPE_SEL|Output[1]~1_combout $end
$var wire 1 Q$ RF|reg6[7]~0_combout $end
$var wire 1 R$ RF|reg6~9_combout $end
$var wire 1 S$ RF|reg6[7]~2_combout $end
$var wire 1 T$ RF|Read_DataB[0]~31_combout $end
$var wire 1 U$ MUX_TYPE_SEL|Output[0]~0_combout $end
$var wire 1 V$ RF|Read_DataB[0]~32_combout $end
$var wire 1 W$ RF|reg3~9_combout $end
$var wire 1 X$ RF|reg3[5]~0_combout $end
$var wire 1 Y$ RF|reg3[5]~2_combout $end
$var wire 1 Z$ RF|reg0[1]~0_combout $end
$var wire 1 [$ RF|reg0~9_combout $end
$var wire 1 \$ RF|reg0[1]~2_combout $end
$var wire 1 ]$ RF|reg1[0]~0_combout $end
$var wire 1 ^$ RF|reg1~9_combout $end
$var wire 1 _$ RF|reg1[0]~2_combout $end
$var wire 1 `$ RF|Read_DataB[0]~29_combout $end
$var wire 1 a$ RF|reg2[6]~0_combout $end
$var wire 1 b$ RF|reg2~9_combout $end
$var wire 1 c$ RF|reg2[6]~2_combout $end
$var wire 1 d$ RF|Read_DataB[0]~30_combout $end
$var wire 1 e$ Multiplier|Q[0]~7_combout $end
$var wire 1 f$ INS_TYPE_MUX_SEL~combout $end
$var wire 1 g$ MUX_TYPE_SEL|Output[2]~2_combout $end
$var wire 1 h$ REG_Q|Q[0]~0_combout $end
$var wire 1 i$ REG_Q|Q~10_combout $end
$var wire 1 j$ MUX_B|Mux3~1_combout $end
$var wire 1 k$ ALU|Mux11~0_combout $end
$var wire 1 l$ RF|reg6~5_combout $end
$var wire 1 m$ RF|Read_DataA[4]~15_combout $end
$var wire 1 n$ RF|Read_DataA[4]~16_combout $end
$var wire 1 o$ RF|reg2~5_combout $end
$var wire 1 p$ RF|reg3~5_combout $end
$var wire 1 q$ RF|Read_DataA[4]~18_combout $end
$var wire 1 r$ RF|Read_DataA[4]~19_combout $end
$var wire 1 s$ MUX_A|Mux3~1_combout $end
$var wire 1 t$ ALU|temp~11_combout $end
$var wire 1 u$ MUX_D|Mux5~0_combout $end
$var wire 1 v$ MULT_SEL_A|Output[1]~9_combout $end
$var wire 1 w$ REG_A|Q~15_combout $end
$var wire 1 x$ REG_A|Q~12_combout $end
$var wire 1 y$ REG_A|Q~13_combout $end
$var wire 1 z$ MUX_D|Mux5~1_combout $end
$var wire 1 {$ RF|reg1~7_combout $end
$var wire 1 |$ RF|Read_DataB[2]~21_combout $end
$var wire 1 }$ RF|reg2~7_combout $end
$var wire 1 ~$ RF|Read_DataB[2]~22_combout $end
$var wire 1 !% RF|reg7~7_combout $end
$var wire 1 "% RF|reg7[3]~0_combout $end
$var wire 1 #% RF|reg7[3]~2_combout $end
$var wire 1 $% RF|reg5~7_combout $end
$var wire 1 %% RF|Read_DataB[2]~24_combout $end
$var wire 1 &% MUX_B|Mux5~0_combout $end
$var wire 1 '% MUX_B|Mux5~1_combout $end
$var wire 1 (% ALU|Mux1~0_combout $end
$var wire 1 )% ALU|Mux1~0clkctrl_outclk $end
$var wire 1 *% RF|reg0~7_combout $end
$var wire 1 +% RF|Read_DataA[2]~27_combout $end
$var wire 1 ,% RF|reg3~7_combout $end
$var wire 1 -% RF|Read_DataA[2]~28_combout $end
$var wire 1 .% RF|Read_DataA[2]~29_combout $end
$var wire 1 /% MUX_PC|Mux8~0_combout $end
$var wire 1 0% MUX_PC|Mux8~1_combout $end
$var wire 1 1% REG_PC|Address[0]~11 $end
$var wire 1 2% REG_PC|Address[1]~13 $end
$var wire 1 3% REG_PC|Address[2]~14_combout $end
$var wire 1 4% MUX_A|Mux5~0_combout $end
$var wire 1 5% MUX_A|Mux5~1_combout $end
$var wire 1 6% RF|reg6~8_combout $end
$var wire 1 7% RF|reg4~8_combout $end
$var wire 1 8% RF|Read_DataA[1]~30_combout $end
$var wire 1 9% RF|reg5~8_combout $end
$var wire 1 :% RF|Read_DataA[1]~31_combout $end
$var wire 1 ;% RF|Read_DataA[1]~34_combout $end
$var wire 1 <% MUX_A|Mux6~1_combout $end
$var wire 1 =% ALU|neg_a[0]~1_cout $end
$var wire 1 >% ALU|neg_a[1]~3 $end
$var wire 1 ?% ALU|neg_a[2]~4_combout $end
$var wire 1 @% ALU|Mux5~0_combout $end
$var wire 1 A% ALU|Mux5~3_combout $end
$var wire 1 B% REG_PC|Address[2]~15 $end
$var wire 1 C% REG_PC|Address[3]~16_combout $end
$var wire 1 D% MUX_A|Mux4~0_combout $end
$var wire 1 E% REG_A|Q~10_combout $end
$var wire 1 F% ALU|neg_a[2]~5 $end
$var wire 1 G% ALU|neg_a[3]~6_combout $end
$var wire 1 H% ALU|Mux12~3_combout $end
$var wire 1 I% ALU|Mux12~1_combout $end
$var wire 1 J% ALU|Mux12~5_combout $end
$var wire 1 K% MUX_B|Mux4~2_combout $end
$var wire 1 L% ALU|Mux12~0_combout $end
$var wire 1 M% ALU|Mux12~6_combout $end
$var wire 1 N% MULT_SEL_A|Output[3]~7_combout $end
$var wire 1 O% REG_A|Q~11_combout $end
$var wire 1 P% MUX_D|Mux4~0_combout $end
$var wire 1 Q% MUX_D|Mux4~1_combout $end
$var wire 1 R% RF|reg7~6_combout $end
$var wire 1 S% RF|reg5~6_combout $end
$var wire 1 T% RF|reg6~6_combout $end
$var wire 1 U% RF|reg4~6_combout $end
$var wire 1 V% RF|Read_DataA[3]~20_combout $end
$var wire 1 W% RF|Read_DataA[3]~21_combout $end
$var wire 1 X% RF|reg0~6_combout $end
$var wire 1 Y% RF|Read_DataA[3]~22_combout $end
$var wire 1 Z% RF|reg2~6_combout $end
$var wire 1 [% RF|Read_DataA[3]~23_combout $end
$var wire 1 \% RF|Read_DataA[3]~24_combout $end
$var wire 1 ]% MUX_A|Mux4~1_combout $end
$var wire 1 ^% ALU|Mux4~2_combout $end
$var wire 1 _% ALU|Mux4~3_combout $end
$var wire 1 `% ALU|neg_b[0]~1_cout $end
$var wire 1 a% ALU|neg_b[1]~3 $end
$var wire 1 b% ALU|neg_b[2]~5 $end
$var wire 1 c% ALU|neg_b[3]~7 $end
$var wire 1 d% ALU|neg_b[4]~8_combout $end
$var wire 1 e% ALU|temp~8_combout $end
$var wire 1 f% ALU|Mux11~2_combout $end
$var wire 1 g% ALU|Mux11~3_combout $end
$var wire 1 h% MULT_SEL_A|Output[4]~6_combout $end
$var wire 1 i% REG_A|Q~9_combout $end
$var wire 1 j% MUX_D|Mux3~1_combout $end
$var wire 1 k% RF|reg7~5_combout $end
$var wire 1 l% RF|Read_DataB[4]~15_combout $end
$var wire 1 m% RF|Read_DataB[4]~16_combout $end
$var wire 1 n% RF|reg0~5_combout $end
$var wire 1 o% RF|reg1~5_combout $end
$var wire 1 p% RF|Read_DataB[4]~13_combout $end
$var wire 1 q% RF|Read_DataB[4]~14_combout $end
$var wire 1 r% Multiplier|Q[4]~3_combout $end
$var wire 1 s% RF|Read_DataA[0]~38_combout $end
$var wire 1 t% RF|Read_DataA[0]~35_combout $end
$var wire 1 u% RF|Read_DataA[0]~36_combout $end
$var wire 1 v% RF|Read_DataA[0]~39_combout $end
$var wire 1 w% Multiplier|Adder|Add0~15 $end
$var wire 1 x% Multiplier|Adder|Add0~17 $end
$var wire 1 y% Multiplier|Adder|Add0~19 $end
$var wire 1 z% Multiplier|Adder|Add0~21 $end
$var wire 1 {% Multiplier|Adder|Add0~23 $end
$var wire 1 |% Multiplier|Adder|Add0~25 $end
$var wire 1 }% Multiplier|Adder|Add0~27 $end
$var wire 1 ~% Multiplier|Adder|Add0~28_combout $end
$var wire 1 !& Multiplier|Subtractor|Add0~1 $end
$var wire 1 "& Multiplier|Subtractor|Add0~3 $end
$var wire 1 #& Multiplier|Subtractor|Add0~5 $end
$var wire 1 $& Multiplier|Subtractor|Add0~7 $end
$var wire 1 %& Multiplier|Subtractor|Add0~9 $end
$var wire 1 && Multiplier|Subtractor|Add0~11 $end
$var wire 1 '& Multiplier|Subtractor|Add0~13 $end
$var wire 1 (& Multiplier|Subtractor|Add0~14_combout $end
$var wire 1 )& Multiplier|Adder|Add0~30_combout $end
$var wire 1 *& Multiplier|Adder|Add0~38_combout $end
$var wire 1 +& Multiplier|Adder|Add0~26_combout $end
$var wire 1 ,& Multiplier|Subtractor|Add0~12_combout $end
$var wire 1 -& Multiplier|Adder|Add0~31_combout $end
$var wire 1 .& Multiplier|Adder|Add0~39_combout $end
$var wire 1 /& Multiplier|Adder|Add0~24_combout $end
$var wire 1 0& Multiplier|Subtractor|Add0~10_combout $end
$var wire 1 1& Multiplier|Adder|Add0~32_combout $end
$var wire 1 2& Multiplier|Adder|Add0~40_combout $end
$var wire 1 3& REG_Q|Q~9_combout $end
$var wire 1 4& REG_Q|Q[0]~3_combout $end
$var wire 1 5& REG_Q|Q~11_combout $end
$var wire 1 6& REG_Q|Q~12_combout $end
$var wire 1 7& Multiplier|Q[2]~5_combout $end
$var wire 1 8& REG_Q|Q~13_combout $end
$var wire 1 9& REG_Q|Q~16_combout $end
$var wire 1 :& REG_Q|Q~17_combout $end
$var wire 1 ;& REG_Q|Q~14_combout $end
$var wire 1 <& REG_Q|Q~15_combout $end
$var wire 1 =& MUX_D|Mux6~0_combout $end
$var wire 1 >& MUX_D|Mux6~1_combout $end
$var wire 1 ?& RF|reg2~8_combout $end
$var wire 1 @& RF|reg3~8_combout $end
$var wire 1 A& RF|reg0~8_combout $end
$var wire 1 B& RF|reg1~8_combout $end
$var wire 1 C& RF|Read_DataB[1]~25_combout $end
$var wire 1 D& RF|Read_DataB[1]~26_combout $end
$var wire 1 E& Multiplier|Q[1]~6_combout $end
$var wire 1 F& RF|Read_DataB[3]~19_combout $end
$var wire 1 G& RF|Read_DataB[3]~20_combout $end
$var wire 1 H& RF|reg1~6_combout $end
$var wire 1 I& RF|Read_DataB[3]~17_combout $end
$var wire 1 J& RF|Read_DataB[3]~18_combout $end
$var wire 1 K& Multiplier|Q[3]~4_combout $end
$var wire 1 L& REG_Q|Q~6_combout $end
$var wire 1 M& REG_Q|Q~7_combout $end
$var wire 1 N& MULT_SEL_A|Output[5]~5_combout $end
$var wire 1 O& REG_A|Q~3_combout $end
$var wire 1 P& ALU|Mux3~1_combout $end
$var wire 1 Q& ALU|Mux3~2_combout $end
$var wire 1 R& MUX_B|Mux3~0_combout $end
$var wire 1 S& ALU|Mux3~0_combout $end
$var wire 1 T& ALU|Mux3~3_combout $end
$var wire 1 U& MUX_PC|Mux4~0_combout $end
$var wire 1 V& MUX_PC|Mux4~1_combout $end
$var wire 1 W& MUX_PC|Mux5~0_combout $end
$var wire 1 X& REG_PC|Address[3]~17 $end
$var wire 1 Y& REG_PC|Address[4]~18_combout $end
$var wire 1 Z& MUX_PC|Mux5~1_combout $end
$var wire 1 [& REG_PC|Address[4]~19 $end
$var wire 1 \& REG_PC|Address[5]~20_combout $end
$var wire 1 ]& MUX_A|Mux2~0_combout $end
$var wire 1 ^& MUX_A|Mux2~1_combout $end
$var wire 1 _& ALU|neg_a[3]~7 $end
$var wire 1 `& ALU|neg_a[4]~9 $end
$var wire 1 a& ALU|neg_a[5]~10_combout $end
$var wire 1 b& MUX_B|Mux2~0_combout $end
$var wire 1 c& ALU|Mux2~0_combout $end
$var wire 1 d& ALU|Mux2~3_combout $end
$var wire 1 e& MUX_PC|Mux3~0_combout $end
$var wire 1 f& MUX_PC|Mux3~1_combout $end
$var wire 1 g& REG_PC|Address[5]~21 $end
$var wire 1 h& REG_PC|Address[6]~22_combout $end
$var wire 1 i& MUX_A|Mux1~0_combout $end
$var wire 1 j& MUX_D|Mux0~0_combout $end
$var wire 1 k& MUX_D|Mux0~1_combout $end
$var wire 1 l& RF|reg5~1_combout $end
$var wire 1 m& RF|reg4~1_combout $end
$var wire 1 n& RF|Read_DataB[7]~0_combout $end
$var wire 1 o& RF|Read_DataB[7]~1_combout $end
$var wire 1 p& RF|Read_DataB[7]~4_combout $end
$var wire 1 q& REG_Q|Q~1_combout $end
$var wire 1 r& REG_Q|Q~2_combout $end
$var wire 1 s& REG_Q|Q~5_combout $end
$var wire 1 t& MUX_D|Mux1~0_combout $end
$var wire 1 u& MUX_D|Mux1~1_combout $end
$var wire 1 v& RF|reg0~3_combout $end
$var wire 1 w& RF|Read_DataA[6]~7_combout $end
$var wire 1 x& RF|reg2~3_combout $end
$var wire 1 y& RF|Read_DataA[6]~8_combout $end
$var wire 1 z& RF|reg4~3_combout $end
$var wire 1 {& RF|reg6~3_combout $end
$var wire 1 |& RF|Read_DataA[6]~5_combout $end
$var wire 1 }& RF|reg7~3_combout $end
$var wire 1 ~& RF|Read_DataA[6]~6_combout $end
$var wire 1 !' RF|Read_DataA[6]~9_combout $end
$var wire 1 "' MUX_A|Mux1~1_combout $end
$var wire 1 #' ALU|neg_a[5]~11 $end
$var wire 1 $' ALU|neg_a[6]~12_combout $end
$var wire 1 %' MUX_B|Mux1~0_combout $end
$var wire 1 &' ALU|temp~5_combout $end
$var wire 1 '' ALU|temp~6_combout $end
$var wire 1 (' ALU|Mux9~1_combout $end
$var wire 1 )' ALU|temp~7_combout $end
$var wire 1 *' ALU|Mux9~2_combout $end
$var wire 1 +' ALU|Mux9~3_combout $end
$var wire 1 ,' MULT_SEL_A|Output[6]~3_combout $end
$var wire 1 -' REG_A|Q~4_combout $end
$var wire 1 .' REG_A|Q~6_combout $end
$var wire 1 /' REG_A|Q~7_combout $end
$var wire 1 0' MUX_D|Mux2~0_combout $end
$var wire 1 1' MUX_D|Mux2~1_combout $end
$var wire 1 2' RF|reg0~4_combout $end
$var wire 1 3' RF|reg1~4_combout $end
$var wire 1 4' RF|Read_DataB[5]~9_combout $end
$var wire 1 5' RF|reg3~4_combout $end
$var wire 1 6' RF|reg2~4_combout $end
$var wire 1 7' RF|Read_DataB[5]~10_combout $end
$var wire 1 8' Multiplier|Q[5]~2_combout $end
$var wire 1 9' RF|reg3~3_combout $end
$var wire 1 :' RF|Read_DataB[6]~6_combout $end
$var wire 1 ;' RF|Read_DataB[6]~7_combout $end
$var wire 1 <' RF|Read_DataB[6]~8_combout $end
$var wire 1 =' Multiplier|Q[6]~1_combout $end
$var wire 1 >' Multiplier|WideNor0~0_combout $end
$var wire 1 ?' Multiplier|Subtractor|Add0~0_combout $end
$var wire 1 @' Multiplier|Adder|Add0~37_combout $end
$var wire 1 A' Multiplier|Q[7]~0_combout $end
$var wire 1 B' MULT_SEL_A|Output[7]~12_combout $end
$var wire 1 C' MUX_B|Mux0~0_combout $end
$var wire 1 D' ALU|Mux8~0_combout $end
$var wire 1 E' MUX_PC|Mux2~0_combout $end
$var wire 1 F' MUX_PC|Mux2~1_combout $end
$var wire 1 G' REG_PC|Address[6]~23 $end
$var wire 1 H' REG_PC|Address[7]~24_combout $end
$var wire 1 I' MUX_A|Mux0~0_combout $end
$var wire 1 J' RF|reg3~1_combout $end
$var wire 1 K' RF|reg2~1_combout $end
$var wire 1 L' RF|Read_DataA[7]~3_combout $end
$var wire 1 M' RF|Read_DataA[7]~4_combout $end
$var wire 1 N' MUX_A|Mux0~1_combout $end
$var wire 1 O' ALU|Mux8~2_combout $end
$var wire 1 P' ALU|neg_b[4]~9 $end
$var wire 1 Q' ALU|neg_b[5]~11 $end
$var wire 1 R' ALU|neg_b[6]~13 $end
$var wire 1 S' ALU|neg_b[7]~14_combout $end
$var wire 1 T' ALU|Mux8~4_combout $end
$var wire 1 U' ALU|Mux8~5_combout $end
$var wire 1 V' MULT_SEL_A|Output[7]~11_combout $end
$var wire 1 W' REG_A|Q~2_combout $end
$var wire 1 X' Multiplier|Adder|Add0~22_combout $end
$var wire 1 Y' Multiplier|Subtractor|Add0~8_combout $end
$var wire 1 Z' Multiplier|Adder|Add0~33_combout $end
$var wire 1 [' Multiplier|Adder|Add0~41_combout $end
$var wire 1 \' Multiplier|Adder|Add0~20_combout $end
$var wire 1 ]' Multiplier|Adder|Add0~34_combout $end
$var wire 1 ^' Multiplier|Adder|Add0~42_combout $end
$var wire 1 _' Multiplier|Adder|Add0~43_combout $end
$var wire 1 `' Multiplier|Adder|Add0~16_combout $end
$var wire 1 a' Multiplier|Subtractor|Add0~2_combout $end
$var wire 1 b' Multiplier|Adder|Add0~36_combout $end
$var wire 1 c' Multiplier|Adder|Add0~44_combout $end
$var wire 1 d' ALU|Mux16~1_combout $end
$var wire 1 e' ALU|Mux16~0_combout $end
$var wire 1 f' ALU|Mux16~2_combout $end
$var wire 1 g' ALU|Mux16~3_combout $end
$var wire 1 h' ALU|ovf~combout $end
$var wire 1 i' MUX_B|Mux6~2_combout $end
$var wire 1 j' ALU|Mux14~0_combout $end
$var wire 1 k' ALU|Mux14~6_combout $end
$var wire 1 l' ALU|Equal0~1_combout $end
$var wire 1 m' ALU|temp~2_combout $end
$var wire 1 n' ALU|temp~1_combout $end
$var wire 1 o' ALU|Mux10~0_combout $end
$var wire 1 p' ALU|temp~3_combout $end
$var wire 1 q' ALU|temp~0_combout $end
$var wire 1 r' ALU|Mux10~1_combout $end
$var wire 1 s' MUX_B|Mux2~1_combout $end
$var wire 1 t' ALU|Mux10~2_combout $end
$var wire 1 u' ALU|Equal0~0_combout $end
$var wire 1 v' ALU|Mux8~6_combout $end
$var wire 1 w' ALU|Equal0~2_combout $end
$var wire 1 x' MULT_SEL_A|Output[7]~2_combout $end
$var wire 1 y' MULT_SEL_A|Output[5]~4_combout $end
$var wire 1 z' MULT_SEL_A|Output[5]~13_combout $end
$var wire 1 {' ALU|temp~15_combout $end
$var wire 1 |' ALU|temp~14_combout $end
$var wire 1 }' ALU|Mux13~1_combout $end
$var wire 1 ~' ALU|Mux13~2_combout $end
$var wire 1 !( MUX_B|Mux5~2_combout $end
$var wire 1 "( ALU|Mux13~0_combout $end
$var wire 1 #( ALU|Mux13~3_combout $end
$var wire 1 $( MULT_SEL_A|Output[2]~8_combout $end
$var wire 1 %( RF|Read_DataA[5]~12_combout $end
$var wire 1 &( RF|Read_DataA[5]~13_combout $end
$var wire 1 '( RF|reg6~4_combout $end
$var wire 1 (( RF|reg4~4_combout $end
$var wire 1 )( RF|Read_DataA[5]~10_combout $end
$var wire 1 *( RF|reg7~4_combout $end
$var wire 1 +( RF|Read_DataA[5]~11_combout $end
$var wire 1 ,( RF|Read_DataA[5]~14_combout $end
$var wire 1 -( PLUS1_ADDER|Output[0]~2_combout $end
$var wire 1 .( altera_reserved_tms~combout $end
$var wire 1 /( altera_reserved_tck~combout $end
$var wire 1 0( altera_reserved_tdi~combout $end
$var wire 1 1( altera_internal_jtag~TDIUTAP $end
$var wire 1 2( altera_internal_jtag~TMSUTAP $end
$var wire 1 3( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 4( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 5( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 6( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout $end
$var wire 1 7( ~QIC_CREATED_GND~I_combout $end
$var wire 1 8( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 9( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout $end
$var wire 1 :( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 ;( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 <( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 =( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 >( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 ?( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 @( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 A( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 B( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout $end
$var wire 1 C( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 D( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 E( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 F( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 G( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 H( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 I( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 J( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 K( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 L( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout $end
$var wire 1 M( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 N( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 O( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 P( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 Q( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 R( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 S( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 T( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 U( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 V( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 W( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 X( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 Y( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 Z( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 [( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 \( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 ]( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 ^( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 _( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 `( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 a( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 b( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 c( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 d( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 e( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 f( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout $end
$var wire 1 g( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 h( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 i( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 j( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 k( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 l( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 m( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 n( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 o( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 p( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 r( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 s( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 t( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 u( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 v( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 w( inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 x( inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 y( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 z( inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 {( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout $end
$var wire 1 |( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout $end
$var wire 1 }( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout $end
$var wire 1 ~( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 !) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 ") auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 #) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 $) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 %) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 &) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 ') inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 () auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 )) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 *) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 +) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 ,) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 -) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 .) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 /) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 0) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 1) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 2) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 3) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 4) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 5) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 6) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 7) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 8) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 9) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 :) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 ;) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout $end
$var wire 1 <) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout $end
$var wire 1 =) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 >) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 ?) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 @) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 A) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 B) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout $end
$var wire 1 C) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 D) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 E) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 F) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 G) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 H) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 I) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 J) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 K) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 L) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 M) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 N) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 O) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 P) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 Q) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 R) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 S) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 T) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 U) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 V) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 W) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 X) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 Y) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 Z) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 [) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 \) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 ]) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 ^) inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 _) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout $end
$var wire 1 `) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 a) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 b) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 c) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 d) inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 e) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 f) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 g) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 h) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 i) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 j) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 k) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 l) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout $end
$var wire 1 m) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 n) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 o) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 p) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 q) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 r) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 s) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 t) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 u) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 v) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 w) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 x) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 y) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 z) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 {) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 |) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 }) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 ~) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 !* inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 "* inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 #* inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 $* inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 %* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 &* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout $end
$var wire 1 '* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 (* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 )* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 ** auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 +* inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 ,* inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 -* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout $end
$var wire 1 .* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 /* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 0* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 1* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 2* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 3* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 4* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 5* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 6* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 7* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 8* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout $end
$var wire 1 9* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 :* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 ;* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 <* inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 =* inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 >* inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 ?* inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 @* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 A* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 B* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout $end
$var wire 1 C* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 D* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 E* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 F* inst_mem|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 G* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout $end
$var wire 1 H* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 I* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 J* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 K* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 L* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 M* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 N* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 O* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 P* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 Q* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 R* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout $end
$var wire 1 S* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 T* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 U* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 V* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 W* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 X* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 Y* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 Z* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 [* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 \* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 ]* inst_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 ^* altera_internal_jtag~TCKUTAP $end
$var wire 1 _* altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 `* REG_PC|Address[1]~12_combout $end
$var wire 1 a* MUX_PC|Mux1~0_combout $end
$var wire 1 b* REG_PC|Address[7]~25 $end
$var wire 1 c* REG_PC|Address[8]~27_combout $end
$var wire 1 d* MUX_PC|Mux0~0_combout $end
$var wire 1 e* REG_PC|Address[8]~28 $end
$var wire 1 f* REG_PC|Address[9]~29_combout $end
$var wire 1 g* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 h* inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 i* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout $end
$var wire 1 j* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 k* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 l* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 m* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 n* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 o* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 p* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 q* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 r* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 s* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 t* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 u* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 v* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 w* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 x* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 y* inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 z* inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 {* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 |* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 }* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 ~* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 !+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 "+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 #+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 $+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 %+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 &+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 '+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 (+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 )+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 *+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 ++ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 ,+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 -+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 .+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 /+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 0+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 1+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 2+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 3+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 4+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 5+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 6+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 7+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 8+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 9+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 :+ altera_internal_jtag~TDO $end
$var wire 1 ;+ REG_A|Q [7] $end
$var wire 1 <+ REG_A|Q [6] $end
$var wire 1 =+ REG_A|Q [5] $end
$var wire 1 >+ REG_A|Q [4] $end
$var wire 1 ?+ REG_A|Q [3] $end
$var wire 1 @+ REG_A|Q [2] $end
$var wire 1 A+ REG_A|Q [1] $end
$var wire 1 B+ REG_A|Q [0] $end
$var wire 1 C+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 D+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 E+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 F+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 G+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 H+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 I+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 J+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 K+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 L+ REG_Q|Q [7] $end
$var wire 1 M+ REG_Q|Q [6] $end
$var wire 1 N+ REG_Q|Q [5] $end
$var wire 1 O+ REG_Q|Q [4] $end
$var wire 1 P+ REG_Q|Q [3] $end
$var wire 1 Q+ REG_Q|Q [2] $end
$var wire 1 R+ REG_Q|Q [1] $end
$var wire 1 S+ REG_Q|Q [0] $end
$var wire 1 T+ ALU|carry [7] $end
$var wire 1 U+ ALU|carry [6] $end
$var wire 1 V+ ALU|carry [5] $end
$var wire 1 W+ ALU|carry [4] $end
$var wire 1 X+ ALU|carry [3] $end
$var wire 1 Y+ ALU|carry [2] $end
$var wire 1 Z+ ALU|carry [1] $end
$var wire 1 [+ ALU|carry [0] $end
$var wire 1 \+ REG_PC|Address [9] $end
$var wire 1 ]+ REG_PC|Address [8] $end
$var wire 1 ^+ REG_PC|Address [7] $end
$var wire 1 _+ REG_PC|Address [6] $end
$var wire 1 `+ REG_PC|Address [5] $end
$var wire 1 a+ REG_PC|Address [4] $end
$var wire 1 b+ REG_PC|Address [3] $end
$var wire 1 c+ REG_PC|Address [2] $end
$var wire 1 d+ REG_PC|Address [1] $end
$var wire 1 e+ REG_PC|Address [0] $end
$var wire 1 f+ RF|reg7 [7] $end
$var wire 1 g+ RF|reg7 [6] $end
$var wire 1 h+ RF|reg7 [5] $end
$var wire 1 i+ RF|reg7 [4] $end
$var wire 1 j+ RF|reg7 [3] $end
$var wire 1 k+ RF|reg7 [2] $end
$var wire 1 l+ RF|reg7 [1] $end
$var wire 1 m+ RF|reg7 [0] $end
$var wire 1 n+ RF|reg6 [7] $end
$var wire 1 o+ RF|reg6 [6] $end
$var wire 1 p+ RF|reg6 [5] $end
$var wire 1 q+ RF|reg6 [4] $end
$var wire 1 r+ RF|reg6 [3] $end
$var wire 1 s+ RF|reg6 [2] $end
$var wire 1 t+ RF|reg6 [1] $end
$var wire 1 u+ RF|reg6 [0] $end
$var wire 1 v+ RF|reg5 [7] $end
$var wire 1 w+ RF|reg5 [6] $end
$var wire 1 x+ RF|reg5 [5] $end
$var wire 1 y+ RF|reg5 [4] $end
$var wire 1 z+ RF|reg5 [3] $end
$var wire 1 {+ RF|reg5 [2] $end
$var wire 1 |+ RF|reg5 [1] $end
$var wire 1 }+ RF|reg5 [0] $end
$var wire 1 ~+ RF|reg4 [7] $end
$var wire 1 !, RF|reg4 [6] $end
$var wire 1 ", RF|reg4 [5] $end
$var wire 1 #, RF|reg4 [4] $end
$var wire 1 $, RF|reg4 [3] $end
$var wire 1 %, RF|reg4 [2] $end
$var wire 1 &, RF|reg4 [1] $end
$var wire 1 ', RF|reg4 [0] $end
$var wire 1 (, RF|reg3 [7] $end
$var wire 1 ), RF|reg3 [6] $end
$var wire 1 *, RF|reg3 [5] $end
$var wire 1 +, RF|reg3 [4] $end
$var wire 1 ,, RF|reg3 [3] $end
$var wire 1 -, RF|reg3 [2] $end
$var wire 1 ., RF|reg3 [1] $end
$var wire 1 /, RF|reg3 [0] $end
$var wire 1 0, RF|reg2 [7] $end
$var wire 1 1, RF|reg2 [6] $end
$var wire 1 2, RF|reg2 [5] $end
$var wire 1 3, RF|reg2 [4] $end
$var wire 1 4, RF|reg2 [3] $end
$var wire 1 5, RF|reg2 [2] $end
$var wire 1 6, RF|reg2 [1] $end
$var wire 1 7, RF|reg2 [0] $end
$var wire 1 8, RF|reg1 [7] $end
$var wire 1 9, RF|reg1 [6] $end
$var wire 1 :, RF|reg1 [5] $end
$var wire 1 ;, RF|reg1 [4] $end
$var wire 1 <, RF|reg1 [3] $end
$var wire 1 =, RF|reg1 [2] $end
$var wire 1 >, RF|reg1 [1] $end
$var wire 1 ?, RF|reg1 [0] $end
$var wire 1 @, RF|reg0 [7] $end
$var wire 1 A, RF|reg0 [6] $end
$var wire 1 B, RF|reg0 [5] $end
$var wire 1 C, RF|reg0 [4] $end
$var wire 1 D, RF|reg0 [3] $end
$var wire 1 E, RF|reg0 [2] $end
$var wire 1 F, RF|reg0 [1] $end
$var wire 1 G, RF|reg0 [0] $end
$var wire 1 H, Multiplier|Q [7] $end
$var wire 1 I, Multiplier|Q [6] $end
$var wire 1 J, Multiplier|Q [5] $end
$var wire 1 K, Multiplier|Q [4] $end
$var wire 1 L, Multiplier|Q [3] $end
$var wire 1 M, Multiplier|Q [2] $end
$var wire 1 N, Multiplier|Q [1] $end
$var wire 1 O, Multiplier|Q [0] $end
$var wire 1 P, Multiplier|M [7] $end
$var wire 1 Q, Multiplier|M [6] $end
$var wire 1 R, Multiplier|M [5] $end
$var wire 1 S, Multiplier|M [4] $end
$var wire 1 T, Multiplier|M [3] $end
$var wire 1 U, Multiplier|M [2] $end
$var wire 1 V, Multiplier|M [1] $end
$var wire 1 W, Multiplier|M [0] $end
$var wire 1 X, Multiplier|A [7] $end
$var wire 1 Y, Multiplier|A [6] $end
$var wire 1 Z, Multiplier|A [5] $end
$var wire 1 [, Multiplier|A [4] $end
$var wire 1 \, Multiplier|A [3] $end
$var wire 1 ], Multiplier|A [2] $end
$var wire 1 ^, Multiplier|A [1] $end
$var wire 1 _, Multiplier|A [0] $end
$var wire 1 `, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 a, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 b, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 c, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 d, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 e, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 f, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 g, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 h, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 i, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 j, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 k, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 l, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 m, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 n, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 o, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 p, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 q, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 r, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 s, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 t, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 u, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 v, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 w, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 x, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 y, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 z, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 {, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 |, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 }, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 ~, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 !- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 "- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 #- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 $- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 %- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 &- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 '- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 (- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 )- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 *- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 +- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 ,- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 -- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 .- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 /- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 0- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 1- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 2- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 3- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 4- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 5- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 6- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 7- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 8- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 9- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 :- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 ;- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 <- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 =- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 >- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 ?- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 @- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 A- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 B- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 C- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 D- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 E- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 F- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 G- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 H- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 I- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 J- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 K- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 L- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 M- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 N- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 O- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 P- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 Q- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 R- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 S- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 T- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 U- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 V- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 W- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 X- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 Y- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 Z- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 [- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 \- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 ]- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 ^- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 _- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 `- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 a- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 b- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 c- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 d- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 e- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 f- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 g- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 h- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 i- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 j- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 k- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 l- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 m- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 n- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 o- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 p- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 q- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 r- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 s- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 t- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 u- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 v- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 w- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 x- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 y- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 z- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 {- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 |- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 }- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 ~- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 !. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 ". inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 #. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 $. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 %. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 &. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 '. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 (. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 ). inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 *. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 +. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 ,. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 -. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 .. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 /. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 0. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 1. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 2. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 3. PC_MUX_SEL~combout [1] $end
$var wire 1 4. PC_MUX_SEL~combout [0] $end
$var wire 1 5. OAP~combout [2] $end
$var wire 1 6. OAP~combout [1] $end
$var wire 1 7. OAP~combout [0] $end
$var wire 1 8. INST_MEM_OUT~combout [15] $end
$var wire 1 9. INST_MEM_OUT~combout [14] $end
$var wire 1 :. INST_MEM_OUT~combout [13] $end
$var wire 1 ;. INST_MEM_OUT~combout [12] $end
$var wire 1 <. INST_MEM_OUT~combout [11] $end
$var wire 1 =. INST_MEM_OUT~combout [10] $end
$var wire 1 >. INST_MEM_OUT~combout [9] $end
$var wire 1 ?. INST_MEM_OUT~combout [8] $end
$var wire 1 @. INST_MEM_OUT~combout [7] $end
$var wire 1 A. INST_MEM_OUT~combout [6] $end
$var wire 1 B. INST_MEM_OUT~combout [5] $end
$var wire 1 C. INST_MEM_OUT~combout [4] $end
$var wire 1 D. INST_MEM_OUT~combout [3] $end
$var wire 1 E. INST_MEM_OUT~combout [2] $end
$var wire 1 F. INST_MEM_OUT~combout [1] $end
$var wire 1 G. INST_MEM_OUT~combout [0] $end
$var wire 1 H. D_SEL~combout [1] $end
$var wire 1 I. D_SEL~combout [0] $end
$var wire 1 J. DATA_MEM_OUT~combout [15] $end
$var wire 1 K. DATA_MEM_OUT~combout [14] $end
$var wire 1 L. DATA_MEM_OUT~combout [13] $end
$var wire 1 M. DATA_MEM_OUT~combout [12] $end
$var wire 1 N. DATA_MEM_OUT~combout [11] $end
$var wire 1 O. DATA_MEM_OUT~combout [10] $end
$var wire 1 P. DATA_MEM_OUT~combout [9] $end
$var wire 1 Q. DATA_MEM_OUT~combout [8] $end
$var wire 1 R. DATA_MEM_OUT~combout [7] $end
$var wire 1 S. DATA_MEM_OUT~combout [6] $end
$var wire 1 T. DATA_MEM_OUT~combout [5] $end
$var wire 1 U. DATA_MEM_OUT~combout [4] $end
$var wire 1 V. DATA_MEM_OUT~combout [3] $end
$var wire 1 W. DATA_MEM_OUT~combout [2] $end
$var wire 1 X. DATA_MEM_OUT~combout [1] $end
$var wire 1 Y. DATA_MEM_OUT~combout [0] $end
$var wire 1 Z. B_SEL~combout [1] $end
$var wire 1 [. B_SEL~combout [0] $end
$var wire 1 \. A_SEL~combout [1] $end
$var wire 1 ]. A_SEL~combout [0] $end
$var wire 1 ^. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 _. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 `. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 a. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 b. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 c. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 d. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 e. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 f. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 g. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 h. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 i. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 j. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 k. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 l. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 m. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 n. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 o. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 p. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 q. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 r. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 s. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 t. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 u. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 v. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 w. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 x. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 y. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 z. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 {. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 |. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 }. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 ~. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 !/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 "/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 #/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 $/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 %/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 &/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 '/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 (/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 )/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 */ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 +/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 ,/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 -/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 ./ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 // auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 0/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 1/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 2/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 3/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 4/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 5/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 6/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 7/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 8/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 9/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 :/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 ;/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 </ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 =/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 >/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 ?/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 @/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 A/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 B/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 C/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 D/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 E/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 F/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 G/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 H/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 I/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 J/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 K/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 L/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 M/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 N/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 O/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 P/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 Q/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 R/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 S/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 T/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 U/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 V/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 W/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 X/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 Y/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 Z/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 [/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 \/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 ]/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 ^/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 _/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 `/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 a/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 b/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 c/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 d/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 e/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 f/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 g/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 h/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 i/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 j/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 k/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 l/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 m/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 n/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 o/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 p/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 q/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 r/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 s/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 t/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 u/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 v/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 w/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 x/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 y/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 z/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 {/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 |/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 }/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 ~/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 !0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 "0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 #0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 $0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 %0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 &0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
b0 %
b1010101101010101 &
0'
b1111111000010 (
0)
0*
0+
0,
b0 -
0.
b0 /
00
01
02
x3
x4
x5
x6
x7
0?
0>
0=
0<
0;
0:
09
08
0G
0F
0E
0D
0C
0B
0A
0@
0H
0I
1M
0L
0K
0J
0U
0T
0S
0R
0Q
0P
0O
0N
0V
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0g
0o
0n
0m
0l
0k
0j
0i
0h
0w
0v
0u
0t
0s
0r
0q
0p
0!!
0~
0}
0|
0{
0z
0y
0x
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0,!
0+!
0*!
1/!
1.!
1-!
07!
06!
05!
04!
03!
02!
01!
00!
18!
x9!
0:!
1;!
x<!
1=!
1>!
1?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
1O!
0P!
0Q!
0R!
1S!
0T!
0U!
1V!
0W!
0X!
1Y!
0Z!
0[!
0\!
1]!
0^!
1_!
0`!
1a!
0b!
1c!
0d!
1e!
1f!
0g!
0h!
1i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
1#"
0$"
0%"
0&"
1'"
0("
1)"
0*"
1+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
1h"
0i"
0j"
xk"
0l"
0m"
0n"
0o"
1p"
0q"
1r"
0s"
1t"
0u"
0v"
1w"
0x"
xy"
0z"
0{"
0|"
x}"
0~"
0!#
0"#
x##
0$#
0%#
0&#
x'#
x(#
0)#
x*#
x+#
0,#
0-#
0.#
0/#
x0#
x1#
02#
03#
04#
05#
x6#
x7#
08#
09#
0:#
x;#
x<#
0=#
0>#
1?#
0@#
1A#
1B#
1C#
0D#
1E#
1F#
1G#
1H#
0I#
1J#
1K#
1L#
0M#
0N#
0O#
0P#
0Q#
1R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
xc#
0d#
0e#
0f#
1g#
0h#
1i#
1j#
1k#
1l#
1m#
xn#
0o#
0p#
0q#
0r#
1s#
0t#
1u#
1v#
1w#
0x#
1y#
1z#
x{#
x|#
0}#
0~#
0!$
x"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
x,$
x-$
x.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
18$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
xD$
0E$
0F$
0G$
1H$
1I$
1J$
0K$
0L$
1M$
0N$
0O$
0P$
1Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
1Z$
0[$
0\$
1]$
0^$
0_$
0`$
1a$
0b$
0c$
0d$
0e$
0f$
0g$
xh$
0i$
0j$
0k$
0l$
1m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
1"%
0#%
0$%
0%%
1&%
0'%
0(%
0)%
0*%
1+%
0,%
0-%
0.%
0/%
00%
01%
12%
03%
04%
05%
06%
07%
18%
09%
0:%
0;%
0<%
1=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
1F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
1V%
0W%
0X%
1Y%
0Z%
0[%
0\%
0]%
0^%
0_%
1`%
0a%
1b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
1t%
0u%
0v%
0w%
1x%
0y%
1z%
0{%
1|%
0}%
0~%
1!&
0"&
1#&
0$&
1%&
0&&
1'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
x4&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
1X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
1`&
0a&
0b&
0c&
0d&
0e&
0f&
1g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
1w&
0x&
0y&
0z&
0{&
1|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
1P'
0Q'
1R'
0S'
1T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
1l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
1u'
0v'
1w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
1%(
0&(
0'(
0((
1)(
0*(
0+(
0,(
1-(
z.(
z/(
z0(
z1(
z2(
03(
04(
05(
06(
07(
08(
x9(
0:(
x;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
1E(
0F(
0G(
1H(
0I(
0J(
0K(
0L(
0M(
1N(
1O(
0P(
0Q(
1R(
0S(
0T(
0U(
1V(
0W(
0X(
0Y(
1Z(
0[(
0\(
0](
1^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
1h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
1%)
1&)
0')
0()
0))
0*)
1+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
1C)
0D)
0E)
1F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
1W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
1e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
1o)
0p)
0q)
0r)
1s)
0t)
0u)
0v)
1w)
0x)
0y)
0z)
1{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
19*
1:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
1C*
0D*
0E*
0F*
0G*
1H*
0I*
1J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
1T*
1U*
1V*
1W*
1X*
1Y*
0Z*
0[*
0\*
0]*
z^*
x_*
0`*
0a*
1b*
0c*
0d*
0e*
0f*
xg*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
1'+
0(+
1)+
0*+
1++
0,+
0-+
0.+
0/+
10+
11+
12+
03+
04+
05+
16+
07+
08+
19+
z:+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0F+
0E+
0D+
0C+
0K+
0J+
0I+
0H+
0G+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
zT+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0u+
0t+
0s+
0r+
0q+
0p+
0o+
0n+
0}+
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0',
0&,
0%,
0$,
0#,
0",
0!,
0~+
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
07,
06,
05,
04,
03,
02,
01,
00,
0?,
0>,
0=,
0<,
0;,
0:,
09,
08,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
zX,
0o,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0!-
0~,
0},
0|,
0{,
0z,
0y,
0x,
0w,
0v,
0u,
0t,
0s,
0r,
0q,
0p,
0&-
0%-
0$-
0#-
0"-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0@-
0?-
0>-
0=-
0<-
0;-
0:-
09-
08-
07-
0D-
0C-
0B-
0A-
0I-
0H-
0G-
0F-
0E-
0M-
0L-
0K-
0J-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0S-
0R-
0Q-
0P-
0O-
0N-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0r-
0q-
0p-
0o-
0n-
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0%.
02.
01.
00.
0/.
04.
03.
07.
06.
05.
0G.
1F.
0E.
0D.
0C.
0B.
1A.
1@.
1?.
1>.
1=.
1<.
1;.
0:.
09.
08.
0I.
0H.
1Y.
0X.
1W.
0V.
1U.
0T.
1S.
0R.
1Q.
1P.
0O.
1N.
0M.
1L.
0K.
1J.
0[.
0Z.
0].
0\.
0b.
0a.
0`.
0_.
0^.
0l.
0k.
0j.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
0s.
0r.
0q.
0p.
0o.
0n.
0m.
0w.
0v.
0u.
0t.
0{.
0z.
0y.
0x.
0~.
0}.
0|.
0$/
0#/
0"/
0!/
0(/
0'/
0&/
0%/
0+/
0*/
0)/
0;/
0:/
09/
08/
07/
06/
05/
04/
03/
02/
01/
00/
0//
0./
0-/
0,/
0@/
0?/
0>/
0=/
0</
0D/
0C/
0B/
0A/
0H/
0G/
0F/
0E/
0L/
0K/
0J/
0I/
0P/
0O/
0N/
0M/
0T/
0S/
0R/
0Q/
0X/
0W/
0V/
0U/
0\/
0[/
0Z/
0Y/
0`/
0_/
0^/
0]/
0d/
0c/
0b/
0a/
0h/
0g/
0f/
0e/
0l/
0k/
0j/
0i/
0p/
0o/
0n/
0m/
0t/
0s/
0r/
0q/
0x/
0w/
0v/
0u/
0|/
0{/
0z/
0y/
0"0
0!0
0~/
0}/
0&0
0%0
0$0
0#0
$end
#10000
1$
1&$
1'$
09!
#20000
b10 !
b10 "
b11 "
b10 %
1)
0$
1H.
1[.
1Z.
1\.
14$
0&$
0'$
19!
11'
1k&
1>&
1Q%
1."
1i'
1'%
0&%
1x!
1s!
0r!
1D$
1E$
1S"
1|'
1{'
1%"
0b%
1E!
0'%
0'"
1a%
1D!
0""
1c%
1F!
0s!
12!
10!
16!
14!
1}'
1$"
0|'
0{'
0%"
0)"
1("
1H%
0#"
0P'
1d%
1""
17!
1~'
0}'
1*"
1J%
1Q'
1G!
1e%
0H%
1#"
1#(
0~'
1k'
1M%
0R'
1H!
1n'
0J%
1$(
0l'
0#(
1v$
1N%
1S'
1|!
0M%
1y$
0w'
0$(
1w$
1O%
0N%
1E
1F
1D
0y$
0O%
08!
0E
0D
#30000
1$
1&$
1'$
09!
1A+
xx$
xu"
x3"
1>
#40000
b11 %
11
b1 %
0)
0$
1I.
0H.
1F$
04$
0&$
0'$
19!
1=&
0."
01'
0k&
0>&
0Q%
0"%
xy$
0w$
xD$
xC$
1>&
0E$
1#%
1K"
02!
00!
06!
04!
1J"
0K"
16!
07!
#50000
1$
1&$
1'$
09!
1l+
1:%
1;%
1<%
1~
1n
1j'
1T"
1&"
1>%
1@!
1U"
0*"
0F%
1?%
1R"
0("
1Z+
0k'
1_&
1G%
1%"
1|'
1@%
0%"
0$"
1l'
0v$
0`&
1A!
1H%
1}'
1w'
1#'
1a&
1}!
0F
1~'
0B!
1$'
1q'
18!
1#(
1C!
1&'
1$(
0l'
0w'
1E
08!
#60000
b0 !
b1 "
b0 "
01
0$
0[.
0Z.
0\.
0F$
0&$
0'$
19!
0i'
1&%
0x!
1r!
0R"
1'"
0a%
0D!
0<%
1"%
0j'
0S"
1)"
1("
1b%
0E!
0T"
0&"
0>%
0@!
0#%
0J"
0c%
0F!
1$"
0U"
1F%
0?%
0("
1P'
0d%
0Z+
0_&
0G%
0@%
1%"
0Q'
0G!
0e%
0|'
0%"
0$"
1`&
0A!
0H%
1R'
0H!
0n'
0}'
0#'
0a&
0}!
0S'
0|!
0~'
1B!
0$'
0q'
0#(
0C!
0&'
0$(
1l'
1w'
0E
18!
#70000
1$
1&$
1'$
09!
#80000
b0 %
0$
0I.
0&$
0'$
19!
0=&
0>&
06!
#90000
1$
1&$
1'$
09!
#100000
b1001111111000010 (
b1101111111000010 (
b1111111111000010 (
b1110111111000010 (
b1110011111000010 (
b1110001111000010 (
b1110001111000011 (
b1 -
1'
b10 !
b10 "
0$
1f$
1Z.
1\.
17.
1G.
0=.
0<.
0;.
1:.
19.
18.
0&$
0'$
19!
1U$
0+"
0'"
0""
1<%
0T'
1O'
1I%
1H%
0)"
1("
1&"
0#"
0I$
0H$
0M
1L
1K
1J
0H%
0&"
1>%
1@!
1,!
0.!
0-!
1*"
0F%
1?%
1k'
1_&
1G%
1%"
0l'
1v$
0`&
1A!
0w'
1#'
1a&
1}!
1F
0B!
1$'
1q'
08!
1C!
1&'
#110000
1$
1&$
1'$
09!
#120000
b11 !
b10 /
1)
b11 "
b1 %
b0 -
0'
b1 !
0$
14$
07.
1I.
1[.
13.
1].
0\.
0f$
0&$
0'$
19!
0y$
1w$
1D$
0C$
1U'
1T'
0I%
1+"
0("
1'"
1&"
1""
1=&
1i'
1'%
0&%
1y!
1x!
1s!
0r!
1/%
0<%
0U$
1v'
1V'
1J%
0O'
0*"
1)"
1("
1H%
1#"
1>&
1S"
1|'
1{'
1@%
0%"
0b%
1E!
0'%
0`%
1@$
1R"
0'"
1a%
1D!
1N"
0""
1c%
1F!
0s!
10%
0&"
0>%
0@!
0,!
1x'
1W'
1M%
0U'
0k'
0J%
1}'
1$"
0|'
0{'
0@%
1%"
0D!
1B$
0)"
0H%
0#"
0P'
1d%
0N"
1""
1`*
1F%
0?%
0R"
1I
16!
1N%
0v'
0V'
0v$
0M%
1~'
0}'
1C$
1*"
1J%
1Q'
1G!
1e%
1H%
1#"
0_&
0G%
0%"
1@
1G
1O%
0x'
0W'
0w$
1l'
0N%
1#(
0~'
1k'
1M%
0R'
1H!
1n'
0J%
1`&
0A!
0H%
1D
0I
0F
0O%
1$(
0l'
0#(
1v$
1N%
1S'
1|!
0M%
0#'
0a&
0}!
0@
0D
1y$
0$(
1w$
1O%
0N%
1B!
0$'
0q'
1E
1F
1D
0y$
0O%
0C!
0&'
0E
0D
#130000
1$
1&$
1'$
09!
1B+
xr&
1E$
1k"
1="
x2"
1?
17$
17!
11%
08$
02%
0`*
13%
#140000
1.
b0 !
b0 /
0)
b10 "
b0 %
b1 -
b10 !
0$
19$
04$
17.
0I.
0[.
03.
0].
1\.
0&$
0'$
19!
1:$
xy$
xw$
xD$
xC$
1~'
1o'
1j'
1f'
1O'
1*'
1P&
1f%
1I%
1H%
0S"
1P"
1O"
1L"
16"
0+"
0("
1'"
1&"
0""
0=&
0E$
0i'
1&%
0y!
0x!
1r!
0/%
0="
1<%
1#(
1r'
1U'
1+'
1g%
1J%
0*"
1("
0H%
0>&
0j'
1`%
0@$
0'"
1D!
00%
07$
0&"
1>%
1@!
07!
1$(
1y'
0u'
1v'
1V'
1,'
1h%
1M%
0k'
1*"
0a%
0D!
0B$
1)"
1S"
12%
1`*
01%
18$
0F%
1?%
06!
1z'
1x'
1N%
0v$
1k'
1b%
0E!
0S"
0)"
0*"
1T"
03%
0`*
1_&
1G%
1%"
1E
1I
1A
1C
0G
1v$
0c%
0F!
0P"
0$"
0T"
1*"
0k'
1U"
0`&
1A!
1B
1@
1D
0F
1P'
0d%
0O"
0#"
0~'
0U"
1k'
0v$
1Z+
1#'
1a&
1}!
1F
0Q'
0G!
0P&
0e%
0J%
0#(
0Z+
1v$
1|'
1@%
0%"
1$"
0B!
1$'
1q'
0F
1R'
0H!
0n'
0L"
0f%
0M%
0$(
0|'
0@%
1%"
0$"
1~'
1C!
1&'
1F
0S'
06"
0|!
0o'
0g%
0N%
0~'
1#(
0E
0f'
0T'
0*'
0r'
0h%
0#(
1$(
0D
0U'
0+'
0y'
0$(
0C
1E
0v'
0V'
1u'
0,'
0z'
0E
0x'
0I
0A
0B
0@
#150000
1$
1&$
1'$
09!
1e+
17$
11%
08$
1`*
#160000
0.
0$
09$
0&$
0'$
19!
0:$
#170000
1$
1&$
1'$
09!
#180000
0$
0&$
0'$
19!
#190000
1$
1&$
1'$
09!
#200000
b1110000111000011 (
b1110000011000011 (
b1110000001000011 (
b1110000000000011 (
b1110000000000001 (
b10101101010101 &
b101101010101 &
b1101010101 &
b101010101 &
b1010101 &
b10101 &
b101 &
b1 &
b0 &
b110000000000001 (
b10000000000001 (
b1 (
b0 (
b0 -
0$
07.
0Y.
0W.
0U.
0S.
0Q.
0P.
0N.
0L.
0J.
0G.
0F.
0A.
0@.
0?.
0>.
0:.
09.
08.
0&$
0'$
19!
1U'
1T'
0I%
1+"
0("
1'"
1&"
1""
xk"
0y"
0}"
0##
00#
06#
0<#
1+(
0)(
0%(
1~&
0|&
0w&
1u%
0t%
0Y%
1W%
0V%
08%
0+%
1n$
0m$
0k!
0i!
1g!
0f!
0e!
0c!
1b!
0a!
1&(
1L'
1y&
1s%
1[%
1-%
1q$
1j!
0;%
0-(
0L
0K
0J
1v'
1V'
1J%
0O'
0*"
1)"
1("
1H%
1#"
01#
07#
1,(
0+(
0&(
1!'
0~&
0y&
1v%
0u%
0[%
1\%
0W%
0:%
0-%
1r$
0n$
0s%
0j!
1.%
0g!
0q$
0L'
1M'
0b!
1;%
0<%
0~
0n
0/!
1x'
1M%
0U'
0k'
1*"
0J%
1^&
0,(
1"'
0!'
1<$
0v%
0\%
1]%
0;%
0.%
1s$
0r$
15%
0M'
1N'
1<%
0&"
0>%
0@!
1I
1z
1j
1y
1i
1!!
1o
1|
1l
1{
1k
1}
1m
1x
1h
1~
1n
1N%
0v'
0V'
0v$
1k'
0M%
1p'
1n'
1m'
0a&
0^&
1)'
1''
1|!
0$'
0"'
0=%
1?$
0<$
0]%
1I%
0G%
0<%
05%
1e%
1t$
1~!
0A!
0s$
1|'
1{'
1$"
0N'
1e'
1O'
0,"
0C!
0("
1&"
1>%
1@!
0*"
1@
0z
0j
0y
0i
0!!
0o
0|
0l
0~
0n
0}
0m
0{
0k
0x
0h
0x'
1v$
0N%
1o'
0q'
0p'
0n'
0m'
1a&
1('
0&'
0)'
0''
0|!
1$'
1@$
1=%
0?$
0I%
0H%
1G%
1J%
1("
0&"
0|'
0{'
0$"
1!"
0}!
0e%
0t$
0~!
1A!
1}'
0e'
0O'
1,"
1C!
1U'
1*"
0k'
1D
0I
0F
1r'
0o'
1q'
1*'
0('
1&'
1B$
0>%
0@!
0@$
0J%
1H%
1M%
0*"
0}'
1~'
1f%
0!"
1}!
0U'
1v'
1V'
1k'
1l'
0v$
0@
1F
0D
1y'
0u'
0r'
1+'
0*'
1F%
0?%
0("
0B$
0M%
0l'
1N%
0k'
0~'
1#(
1g%
0f%
0v'
0V'
1x'
1v$
1G
1I
0F
1z'
0y'
1,'
0+'
0_&
0G%
0%"
0N%
0v$
0#(
1$(
1h%
0g%
0x'
0G
1D
0I
1@
1F
0z'
1u'
0,'
1`&
0A!
0H%
0$(
1l'
0h%
1B
1A
0D
0F
1E
1C
0@
1w'
0#'
0a&
0}!
0B
0A
0E
0C
1B!
0$'
0q'
18!
0C!
0&'
#210000
b0 "
b0 !
1$
0\.
0Z.
1&$
1'$
09!
#220000
0$
0&$
0'$
19!
#230000
1$
1&$
1'$
09!
#240000
0$
0&$
0'$
19!
#250000
1$
1&$
1'$
09!
#260000
0$
0&$
0'$
19!
#270000
1$
1&$
1'$
09!
#280000
0$
0&$
0'$
19!
#290000
1$
1&$
1'$
09!
#300000
0$
0&$
0'$
19!
#310000
1$
1&$
1'$
09!
#320000
0$
0&$
0'$
19!
#330000
1$
1&$
1'$
09!
#340000
0$
0&$
0'$
19!
#350000
1$
1&$
1'$
09!
#360000
0$
0&$
0'$
19!
#370000
1$
1&$
1'$
09!
#380000
0$
0&$
0'$
19!
#390000
1$
1&$
1'$
09!
#400000
0$
0&$
0'$
19!
#410000
1$
1&$
1'$
09!
#420000
0$
0&$
0'$
19!
#430000
1$
1&$
1'$
09!
#440000
0$
0&$
0'$
19!
#450000
1$
1&$
1'$
09!
#460000
0$
0&$
0'$
19!
#470000
1$
1&$
1'$
09!
#480000
0$
0&$
0'$
19!
#490000
1$
1&$
1'$
09!
#500000
0$
0&$
0'$
19!
#510000
1$
1&$
1'$
09!
#520000
0$
0&$
0'$
19!
#530000
1$
1&$
1'$
09!
#540000
0$
0&$
0'$
19!
#550000
1$
1&$
1'$
09!
#560000
0$
0&$
0'$
19!
#570000
1$
1&$
1'$
09!
#580000
0$
0&$
0'$
19!
#590000
1$
1&$
1'$
09!
#600000
0$
0&$
0'$
19!
#610000
1$
1&$
1'$
09!
#620000
0$
0&$
0'$
19!
#630000
1$
1&$
1'$
09!
#640000
0$
0&$
0'$
19!
#650000
1$
1&$
1'$
09!
#660000
0$
0&$
0'$
19!
#670000
1$
1&$
1'$
09!
#680000
0$
0&$
0'$
19!
#690000
1$
1&$
1'$
09!
#700000
0$
0&$
0'$
19!
#710000
1$
1&$
1'$
09!
#720000
0$
0&$
0'$
19!
#730000
1$
1&$
1'$
09!
#740000
0$
0&$
0'$
19!
#750000
1$
1&$
1'$
09!
#760000
0$
0&$
0'$
19!
#770000
1$
1&$
1'$
09!
#780000
0$
0&$
0'$
19!
#790000
1$
1&$
1'$
09!
#800000
0$
0&$
0'$
19!
#810000
1$
1&$
1'$
09!
#820000
0$
0&$
0'$
19!
#830000
1$
1&$
1'$
09!
#840000
0$
0&$
0'$
19!
#850000
1$
1&$
1'$
09!
#860000
0$
0&$
0'$
19!
#870000
1$
1&$
1'$
09!
#880000
0$
0&$
0'$
19!
#890000
1$
1&$
1'$
09!
#900000
0$
0&$
0'$
19!
#910000
1$
1&$
1'$
09!
#920000
0$
0&$
0'$
19!
#930000
1$
1&$
1'$
09!
#940000
0$
0&$
0'$
19!
#950000
1$
1&$
1'$
09!
#960000
0$
0&$
0'$
19!
#970000
1$
1&$
1'$
09!
#980000
0$
0&$
0'$
19!
#990000
1$
1&$
1'$
09!
#1000000
