<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_dev_global_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_dev_global_regs Struct Reference</h1>Device Global Registers.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o0">dcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Configuration Register.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o1">dctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Control Register.  <a href="#o1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o2">dsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Status Register (Read Only).  <a href="#o2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o3">unused</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o4">diepmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Endpoint Common Interrupt Mask Register.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o5">doepmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device OUT Endpoint Common Interrupt Mask Register.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o6">daint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device All Endpoints Interrupt Register.  <a href="#o6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o7">daintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device All Endpoints Interrupt Mask Register.  <a href="#o7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o8">dtknqr1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-1 (Read Only).  <a href="#o8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o9">dtknqr2</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-2 (Read Only).  <a href="#o9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o10">dvbusdis</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device VBUS discharge Register.  <a href="#o10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o11">dvbuspulse</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device VBUS Pulse Register.  <a href="#o11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o12">dtknqr3_dthrctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-3 (Read Only).  <a href="#o12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o13">dtknqr4_fifoemptymsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device IN Token Queue Read Register-4 (Read Only).  <a href="#o13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o14">deachint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each Endpoint Interrupt Register (Read Only).  <a href="#o14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o15">deachintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each Endpoint Interrupt mask Register (Read/Write).  <a href="#o15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o16">diepeachintmsk</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each In Endpoint Interrupt mask Register (Read/Write).  <a href="#o16"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html#o17">doepeachintmsk</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Each Out Endpoint Interrupt mask Register (Read/Write).  <a href="#o17"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Device Global Registers. 
<p>
<em>Offsets 800h-BFFh</em><p>
The following structures define the size and relative field offsets for the Device Mode Registers.<p>
<em>These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.</em> 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01079">1079</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o0" doxytag="dwc_otg_dev_global_regs::dcfg"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o0">dwc_otg_dev_global_regs::dcfg</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Configuration Register. 
<p>
<em>Offset 800h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01081">1081</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o1" doxytag="dwc_otg_dev_global_regs::dctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o1">dwc_otg_dev_global_regs::dctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Control Register. 
<p>
<em>Offset: 804h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01083">1083</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o2" doxytag="dwc_otg_dev_global_regs::dsts"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o2">dwc_otg_dev_global_regs::dsts</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Status Register (Read Only). 
<p>
<em>Offset: 808h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01085">1085</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o3" doxytag="dwc_otg_dev_global_regs::unused"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o3">dwc_otg_dev_global_regs::unused</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reserved. 
<p>
<em>Offset: 80Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01087">1087</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_otg_dev_global_regs::diepmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o4">dwc_otg_dev_global_regs::diepmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device IN Endpoint Common Interrupt Mask Register. 
<p>
<em>Offset: 810h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01090">1090</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="dwc_otg_dev_global_regs::doepmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o5">dwc_otg_dev_global_regs::doepmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device OUT Endpoint Common Interrupt Mask Register. 
<p>
<em>Offset: 814h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01093">1093</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o6" doxytag="dwc_otg_dev_global_regs::daint"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o6">dwc_otg_dev_global_regs::daint</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device All Endpoints Interrupt Register. 
<p>
<em>Offset: 818h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01095">1095</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="dwc_otg_dev_global_regs::daintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o7">dwc_otg_dev_global_regs::daintmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device All Endpoints Interrupt Mask Register. 
<p>
<em>Offset: 81Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01098">1098</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o8" doxytag="dwc_otg_dev_global_regs::dtknqr1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o8">dwc_otg_dev_global_regs::dtknqr1</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device IN Token Queue Read Register-1 (Read Only). 
<p>
<em>Offset: 820h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01101">1101</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o9" doxytag="dwc_otg_dev_global_regs::dtknqr2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o9">dwc_otg_dev_global_regs::dtknqr2</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device IN Token Queue Read Register-2 (Read Only). 
<p>
<em>Offset: 824h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01104">1104</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o10" doxytag="dwc_otg_dev_global_regs::dvbusdis"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o10">dwc_otg_dev_global_regs::dvbusdis</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device VBUS discharge Register. 
<p>
<em>Offset: 828h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01106">1106</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o11" doxytag="dwc_otg_dev_global_regs::dvbuspulse"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o11">dwc_otg_dev_global_regs::dvbuspulse</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device VBUS Pulse Register. 
<p>
<em>Offset: 82Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01108">1108</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o12" doxytag="dwc_otg_dev_global_regs::dtknqr3_dthrctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o12">dwc_otg_dev_global_regs::dtknqr3_dthrctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device IN Token Queue Read Register-3 (Read Only). 
<p>
/ Device Thresholding control register (Read/Write) <em>Offset: 830h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01112">1112</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o13" doxytag="dwc_otg_dev_global_regs::dtknqr4_fifoemptymsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o13">dwc_otg_dev_global_regs::dtknqr4_fifoemptymsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device IN Token Queue Read Register-4 (Read Only). 
<p>
/ Device IN EPs empty Inr. Mask Register (Read/Write) <em>Offset: 834h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01116">1116</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o14" doxytag="dwc_otg_dev_global_regs::deachint"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o14">dwc_otg_dev_global_regs::deachint</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Each Endpoint Interrupt Register (Read Only). 
<p>
/ <em>Offset: 838h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01119">1119</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o15" doxytag="dwc_otg_dev_global_regs::deachintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o15">dwc_otg_dev_global_regs::deachintmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Each Endpoint Interrupt mask Register (Read/Write). 
<p>
/ <em>Offset: 83Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01122">1122</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o16" doxytag="dwc_otg_dev_global_regs::diepeachintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o16">dwc_otg_dev_global_regs::diepeachintmsk</a>[MAX_EPS_CHANNELS]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Each In Endpoint Interrupt mask Register (Read/Write). 
<p>
/ <em>Offset: 840h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01125">1125</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o17" doxytag="dwc_otg_dev_global_regs::doepeachintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__dev__global__regs.html#o17">dwc_otg_dev_global_regs::doepeachintmsk</a>[MAX_EPS_CHANNELS]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Each Out Endpoint Interrupt mask Register (Read/Write). 
<p>
/ <em>Offset: 880h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01128">1128</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
