$date
	Sun Oct 12 19:57:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_bit_comparator_tb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var reg 1 $ a0 $end
$var reg 1 % a1 $end
$var reg 1 & b0 $end
$var reg 1 ' b1 $end
$scope module dut $end
$var wire 1 $ a0 $end
$var wire 1 % a1 $end
$var wire 1 & b0 $end
$var wire 1 ' b1 $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
1!
$end
#5
1"
0!
1'
#10
0'
1&
#15
1'
#20
1#
0"
0'
0&
1%
#25
0#
1!
1'
#30
1#
0"
0!
0'
1&
#35
0#
1"
1'
#40
1#
0"
0'
0&
0%
1$
#45
0#
1"
1'
#50
0"
1!
0'
1&
#55
1"
0!
1'
#60
0"
1#
0'
0&
1%
#65
1'
#70
1#
0'
1&
#75
0#
1!
1'
#80
