
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;


entity sqrt is port 
(

	entrada            		 : in std_logic_vector(7 downto 0);
	clk, rstsystem				 : in std_logic;
	resultado, teste         : out std_logic_vector(7 downto 0)

);
end sqrt;

architecture hardware of sqrt is 

	component controleSqrt port
	(
		rstsystem, c1out,clk : in std_logic;
		m1ctrl, m2ctrl, m3ctrl, m4ctrl : out std_logic;  
		m5ctrl : out std_logic_vector (1 downto 0);
		r1wr, r1rd, r2wr, r2rd, r3wr, r3rd, r4wr, r4rd, r5wr, r5rd, r6wr, r6rd, r7wr, r7rd : out std_logic
	); 
	end component; 

	component som_8bits port
	(
		in1 : in std_logic_vector(7 downto 0);
	   in2 : in std_logic_vector(7 downto 0);
	   result : out std_logic_vector(7 downto 0)  
	
	);
	end component;
	
		
	component reg_8bits port
	(
		clk: in std_logic;
		wr : in std_logic;
		rd : in std_logic;
		d	: in std_logic_vector (7 downto 0);
		q  : out std_logic_vector(7 downto 0) 

	);
	end component;
	
	
	component comp_8bits port 
	( 	
		a, b : in std_logic_vector (7 downto 0);
		equals: out std_logic
	); 
	end component;
	
	
	component mux3x1 port
	(
		sel : in std_logic_vector (1 downto 0);
		A, B, C	 : in std_logic_vector (7 downto 0);
		O 	 : out std_logic_vector (7 downto 0)
	);
	end component;
	
	component mux2x1 port
	(
		sel : in std_logic;
		A, B: in std_logic_vector (7 downto 0);
		O 	 : out std_logic_vector (7 downto 0)
	);
	end component;
	
		signal s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,s12,s13: std_logic_vector(7 downto 0);
		signal c1out : std_logic; 
		signal  sr2wr, sr2rd, sr3wr, sr3rd, sr4wr, sr4rd : std_logic; 
		signal sr5wr, sr5rd, sr6wr, sr6rd, sr7wr, sr7rd, selm1, selm2, selm3, selm4: std_logic; 
		signal selm5 : std_logic_vector(1 downto 0);

	begin 
	
	R2: reg_8bits PORT MAP(clk, sr2wr, sr2rd, "00000100", s13);
	R3: reg_8bits PORT MAP(clk, sr3wr, sr3rd, "00000010", s4);
	R4: reg_8bits PORT MAP(clk, sr4wr, sr4rd, "00000001", s7);
	R5: reg_8bits PORT MAP(clk, sr5wr, sr5rd, s3, s2);
	R6: reg_8bits PORT MAP(clk, sr6wr, sr6rd, s6, s5);
	R7: reg_8bits PORT MAP(clk, sr7wr, sr7rd, s9, s8);
	
	
	m1: mux2x1 PORT MAP(selm1, s13, s12,s3);
	m2: mux2x1 PORT MAP(selm2, s7, s12,s6);
	m3: mux2x1 PORT MAP(selm3, s4, s12,s9);
	m4: mux2x1 PORT MAP(selm4, s7, s8,s11);
	m5: mux3x1 PORT MAP(selm5, s2, s4,s5, s10);
	
	som1: som_8bits PORT MAP(s10, s11, s12);
	
	c1: comp_8bits PORT MAP(s2, entrada, c1out);
	
	maquina_estado : controleSqrt PORT MAP (rstsystem, c1out, clk, selm1, selm2,selm3, selm4, selm5, sr2wr, sr2rd, sr3wr, sr3rd, sr4wr, sr4rd, sr5wr, sr5rd, sr6wr, sr6rd, sr7wr, sr7rd); 

	
	teste <= s2;
	resultado <= s5; 
	
	end hardware; 
	
	