# Loading project Sequence detector
vsim work.seq_det_tb
# vsim work.seq_det_tb 
# Start time: 11:07:53 on Jul 07,2021
# Loading work.seq_det_tb
# Loading work.seq_det
add wave -position insertpoint sim:/seq_det_tb/*
run -all
# Reset=1, state=xx, Din=0, Output Dout=x
# Reset=0, state=00, Din=0, Output Dout=0
# Reset=0, state=00, Din=1, Output Dout=0
# Reset=0, state=01, Din=1, Output Dout=0
# Reset=0, state=01, Din=0, Output Dout=0
# Reset=0, state=10, Din=0, Output Dout=0
# Reset=0, state=10, Din=1, Output Dout=0
# Correct output at state 11
# Reset=0, state=11, Din=1, Output Dout=1
# Reset=0, state=11, Din=0, Output Dout=1
# Reset=0, state=10, Din=0, Output Dout=0
# Reset=0, state=10, Din=1, Output Dout=0
# Correct output at state 11
# Reset=0, state=11, Din=1, Output Dout=1
# Reset=1, state=11, Din=1, Output Dout=1
# Reset=1, state=00, Din=1, Output Dout=0
# Reset=0, state=00, Din=1, Output Dout=0
# Reset=0, state=01, Din=1, Output Dout=0
# Reset=0, state=01, Din=0, Output Dout=0
# Reset=0, state=10, Din=0, Output Dout=0
# Reset=0, state=10, Din=1, Output Dout=0
# Correct output at state 11
# Reset=0, state=11, Din=1, Output Dout=1
# Reset=0, state=01, Din=1, Output Dout=0
# ** Note: $finish    : /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/tb/seq_det_tb.v(93)
#    Time: 125 ps  Iteration: 0  Instance: /seq_det_tb
# 1
# Break in Module seq_det_tb at /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/tb/seq_det_tb.v line 93
# End time: 11:09:39 on Jul 07,2021, Elapsed time: 0:01:46
# Errors: 0, Warnings: 1
