// generated by newgenasym  Mon Jul 17 15:33:21 2006


module sn74lvc2g00 (a, b, \y* );
    input [0:0] a;
    input [0:0] b;
    input [0:0] \y* ;


    initial
        begin
        end

endmodule
