{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@89:107@HdlStmProcess", "  .out_bits({\n    up_status_ifs_ready\n  })\n);\n\nalways @(posedge up_clk) begin\n  if (up_reset_synchronizer == 1'b1) begin\n    up_status_latency <= 'h00;\n  end else begin\n    if (up_status_ifs_ready == 1'b1) begin\n      up_status_latency <= core_status_latency;\n    end\n  end\nend\n\nalways @(*) begin\n  if (up_raddr[2] == 1'b1) begin\n    if (up_ilas_ready == 1'b1) begin\n      up_rdata = up_ilas_rdata;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[94, "always @(posedge up_clk) begin\n"], [95, "  if (up_reset_synchronizer == 1'b1) begin\n"], [96, "    up_status_latency <= 'h00;\n"], [97, "  end else begin\n"], [98, "    if (up_status_ifs_ready == 1'b1) begin\n"], [99, "      up_status_latency <= core_status_latency;\n"], [102, "end\n"]], "Add": [[99, "  wire [1:0] up_status_ctrl_state;\n"], [99, "  wire up_status_ifs_ready;\n"], [99, "  reg [13:0] up_status_latency = 'h00;\n"], [99, "  wire [31:0] up_ilas_rdata;\n"], [99, "  wire up_ilas_ready;\n"], [99, "  sync_bits #(\n"], [99, "    .NUM_OF_BITS(1)\n"], [99, "  ) i_cdc_status_ready (\n"], [99, "    .in_bits({\n"], [99, "      core_status_ifs_ready\n"], [99, "    }),\n"], [99, "    .out_clk(up_clk),\n"], [99, "    .out_resetn(1'b1),\n"], [99, "    .out_bits({\n"], [99, "      up_status_ifs_ready\n"], [99, "    }));\n"], [99, "  always @(posedge up_clk) begin\n"], [99, "    if (up_reset_synchronizer == 1'b1) begin\n"], [99, "      up_status_latency <= 'h00;\n"], [99, "    end else begin\n"], [99, "      if (up_status_ifs_ready == 1'b1) begin\n"], [99, "        up_status_latency <= core_status_latency;\n"], [99, "      end\n"]]}}