Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 25 13:37:26 2022
| Host         : LAPTOP-E6OJ17HV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alu_control_sets_placed.rpt
| Design       : alu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------+---------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------+------------------------+---------------------+------------------+----------------+
|  Cero/z_i_2_n_0 |                        |                     |                1 |              1 |
|  dp/enable      |                        |                     |                1 |              2 |
|  dp/enable      |                        | rst_IBUF            |                2 |              3 |
|  clk_IBUF_BUFG  |                        |                     |                1 |              3 |
|  dp/enable      | dp/bcd[3]_i_2_n_0      | dp/bcd[3]_i_1_n_0   |                1 |              4 |
|  clk_IBUF_BUFG  | CorrerIzq/A[3]_i_1_n_0 |                     |                1 |              4 |
|  clk_IBUF_BUFG  |                        | dp/cfreq[0]_i_1_n_0 |                5 |             17 |
+-----------------+------------------------+---------------------+------------------+----------------+


