###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:34:57 2023
#  Design:            system_top
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.032
  Arrival Time                  0.277
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset             |           |       |   0.000 |   -0.245 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |   -0.245 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset | MX2XLM    | 0.276 |   0.276 |    0.031 | 
     | U_UART_reset_synchronizer/Q_reg[1]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.001 |   0.277 |    0.032 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk             |           |       |   0.000 |    0.245 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk             | CLKMX2X2M | 0.000 |   0.000 |    0.245 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |   0.000 |    0.245 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |   0.000 |    0.245 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[0]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.032
  Arrival Time                  0.277
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset             |           |       |   0.000 |   -0.245 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |   -0.245 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset | MX2XLM    | 0.276 |   0.276 |    0.031 | 
     | U_UART_reset_synchronizer/Q_reg[0]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.001 |   0.277 |    0.032 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk             |           |       |   0.000 |    0.245 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk             | CLKMX2X2M | 0.000 |   0.000 |    0.245 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |   0.000 |    0.245 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |   0.000 |    0.245 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U_reference_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[0]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.068
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.968
  Arrival Time                  0.276
  Slack Time                   13.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |  -13.245 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |  -13.245 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.276 |   0.276 |  -12.969 | 
     | U_reference_reset_synchronizer/Q_reg[0]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.276 |  -12.968 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk             |           |       |  12.000 |   25.245 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   25.245 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   25.245 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   25.245 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.068
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.968
  Arrival Time                  0.276
  Slack Time                   13.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |  -13.245 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |  -13.245 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.276 |   0.276 |  -12.969 | 
     | U_reference_reset_synchronizer/Q_reg[1]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.276 |  -12.968 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk             |           |       |  12.000 |   25.245 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   25.245 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   25.245 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   25.245 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin U_ALU/ALU_result_reg[1]/CK 
Endpoint:   U_ALU/ALU_result_reg[1]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.845
  Slack Time                   13.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.810 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.810 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.443 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.422 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.312 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.287 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.972 | 
     | U_ALU/ALU_result_reg[1]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.008 |   0.845 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.810 | 
     | U_ALU/ALU_result_reg[1]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.810 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin U_ALU/ALU_result_reg[0]/CK 
Endpoint:   U_ALU/ALU_result_reg[0]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.846
  Slack Time                   13.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.810 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.810 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.444 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.422 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.313 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.287 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.973 | 
     | U_ALU/ALU_result_reg[0]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.009 |   0.846 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.810 | 
     | U_ALU/ALU_result_reg[0]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.810 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin U_ALU/ALU_result_reg[2]/CK 
Endpoint:   U_ALU/ALU_result_reg[2]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.848
  Slack Time                   13.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.812 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.812 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.446 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.424 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.314 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.289 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.975 | 
     | U_ALU/ALU_result_reg[2]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.010 |   0.848 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.812 | 
     | U_ALU/ALU_result_reg[2]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.812 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U_ALU/ALU_result_reg[3]/CK 
Endpoint:   U_ALU/ALU_result_reg[3]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.848
  Slack Time                   13.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.813 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.813 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.447 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.425 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.315 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.290 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.975 | 
     | U_ALU/ALU_result_reg[3]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.011 |   0.848 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.813 | 
     | U_ALU/ALU_result_reg[3]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.813 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin U_ALU/ALU_result_valid_reg/CK 
Endpoint:   U_ALU/ALU_result_valid_reg/RN (^) checked with trailing edge of 
'ALU_CLK'
Beginpoint: scan_reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.851
  Slack Time                   13.815
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.815 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.815 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.449 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.427 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.317 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.292 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.978 | 
     | U_ALU/ALU_result_valid_reg/RN                      |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.013 |   0.851 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.815 | 
     | U_ALU/ALU_result_valid_reg/CK   |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.815 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin U_ALU/ALU_result_reg[10]/CK 
Endpoint:   U_ALU/ALU_result_reg[10]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.321 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.296 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[10]/RN                        |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.017 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[10]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin U_ALU/ALU_result_reg[15]/CK 
Endpoint:   U_ALU/ALU_result_reg[15]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.321 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.296 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[15]/RN                        |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.017 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[15]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin U_ALU/ALU_result_reg[9]/CK 
Endpoint:   U_ALU/ALU_result_reg[9]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.296 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[9]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[9]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin U_ALU/ALU_result_reg[11]/CK 
Endpoint:   U_ALU/ALU_result_reg[11]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.296 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[11]/RN                        |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[11]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin U_ALU/ALU_result_reg[8]/CK 
Endpoint:   U_ALU/ALU_result_reg[8]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[8]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[8]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin U_ALU/ALU_result_reg[6]/CK 
Endpoint:   U_ALU/ALU_result_reg[6]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[6]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[6]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin U_ALU/ALU_result_reg[7]/CK 
Endpoint:   U_ALU/ALU_result_reg[7]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[7]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[7]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin U_ALU/ALU_result_reg[12]/CK 
Endpoint:   U_ALU/ALU_result_reg[12]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[12]/RN                        |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[12]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin U_ALU/ALU_result_reg[13]/CK 
Endpoint:   U_ALU/ALU_result_reg[13]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[13]/RN                        |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[13]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin U_ALU/ALU_result_reg[14]/CK 
Endpoint:   U_ALU/ALU_result_reg[14]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.819 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.431 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[14]/RN                        |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.819 | 
     | U_ALU/ALU_result_reg[14]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.819 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin U_ALU/ALU_result_reg[4]/CK 
Endpoint:   U_ALU/ALU_result_reg[4]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.820 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.820 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.432 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[4]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.820 | 
     | U_ALU/ALU_result_reg[4]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.820 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin U_ALU/ALU_result_reg[5]/CK 
Endpoint:   U_ALU/ALU_result_reg[5]/RN (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         12.000
+ Removal                      -0.064
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.964
  Arrival Time                  0.855
  Slack Time                   13.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                                       |           |       |   0.000 |  -13.820 | 
     | U_reference_reset_multiplexer/U1/B                 |  ^   | scan_reset                                       | MX2X8M    | 0.000 |   0.000 |  -13.820 | 
     | U_reference_reset_multiplexer/U1/Y                 |  ^   | multiplexed_reference_reset_synchronized         | MX2X8M    | 0.366 |   0.366 |  -13.453 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/A |  ^   | multiplexed_reference_reset_synchronized         | BUFX32M   | 0.022 |   0.388 |  -13.432 | 
     | FE_OFC8_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX32M   | 0.110 |   0.498 |  -13.322 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/A |  ^   | FE_OFN8_multiplexed_reference_reset_synchronized | BUFX8M    | 0.025 |   0.523 |  -13.297 | 
     | FE_OFC9_multiplexed_reference_reset_synchronized/Y |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | BUFX8M    | 0.315 |   0.837 |  -12.982 | 
     | U_ALU/ALU_result_reg[5]/RN                         |  ^   | FE_OFN9_multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.018 |   0.855 |  -12.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   25.820 | 
     | U_ALU/ALU_result_reg[5]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   25.820 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U_clock_divider/counter_reg[4]/CK 
Endpoint:   U_clock_divider/counter_reg[4]/SI (^) checked with trailing edge of 
'SCAN_CLK'
Beginpoint: SI[1]                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.000
  Slack Time                   49.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                   |      |       |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[1]                             |  ^   | SI[1] |           |       |   0.000 |  -49.962 | 
     | U_clock_divider/counter_reg[4]/SI |  ^   | SI[1] | SDFFRQX1M | 0.000 |   0.000 |  -49.962 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                      |           |       |  Time   |   Time   | 
     |-----------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk             |           |       |  50.000 |   99.962 | 
     | U_UART_clock_multiplexer/U1/B     |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |   99.962 | 
     | U_UART_clock_multiplexer/U1/Y     |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |   99.962 | 
     | U_clock_divider/counter_reg[4]/CK |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |   99.962 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U_register_file/memory_reg[10][2]/CK 
Endpoint:   U_register_file/memory_reg[10][2]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: SI[0]                                (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.000
  Slack Time                   49.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                      |      |       |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[0]                                |  ^   | SI[0] |           |       |   0.000 |  -49.962 | 
     | U_register_file/memory_reg[10][2]/SI |  ^   | SI[0] | SDFFRQX1M | 0.000 |   0.000 |  -49.962 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk                  |           |       |  50.000 |   99.962 | 
     | U_reference_clock_multiplexer/U1/B   |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   99.962 | 
     | U_reference_clock_multiplexer/U1/Y   |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   99.962 | 
     | U_register_file/memory_reg[10][2]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   99.962 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/U_bus_
synchronizer/U0_register/Q_reg[0]/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/
Q_reg[0]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: SI[2]                                                               
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.001
  Slack Time                   49.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                                              |  ^   | SI[2] |           |       |   0.000 |  -49.963 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | SI[2] | SDFFRQX1M | 0.001 |   0.001 |  -49.962 | 
     | nizer/U0_register/Q_reg[0]/SI                      |      |       |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |           |       |  50.000 |   99.963 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM    | 0.000 |  50.000 |   99.963 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM    | 0.000 |  50.000 |   99.963 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk | SDFFRQX1M | 0.000 |  50.000 |   99.963 | 
     | nizer/U0_register/Q_reg[0]/CK                      |      |                                  |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin U_register_file/memory_reg[3][2]/CK 
Endpoint:   U_register_file/memory_reg[3][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                       0.069
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.831
  Arrival Time                  0.378
  Slack Time                   50.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |            |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |            |       |   0.000 |  -50.209 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M     | 0.000 |   0.000 |  -50.209 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M     | 0.366 |   0.366 |  -49.843 | 
     | U_register_file/memory_reg[3][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRHQX4M | 0.012 |   0.378 |  -49.831 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |            |       |  50.000 |  100.209 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M  | 0.000 |  50.000 |  100.209 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  50.000 |  100.209 | 
     | U_register_file/memory_reg[3][2]/CK |  ^   | multiplexed_reference_clk | SDFFRHQX4M | 0.000 |  50.000 |  100.209 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin U_register_file/memory_reg[3][3]/CK 
Endpoint:   U_register_file/memory_reg[3][3]/SN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                       0.066
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.834
  Arrival Time                  0.377
  Slack Time                   50.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.211 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.211 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.845 | 
     | U_register_file/memory_reg[3][3]/SN |  ^   | multiplexed_reference_reset_synchronized | SDFFSQX1M | 0.011 |   0.377 |  -49.834 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.211 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.211 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.211 | 
     | U_register_file/memory_reg[3][3]/CK |  ^   | multiplexed_reference_clk | SDFFSQX1M | 0.000 |  50.000 |  100.211 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin U_clock_divider/odd_toggle_reg/CK 
Endpoint:   U_clock_divider/odd_toggle_reg/SN (^) checked with trailing edge of 
'SCAN_CLK'
Beginpoint: scan_reset                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                       0.067
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.833
  Arrival Time                  0.382
  Slack Time                   50.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                                     |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                        |  ^   | scan_reset                          |           |       |   0.000 |  -50.215 | 
     | U_UART_reset_multiplexer/U1/B     |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.215 | 
     | U_UART_reset_multiplexer/U1/Y     |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.847 | 
     | U_clock_divider/odd_toggle_reg/SN |  ^   | multiplexed_UART_reset_synchronized | SDFFSQX1M | 0.014 |   0.382 |  -49.833 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                      |           |       |  Time   |   Time   | 
     |-----------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk             |           |       |  50.000 |  100.215 | 
     | U_UART_clock_multiplexer/U1/B     |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.215 | 
     | U_UART_clock_multiplexer/U1/Y     |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.215 | 
     | U_clock_divider/odd_toggle_reg/CK |  ^   | multiplexed_UART_clk | SDFFSQX1M | 0.000 |  50.000 |  100.215 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin U_UART/U_UART_transmitter/U_UART_
transmitter_FSM/current_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[2]/SN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                       0.067
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.833
  Arrival Time                  0.382
  Slack Time                   50.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.215 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.215 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.848 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_reset_synchronized | SDFFSQX1M | 0.014 |   0.382 |  -49.833 | 
     | urrent_state_reg[2]/SN                             |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |           |       |  50.000 |  100.215 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM    | 0.000 |  50.000 |  100.215 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM    | 0.000 |  50.000 |  100.215 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk | SDFFSQX1M | 0.000 |  50.000 |  100.215 | 
     | urrent_state_reg[2]/CK                             |      |                                  |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin U_UART_transmitter_data_synchronizer/U_bus_
synchronizer/register_instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.025
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.925
  Arrival Time                  0.381
  Slack Time                   50.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                     |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |          |       |   0.000 |  -50.306 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M   | 0.000 |   0.000 |  -50.306 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M   | 0.368 |   0.368 |  -49.938 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_reset_synchronized | DFFSRX1M | 0.013 |   0.381 |  -49.925 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/RN  |      |                                     |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |          |       |  50.000 |  100.306 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM   | 0.000 |  50.000 |  100.306 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM   | 0.000 |  50.000 |  100.306 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk | DFFSRX1M | 0.000 |  50.000 |  100.306 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/CK  |      |                                  |          |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin U_register_file/memory_reg[2][1]/CK 
Endpoint:   U_register_file/memory_reg[2][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.368
  Slack Time                   50.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.330 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.330 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.964 | 
     | U_register_file/memory_reg[2][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.368 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.330 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.330 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.330 | 
     | U_register_file/memory_reg[2][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.330 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin U_register_file/memory_reg[2][2]/CK 
Endpoint:   U_register_file/memory_reg[2][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.368
  Slack Time                   50.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.330 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.330 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.964 | 
     | U_register_file/memory_reg[2][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.368 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.330 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.330 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.330 | 
     | U_register_file/memory_reg[2][2]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.330 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin U_register_file/memory_reg[2][5]/CK 
Endpoint:   U_register_file/memory_reg[2][5]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.369
  Slack Time                   50.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.331 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.331 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.965 | 
     | U_register_file/memory_reg[2][5]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.369 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.331 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.331 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.331 | 
     | U_register_file/memory_reg[2][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.331 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin U_register_file/memory_reg[2][3]/CK 
Endpoint:   U_register_file/memory_reg[2][3]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.369
  Slack Time                   50.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.332 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.332 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.966 | 
     | U_register_file/memory_reg[2][3]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.369 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.332 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_register_file/memory_reg[2][3]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin U_register_file/memory_reg[2][4]/CK 
Endpoint:   U_register_file/memory_reg[2][4]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.369
  Slack Time                   50.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.332 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.332 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.966 | 
     | U_register_file/memory_reg[2][4]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.369 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.332 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_register_file/memory_reg[2][4]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.370
  Slack Time                   50.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.332 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.332 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.964 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.002 |   0.370 |  -49.962 | 
     | a_reg[3]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.332 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.332 | 
     | a_reg[3]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin U_register_file/memory_reg[3][0]/CK 
Endpoint:   U_register_file/memory_reg[3][0]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.370
  Slack Time                   50.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.332 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.332 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.966 | 
     | U_register_file/memory_reg[3][0]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.004 |   0.370 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.332 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_register_file/memory_reg[3][0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.370
  Slack Time                   50.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.332 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.332 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.964 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.002 |   0.370 |  -49.962 | 
     | a_reg[2]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.332 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.332 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.332 | 
     | a_reg[2]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U_register_file/memory_reg[2][7]/CK 
Endpoint:   U_register_file/memory_reg[2][7]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.371
  Slack Time                   50.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.333 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.333 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.967 | 
     | U_register_file/memory_reg[2][7]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.005 |   0.371 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.333 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.333 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.333 | 
     | U_register_file/memory_reg[2][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.333 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[4]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.372
  Slack Time                   50.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.334 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.334 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.966 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.004 |   0.372 |  -49.962 | 
     | a_reg[4]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.334 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.334 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.334 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.334 | 
     | a_reg[4]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin U_UART/U_UART_receiver/U_parity_bit_checker/
parity_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.058
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.958
  Arrival Time                  0.376
  Slack Time                   50.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.334 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.334 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.966 | 
     | U_UART/U_UART_receiver/U_parity_bit_checker/parity |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX2M | 0.008 |   0.376 |  -49.958 | 
     | _bit_error_reg/RN                                  |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.334 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.334 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.334 | 
     | U_UART/U_UART_receiver/U_parity_bit_checker/parity |  ^   | multiplexed_UART_clk | SDFFRQX2M | 0.000 |  50.000 |  100.334 | 
     | _bit_error_reg/CK                                  |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U_register_file/memory_reg[2][6]/CK 
Endpoint:   U_register_file/memory_reg[2][6]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.372
  Slack Time                   50.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.334 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.334 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.968 | 
     | U_register_file/memory_reg[2][6]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.006 |   0.372 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.334 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.334 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.334 | 
     | U_register_file/memory_reg[2][6]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.334 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[5]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.373
  Slack Time                   50.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.335 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.335 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.967 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.005 |   0.373 |  -49.962 | 
     | a_reg[5]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.335 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.335 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.335 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.335 | 
     | a_reg[5]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U_register_file/memory_reg[3][1]/CK 
Endpoint:   U_register_file/memory_reg[3][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.373
  Slack Time                   50.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.335 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.335 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.969 | 
     | U_register_file/memory_reg[3][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.007 |   0.373 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.335 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.335 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.335 | 
     | U_register_file/memory_reg[3][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.335 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[6]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.374
  Slack Time                   50.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.336 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.336 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.968 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.006 |   0.374 |  -49.962 | 
     | a_reg[6]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.336 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.336 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.336 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.336 | 
     | a_reg[6]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U_register_file/memory_reg[3][6]/CK 
Endpoint:   U_register_file/memory_reg[3][6]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.374
  Slack Time                   50.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.337 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.337 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.970 | 
     | U_register_file/memory_reg[3][6]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.008 |   0.374 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.337 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.337 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.337 | 
     | U_register_file/memory_reg[3][6]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.337 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[7]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.374
  Slack Time                   50.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.337 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.337 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.969 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.007 |   0.374 |  -49.962 | 
     | a_reg[7]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.337 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.337 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.337 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.337 | 
     | a_reg[7]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U_register_file/memory_reg[3][7]/CK 
Endpoint:   U_register_file/memory_reg[3][7]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.375
  Slack Time                   50.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.337 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.337 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.971 | 
     | U_register_file/memory_reg[3][7]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.009 |   0.375 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.337 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.337 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.337 | 
     | U_register_file/memory_reg[3][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.337 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.376
  Slack Time                   50.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -50.338 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -50.338 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.368 |   0.368 |  -49.970 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.008 |   0.376 |  -49.962 | 
     | a_reg[1]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |           |       |  50.000 |  100.338 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |  100.338 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |  100.338 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |  100.338 | 
     | a_reg[1]/CK                                        |      |                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U_register_file/memory_reg[3][5]/CK 
Endpoint:   U_register_file/memory_reg[3][5]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.377
  Slack Time                   50.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.339 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.339 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.973 | 
     | U_register_file/memory_reg[3][5]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.011 |   0.377 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.339 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.339 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.339 | 
     | U_register_file/memory_reg[3][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.339 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U_register_file/memory_reg[4][2]/CK 
Endpoint:   U_register_file/memory_reg[4][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Removal                      -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.962
  Arrival Time                  0.378
  Slack Time                   50.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -50.340 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -50.340 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.366 |   0.366 |  -49.974 | 
     | U_register_file/memory_reg[4][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.012 |   0.378 |  -49.962 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |  100.340 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |  100.340 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |  100.340 | 
     | U_register_file/memory_reg[4][2]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |  100.340 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

