#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 18 14:18:08 2021
# Process ID: 5380
# Current directory: D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3740 D:\BELGELER\PROJERLER\VVADO\VERLOG\moore_detect_state_machine\moore_detect_state_machine.xpr
# Log file: D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/vivado.log
# Journal file: D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinxxx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 843.188 ; gain = 113.871
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: moore_detect
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 949.754 ; gain = 78.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'moore_detect' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:23]
	Parameter s1 bound to: 3'b000 
	Parameter s2 bound to: 3'b001 
	Parameter s3 bound to: 3'b010 
	Parameter s4 bound to: 3'b011 
	Parameter s5 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:40]
WARNING: [Synth 8-5788] Register state_reg in module moore_detect is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:36]
INFO: [Synth 8-6155] done synthesizing module 'moore_detect' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 991.102 ; gain = 119.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 991.102 ; gain = 119.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 991.102 ; gain = 119.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.344 ; gain = 457.980
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.344 ; gain = 457.980
file mkdir D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new/state_machine_tb.v w ]
add_files -fileset sim_1 D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new/state_machine_tb.v
update_compile_order -fileset sim_1
set_property top state_machine_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new/state_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxxx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c29b26653847b4afbfab7a517ea2f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_detect
Compiling module xil_defaultlib.state_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim/xsim.dir/state_machine_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 18 14:40:25 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1356.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1389.793 ; gain = 33.473
save_wave_config {D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg
set_property xsim.view D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'moore_detect' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:23]
	Parameter s1 bound to: 3'b000 
	Parameter s2 bound to: 3'b001 
	Parameter s3 bound to: 3'b010 
	Parameter s4 bound to: 3'b011 
	Parameter s5 bound to: 3'b100 
WARNING: [Synth 8-5788] Register state_reg in module moore_detect is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:36]
INFO: [Synth 8-6155] done synthesizing module 'moore_detect' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.059 ; gain = 34.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.059 ; gain = 34.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.059 ; gain = 34.266
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.059 ; gain = 34.266
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new/state_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxxx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c29b26653847b4afbfab7a517ea2f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_detect
Compiling module xil_defaultlib.state_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -view {D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new/state_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxxx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c29b26653847b4afbfab7a517ea2f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_detect
Compiling module xil_defaultlib.state_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -view {D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sim_1/new/state_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxxx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c29b26653847b4afbfab7a517ea2f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_detect
Compiling module xil_defaultlib.state_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -view {D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxxx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c29b26653847b4afbfab7a517ea2f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -view {D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.059 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxxx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c29b26653847b4afbfab7a517ea2f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.059 ; gain = 0.000
save_wave_config {D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/state_machine_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 18 15:11:21 2021...
