ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"fmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_FMC_MspInit:
  25              	.LFB149:
  26              		.file 1 "Core/Src/fmc.c"
   1:Core/Src/fmc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fmc.c **** /**
   3:Core/Src/fmc.c ****  ******************************************************************************
   4:Core/Src/fmc.c ****  * File Name          : FMC.c
   5:Core/Src/fmc.c ****  * Description        : This file provides code for the configuration
   6:Core/Src/fmc.c ****  *                      of the FMC peripheral.
   7:Core/Src/fmc.c ****  ******************************************************************************
   8:Core/Src/fmc.c ****  * @attention
   9:Core/Src/fmc.c ****  *
  10:Core/Src/fmc.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/fmc.c ****  * All rights reserved.
  12:Core/Src/fmc.c ****  *
  13:Core/Src/fmc.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fmc.c ****  * in the root directory of this software component.
  15:Core/Src/fmc.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fmc.c ****  *
  17:Core/Src/fmc.c ****  ******************************************************************************
  18:Core/Src/fmc.c ****  */
  19:Core/Src/fmc.c **** /* USER CODE END Header */
  20:Core/Src/fmc.c **** 
  21:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/fmc.c **** #include "fmc.h"
  23:Core/Src/fmc.c **** 
  24:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/fmc.c **** FMC_SDRAM_CommandTypeDef command; // é–¹è²‰å†¨ç…‘é–¹ç¨¿æ´£éŽ¶?
  26:Core/Src/fmc.c **** /**************************************************************************************************
  27:Core/Src/fmc.c ****  *	é–???? é–???? é–????: SDRAM_Initialization_Sequence
  28:Core/Src/fmc.c ****  *	é–¸å¿‹å„±è¤°æ¶¢å´£éŒæ¶™æ®?: hsdram - SDRAM_HandleTypeDeféŽè§„çŸ®ç» ç†¼æƒƒé•î‚¢ç¶é—æ’éªç»±
  29:Core/Src/fmc.c ****  *				 Command	- é–¹è²‰å†¨ç…‘é–¹ç¨¿æ´£éŽ¶?
  30:Core/Src/fmc.c ****  *	é–???? é–???? é–????: é–????
  31:Core/Src/fmc.c ****  *	é–¸æˆ£å§¤é†ç†¼å´é”è¯²åŽ?: SDRAM é–¸æ¬å€¹é†ç†¼æŸŠå®¥å›©æž?
  32:Core/Src/fmc.c ****  *	é–????    é–????: é—æ¿ç§¶é¤å“ DRAMé–»â•ƒÇ¹é™Ñ‡å¼®ç’ºè™¹ç¢é–¸æ»ƒæœ¬ç”¯å •å´šé‘¸åž«ç…™é–????
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 2


  33:Core/Src/fmc.c ****  **************************************************************************************************
  34:Core/Src/fmc.c **** 
  35:Core/Src/fmc.c **** void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command)
  36:Core/Src/fmc.c **** {
  37:Core/Src/fmc.c ****   __IO uint32_t tmpmrd = 0;
  38:Core/Src/fmc.c **** 
  39:Core/Src/fmc.c ****   /* Configure a clock configuration enable command */
  40:Core/Src/fmc.c ****   Command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;  // é–????é–¸æ°±æŸ‡DRAMé–ºå†¨çˆ¼éŽ¸?
  41:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
  42:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
  43:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
  44:Core/Src/fmc.c **** 
  45:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT); // é–¸æ¬åŸŠéŽ·??é–¿ç†»å§¤ç”¯å •å´šé‘¸é›ç
  46:Core/Src/fmc.c ****   HAL_Delay(1);                                          // ç€µã‚ˆåŸ–å¦žå‚œç²µæ¾¶å©„çª?
  47:Core/Src/fmc.c **** 
  48:Core/Src/fmc.c ****   /* Configure a PALL (precharge all) command */
  49:Core/Src/fmc.c ****   Command->CommandMode = FMC_SDRAM_CMD_PALL;        // å¦«æ¿å«¬é˜æ ­æ‚½é—ˆæ¶™åš’é–¿???
  50:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
  51:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
  52:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
  53:Core/Src/fmc.c **** 
  54:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT); // é–¸æ¬åŸŠéŽ·??é–¿ç†»å§¤ç”¯å •å´šé‘¸é›ç
  55:Core/Src/fmc.c **** 
  56:Core/Src/fmc.c ****   /* Configure a Auto-Refresh command */
  57:Core/Src/fmc.c ****   Command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE; // å¨´ï½ˆæ³•éã‚‰æ‡›é¡å‹«Ð—é–¸æŽ—æ”±éŒ?
  58:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK;      // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆ
  59:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 8;                        // é–¼å¥‰äºœæ¿®â•…å´šé–¿å¬«ç…?æ¿žå—å‰é†
  60:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
  61:Core/Src/fmc.c **** 
  62:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT); // é–¸æ¬åŸŠéŽ·??é–¿ç†»å§¤ç”¯å •å´šé‘¸é›ç
  63:Core/Src/fmc.c **** 
  64:Core/Src/fmc.c ****   /* Program the external memory mode register */
  65:Core/Src/fmc.c ****   tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_2 |
  66:Core/Src/fmc.c ****            SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
  67:Core/Src/fmc.c ****            SDRAM_MODEREG_CAS_LATENCY_3 |
  68:Core/Src/fmc.c ****            SDRAM_MODEREG_OPERATING_MODE_STANDARD |
  69:Core/Src/fmc.c ****            SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  70:Core/Src/fmc.c **** 
  71:Core/Src/fmc.c ****   Command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;   // é–¸æ—‚å§¾å¨´å›§ÎŸéˆ¥å´‡ç¡€éŽé›å«¬é¡ã„©å´³
  72:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
  73:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
  74:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = tmpmrd;
  75:Core/Src/fmc.c **** 
  76:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT); // é–¸æ¬åŸŠéŽ·??é–¿ç†»å§¤ç”¯å •å´šé‘¸é›ç
  77:Core/Src/fmc.c **** 
  78:Core/Src/fmc.c ****   HAL_SDRAM_ProgramRefreshRate(hsdram, 918); // é—æ¿ç§¶é¤å—›å´šé–¿å¬«ç…?é–????
  79:Core/Src/fmc.c **** }
  80:Core/Src/fmc.c **** 
  81:Core/Src/fmc.c **** /* USER CODE END 0 */
  82:Core/Src/fmc.c **** 
  83:Core/Src/fmc.c **** SDRAM_HandleTypeDef hsdram1;
  84:Core/Src/fmc.c **** 
  85:Core/Src/fmc.c **** /* FMC initialization function */
  86:Core/Src/fmc.c **** void MX_FMC_Init(void)
  87:Core/Src/fmc.c **** {
  88:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
  89:Core/Src/fmc.c **** 
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 3


  90:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  91:Core/Src/fmc.c **** 
  92:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
  93:Core/Src/fmc.c **** 
  94:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  95:Core/Src/fmc.c **** 
  96:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  97:Core/Src/fmc.c **** 
  98:Core/Src/fmc.c ****   /** Perform the SDRAM1 memory initialization sequence
  99:Core/Src/fmc.c ****   */
 100:Core/Src/fmc.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 101:Core/Src/fmc.c ****   /* hsdram1.Init */
 102:Core/Src/fmc.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 103:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 104:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 105:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 106:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 107:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 108:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 109:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 110:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 111:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 112:Core/Src/fmc.c ****   /* SdramTiming */
 113:Core/Src/fmc.c ****   SdramTiming.LoadToActiveDelay = 2;
 114:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 115:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 4;
 116:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 7;
 117:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 3;
 118:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 119:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 120:Core/Src/fmc.c **** 
 121:Core/Src/fmc.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 122:Core/Src/fmc.c ****   {
 123:Core/Src/fmc.c ****     Error_Handler( );
 124:Core/Src/fmc.c ****   }
 125:Core/Src/fmc.c **** 
 126:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
 127:Core/Src/fmc.c ****   SDRAM_Initialization_Sequence(&hsdram1, &command); // é—æ¿ç§¶é¤å“ DRAM
 128:Core/Src/fmc.c **** 
 129:Core/Src/fmc.c ****   HAL_GPIO_WritePin(CSB_GPIO_Port, CSB_Pin, SET);
 130:Core/Src/fmc.c ****   KD024VGFPD094_init();
 131:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 132:Core/Src/fmc.c **** }
 133:Core/Src/fmc.c **** 
 134:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
 135:Core/Src/fmc.c **** 
 136:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 136 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 224
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              		.cfi_def_cfa_offset 20
  33              		.cfi_offset 4, -20
  34              		.cfi_offset 5, -16
  35              		.cfi_offset 6, -12
  36              		.cfi_offset 7, -8
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 4


  37              		.cfi_offset 14, -4
  38 0002 B9B0     		sub	sp, sp, #228
  39              		.cfi_def_cfa_offset 248
 137:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 138:Core/Src/fmc.c **** 
 139:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
 140:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 140 3 view .LVU1
  41              		.loc 1 140 20 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 3393     		str	r3, [sp, #204]
  44 0008 3493     		str	r3, [sp, #208]
  45 000a 3593     		str	r3, [sp, #212]
  46 000c 3693     		str	r3, [sp, #216]
  47 000e 3793     		str	r3, [sp, #220]
 141:Core/Src/fmc.c ****   if (FMC_Initialized) {
  48              		.loc 1 141 3 is_stmt 1 view .LVU3
  49              		.loc 1 141 7 is_stmt 0 view .LVU4
  50 0010 344B     		ldr	r3, .L8
  51 0012 1B68     		ldr	r3, [r3]
  52              		.loc 1 141 6 view .LVU5
  53 0014 0BB1     		cbz	r3, .L6
  54              	.L1:
 142:Core/Src/fmc.c ****     return;
 143:Core/Src/fmc.c ****   }
 144:Core/Src/fmc.c ****   FMC_Initialized = 1;
 145:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 146:Core/Src/fmc.c **** 
 147:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 148:Core/Src/fmc.c ****   */
 149:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 150:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 151:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 152:Core/Src/fmc.c ****     {
 153:Core/Src/fmc.c ****       Error_Handler();
 154:Core/Src/fmc.c ****     }
 155:Core/Src/fmc.c **** 
 156:Core/Src/fmc.c ****   /* Peripheral clock enable */
 157:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 158:Core/Src/fmc.c **** 
 159:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 160:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 161:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 162:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 163:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 164:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 165:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 166:Core/Src/fmc.c ****   PH2   ------> FMC_SDCKE0
 167:Core/Src/fmc.c ****   PH3   ------> FMC_SDNE0
 168:Core/Src/fmc.c ****   PH5   ------> FMC_SDNWE
 169:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 170:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 171:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 172:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 173:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 174:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 175:Core/Src/fmc.c ****   PG1   ------> FMC_A11
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 5


 176:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 177:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 178:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 179:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 180:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 181:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 182:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 183:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 184:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 185:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 186:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 187:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 188:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 189:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 190:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 191:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 192:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 193:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 194:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 195:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 196:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 197:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 198:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 199:Core/Src/fmc.c ****   */
 200:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 201:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 202:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 203:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 204:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 207:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 208:Core/Src/fmc.c **** 
 209:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 210:Core/Src/fmc.c **** 
 211:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 212:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 213:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 215:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 216:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 217:Core/Src/fmc.c **** 
 218:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 219:Core/Src/fmc.c **** 
 220:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 221:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 222:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 223:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 226:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 227:Core/Src/fmc.c **** 
 228:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 229:Core/Src/fmc.c **** 
 230:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 231:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 232:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 6


 233:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 234:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 236:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 237:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 238:Core/Src/fmc.c **** 
 239:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 240:Core/Src/fmc.c **** 
 241:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 242:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 243:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 244:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 248:Core/Src/fmc.c **** 
 249:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 250:Core/Src/fmc.c **** 
 251:Core/Src/fmc.c ****   /* Peripheral interrupt init */
 252:Core/Src/fmc.c ****   HAL_NVIC_SetPriority(FMC_IRQn, 0, 0);
 253:Core/Src/fmc.c ****   HAL_NVIC_EnableIRQ(FMC_IRQn);
 254:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 255:Core/Src/fmc.c **** 
 256:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 257:Core/Src/fmc.c **** }
  55              		.loc 1 257 1 view .LVU6
  56 0016 39B0     		add	sp, sp, #228
  57              		.cfi_remember_state
  58              		.cfi_def_cfa_offset 20
  59              		@ sp needed
  60 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  61              	.L6:
  62              		.cfi_restore_state
 144:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  63              		.loc 1 144 3 is_stmt 1 view .LVU7
 144:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  64              		.loc 1 144 19 is_stmt 0 view .LVU8
  65 001a 324B     		ldr	r3, .L8
  66 001c 0122     		movs	r2, #1
  67 001e 1A60     		str	r2, [r3]
 145:Core/Src/fmc.c **** 
  68              		.loc 1 145 3 is_stmt 1 view .LVU9
 145:Core/Src/fmc.c **** 
  69              		.loc 1 145 28 is_stmt 0 view .LVU10
  70 0020 C022     		movs	r2, #192
  71 0022 0021     		movs	r1, #0
  72 0024 02A8     		add	r0, sp, #8
  73 0026 FFF7FEFF 		bl	memset
  74              	.LVL0:
 149:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  75              		.loc 1 149 5 is_stmt 1 view .LVU11
 149:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  76              		.loc 1 149 46 is_stmt 0 view .LVU12
  77 002a 4FF08072 		mov	r2, #16777216
  78 002e 0023     		movs	r3, #0
  79 0030 CDE90223 		strd	r2, [sp, #8]
 150:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 7


  80              		.loc 1 150 5 is_stmt 1 view .LVU13
 151:Core/Src/fmc.c ****     {
  81              		.loc 1 151 5 view .LVU14
 151:Core/Src/fmc.c ****     {
  82              		.loc 1 151 9 is_stmt 0 view .LVU15
  83 0034 02A8     		add	r0, sp, #8
  84 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  85              	.LVL1:
 151:Core/Src/fmc.c ****     {
  86              		.loc 1 151 8 view .LVU16
  87 003a 0028     		cmp	r0, #0
  88 003c 4FD1     		bne	.L7
  89              	.L4:
 157:Core/Src/fmc.c **** 
  90              		.loc 1 157 3 is_stmt 1 view .LVU17
  91              	.LBB2:
 157:Core/Src/fmc.c **** 
  92              		.loc 1 157 3 view .LVU18
 157:Core/Src/fmc.c **** 
  93              		.loc 1 157 3 view .LVU19
  94 003e 2A4B     		ldr	r3, .L8+4
  95 0040 D3F8D420 		ldr	r2, [r3, #212]
  96 0044 42F48052 		orr	r2, r2, #4096
  97 0048 C3F8D420 		str	r2, [r3, #212]
 157:Core/Src/fmc.c **** 
  98              		.loc 1 157 3 view .LVU20
  99 004c D3F8D430 		ldr	r3, [r3, #212]
 100 0050 03F48053 		and	r3, r3, #4096
 101 0054 0193     		str	r3, [sp, #4]
 157:Core/Src/fmc.c **** 
 102              		.loc 1 157 3 view .LVU21
 103 0056 019B     		ldr	r3, [sp, #4]
 104              	.LBE2:
 157:Core/Src/fmc.c **** 
 105              		.loc 1 157 3 view .LVU22
 201:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 106              		.loc 1 201 3 view .LVU23
 201:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 107              		.loc 1 201 23 is_stmt 0 view .LVU24
 108 0058 4FF63F03 		movw	r3, #63551
 109 005c 3393     		str	r3, [sp, #204]
 204:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 110              		.loc 1 204 3 is_stmt 1 view .LVU25
 204:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 111              		.loc 1 204 24 is_stmt 0 view .LVU26
 112 005e 0227     		movs	r7, #2
 113 0060 3497     		str	r7, [sp, #208]
 205:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 114              		.loc 1 205 3 is_stmt 1 view .LVU27
 205:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115              		.loc 1 205 24 is_stmt 0 view .LVU28
 116 0062 0024     		movs	r4, #0
 117 0064 3594     		str	r4, [sp, #212]
 206:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 118              		.loc 1 206 3 is_stmt 1 view .LVU29
 206:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 119              		.loc 1 206 25 is_stmt 0 view .LVU30
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 8


 120 0066 0326     		movs	r6, #3
 121 0068 3696     		str	r6, [sp, #216]
 207:Core/Src/fmc.c **** 
 122              		.loc 1 207 3 is_stmt 1 view .LVU31
 207:Core/Src/fmc.c **** 
 123              		.loc 1 207 29 is_stmt 0 view .LVU32
 124 006a 0C25     		movs	r5, #12
 125 006c 3795     		str	r5, [sp, #220]
 209:Core/Src/fmc.c **** 
 126              		.loc 1 209 3 is_stmt 1 view .LVU33
 127 006e 33A9     		add	r1, sp, #204
 128 0070 1E48     		ldr	r0, .L8+8
 129 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL2:
 212:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 131              		.loc 1 212 3 view .LVU34
 212:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 132              		.loc 1 212 23 is_stmt 0 view .LVU35
 133 0076 2C23     		movs	r3, #44
 134 0078 3393     		str	r3, [sp, #204]
 213:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 135              		.loc 1 213 3 is_stmt 1 view .LVU36
 213:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 213 24 is_stmt 0 view .LVU37
 137 007a 3497     		str	r7, [sp, #208]
 214:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 138              		.loc 1 214 3 is_stmt 1 view .LVU38
 214:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 139              		.loc 1 214 24 is_stmt 0 view .LVU39
 140 007c 3594     		str	r4, [sp, #212]
 215:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 141              		.loc 1 215 3 is_stmt 1 view .LVU40
 215:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 142              		.loc 1 215 25 is_stmt 0 view .LVU41
 143 007e 3696     		str	r6, [sp, #216]
 216:Core/Src/fmc.c **** 
 144              		.loc 1 216 3 is_stmt 1 view .LVU42
 216:Core/Src/fmc.c **** 
 145              		.loc 1 216 29 is_stmt 0 view .LVU43
 146 0080 3795     		str	r5, [sp, #220]
 218:Core/Src/fmc.c **** 
 147              		.loc 1 218 3 is_stmt 1 view .LVU44
 148 0082 33A9     		add	r1, sp, #204
 149 0084 1A48     		ldr	r0, .L8+12
 150 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL3:
 221:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 152              		.loc 1 221 3 view .LVU45
 221:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 153              		.loc 1 221 23 is_stmt 0 view .LVU46
 154 008a 48F23713 		movw	r3, #33079
 155 008e 3393     		str	r3, [sp, #204]
 223:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 156              		.loc 1 223 3 is_stmt 1 view .LVU47
 223:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 223 24 is_stmt 0 view .LVU48
 158 0090 3497     		str	r7, [sp, #208]
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 9


 224:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 159              		.loc 1 224 3 is_stmt 1 view .LVU49
 224:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 160              		.loc 1 224 24 is_stmt 0 view .LVU50
 161 0092 3594     		str	r4, [sp, #212]
 225:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 162              		.loc 1 225 3 is_stmt 1 view .LVU51
 225:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 163              		.loc 1 225 25 is_stmt 0 view .LVU52
 164 0094 3696     		str	r6, [sp, #216]
 226:Core/Src/fmc.c **** 
 165              		.loc 1 226 3 is_stmt 1 view .LVU53
 226:Core/Src/fmc.c **** 
 166              		.loc 1 226 29 is_stmt 0 view .LVU54
 167 0096 3795     		str	r5, [sp, #220]
 228:Core/Src/fmc.c **** 
 168              		.loc 1 228 3 is_stmt 1 view .LVU55
 169 0098 33A9     		add	r1, sp, #204
 170 009a 1648     		ldr	r0, .L8+16
 171 009c FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL4:
 231:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 173              		.loc 1 231 3 view .LVU56
 231:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 174              		.loc 1 231 23 is_stmt 0 view .LVU57
 175 00a0 4FF68373 		movw	r3, #65411
 176 00a4 3393     		str	r3, [sp, #204]
 234:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 234 3 is_stmt 1 view .LVU58
 234:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 234 24 is_stmt 0 view .LVU59
 179 00a6 3497     		str	r7, [sp, #208]
 235:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180              		.loc 1 235 3 is_stmt 1 view .LVU60
 235:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 181              		.loc 1 235 24 is_stmt 0 view .LVU61
 182 00a8 3594     		str	r4, [sp, #212]
 236:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 183              		.loc 1 236 3 is_stmt 1 view .LVU62
 236:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 184              		.loc 1 236 25 is_stmt 0 view .LVU63
 185 00aa 3696     		str	r6, [sp, #216]
 237:Core/Src/fmc.c **** 
 186              		.loc 1 237 3 is_stmt 1 view .LVU64
 237:Core/Src/fmc.c **** 
 187              		.loc 1 237 29 is_stmt 0 view .LVU65
 188 00ac 3795     		str	r5, [sp, #220]
 239:Core/Src/fmc.c **** 
 189              		.loc 1 239 3 is_stmt 1 view .LVU66
 190 00ae 33A9     		add	r1, sp, #204
 191 00b0 1148     		ldr	r0, .L8+20
 192 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL5:
 242:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 194              		.loc 1 242 3 view .LVU67
 242:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 195              		.loc 1 242 23 is_stmt 0 view .LVU68
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 10


 196 00b6 4CF20373 		movw	r3, #50947
 197 00ba 3393     		str	r3, [sp, #204]
 244:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 244 3 is_stmt 1 view .LVU69
 244:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 244 24 is_stmt 0 view .LVU70
 200 00bc 3497     		str	r7, [sp, #208]
 245:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201              		.loc 1 245 3 is_stmt 1 view .LVU71
 245:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 202              		.loc 1 245 24 is_stmt 0 view .LVU72
 203 00be 3594     		str	r4, [sp, #212]
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 204              		.loc 1 246 3 is_stmt 1 view .LVU73
 246:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 205              		.loc 1 246 25 is_stmt 0 view .LVU74
 206 00c0 3696     		str	r6, [sp, #216]
 247:Core/Src/fmc.c **** 
 207              		.loc 1 247 3 is_stmt 1 view .LVU75
 247:Core/Src/fmc.c **** 
 208              		.loc 1 247 29 is_stmt 0 view .LVU76
 209 00c2 3795     		str	r5, [sp, #220]
 249:Core/Src/fmc.c **** 
 210              		.loc 1 249 3 is_stmt 1 view .LVU77
 211 00c4 33A9     		add	r1, sp, #204
 212 00c6 0D48     		ldr	r0, .L8+24
 213 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL6:
 252:Core/Src/fmc.c ****   HAL_NVIC_EnableIRQ(FMC_IRQn);
 215              		.loc 1 252 3 view .LVU78
 216 00cc 2246     		mov	r2, r4
 217 00ce 2146     		mov	r1, r4
 218 00d0 3020     		movs	r0, #48
 219 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 220              	.LVL7:
 253:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 221              		.loc 1 253 3 view .LVU79
 222 00d6 3020     		movs	r0, #48
 223 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 224              	.LVL8:
 225 00dc 9BE7     		b	.L1
 226              	.L7:
 153:Core/Src/fmc.c ****     }
 227              		.loc 1 153 7 view .LVU80
 228 00de FFF7FEFF 		bl	Error_Handler
 229              	.LVL9:
 230 00e2 ACE7     		b	.L4
 231              	.L9:
 232              		.align	2
 233              	.L8:
 234 00e4 00000000 		.word	.LANCHOR0
 235 00e8 00440258 		.word	1476543488
 236 00ec 00140258 		.word	1476531200
 237 00f0 001C0258 		.word	1476533248
 238 00f4 00180258 		.word	1476532224
 239 00f8 00100258 		.word	1476530176
 240 00fc 000C0258 		.word	1476529152
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 11


 241              		.cfi_endproc
 242              	.LFE149:
 244              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 245              		.align	1
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	HAL_FMC_MspDeInit:
 251              	.LFB151:
 258:Core/Src/fmc.c **** 
 259:Core/Src/fmc.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 260:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 261:Core/Src/fmc.c **** 
 262:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 0 */
 263:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 264:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 265:Core/Src/fmc.c **** 
 266:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 1 */
 267:Core/Src/fmc.c **** }
 268:Core/Src/fmc.c **** 
 269:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 270:Core/Src/fmc.c **** 
 271:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 252              		.loc 1 271 36 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256 0000 08B5     		push	{r3, lr}
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
 272:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 273:Core/Src/fmc.c **** 
 274:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 275:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 260              		.loc 1 275 3 view .LVU82
 261              		.loc 1 275 7 is_stmt 0 view .LVU83
 262 0002 154B     		ldr	r3, .L14
 263 0004 1B68     		ldr	r3, [r3]
 264              		.loc 1 275 6 view .LVU84
 265 0006 03B1     		cbz	r3, .L13
 266              	.L10:
 276:Core/Src/fmc.c ****     return;
 277:Core/Src/fmc.c ****   }
 278:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 279:Core/Src/fmc.c ****   /* Peripheral clock enable */
 280:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 281:Core/Src/fmc.c **** 
 282:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 283:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 284:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 285:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 286:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 287:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 288:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 289:Core/Src/fmc.c ****   PH2   ------> FMC_SDCKE0
 290:Core/Src/fmc.c ****   PH3   ------> FMC_SDNE0
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 12


 291:Core/Src/fmc.c ****   PH5   ------> FMC_SDNWE
 292:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 293:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 294:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 295:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 296:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 297:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 298:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 299:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 300:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 301:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 302:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 303:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 304:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 305:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 306:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 307:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 308:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 309:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 310:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 311:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 312:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 313:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 314:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 315:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 316:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 317:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 318:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 319:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 320:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 321:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 322:Core/Src/fmc.c ****   */
 323:Core/Src/fmc.c **** 
 324:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 325:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 326:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 327:Core/Src/fmc.c **** 
 328:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOH, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5);
 329:Core/Src/fmc.c **** 
 330:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 331:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15);
 332:Core/Src/fmc.c **** 
 333:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 334:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 335:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 336:Core/Src/fmc.c **** 
 337:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 338:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 339:Core/Src/fmc.c **** 
 340:Core/Src/fmc.c ****   /* Peripheral interrupt DeInit */
 341:Core/Src/fmc.c ****   HAL_NVIC_DisableIRQ(FMC_IRQn);
 342:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 343:Core/Src/fmc.c **** 
 344:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 345:Core/Src/fmc.c **** }
 267              		.loc 1 345 1 view .LVU85
 268 0008 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 13


 269              	.L13:
 278:Core/Src/fmc.c ****   /* Peripheral clock enable */
 270              		.loc 1 278 3 is_stmt 1 view .LVU86
 278:Core/Src/fmc.c ****   /* Peripheral clock enable */
 271              		.loc 1 278 21 is_stmt 0 view .LVU87
 272 000a 134B     		ldr	r3, .L14
 273 000c 0122     		movs	r2, #1
 274 000e 1A60     		str	r2, [r3]
 280:Core/Src/fmc.c **** 
 275              		.loc 1 280 3 is_stmt 1 view .LVU88
 276 0010 124A     		ldr	r2, .L14+4
 277 0012 D2F8D430 		ldr	r3, [r2, #212]
 278 0016 23F48053 		bic	r3, r3, #4096
 279 001a C2F8D430 		str	r3, [r2, #212]
 324:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 280              		.loc 1 324 3 view .LVU89
 281 001e 4FF63F01 		movw	r1, #63551
 282 0022 0F48     		ldr	r0, .L14+8
 283 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 284              	.LVL10:
 328:Core/Src/fmc.c **** 
 285              		.loc 1 328 3 view .LVU90
 286 0028 2C21     		movs	r1, #44
 287 002a 0E48     		ldr	r0, .L14+12
 288 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 289              	.LVL11:
 330:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15);
 290              		.loc 1 330 3 view .LVU91
 291 0030 48F23711 		movw	r1, #33079
 292 0034 0C48     		ldr	r0, .L14+16
 293 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 294              	.LVL12:
 333:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 295              		.loc 1 333 3 view .LVU92
 296 003a 4FF68371 		movw	r1, #65411
 297 003e 0B48     		ldr	r0, .L14+20
 298 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 299              	.LVL13:
 337:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 300              		.loc 1 337 3 view .LVU93
 301 0044 4CF20371 		movw	r1, #50947
 302 0048 0948     		ldr	r0, .L14+24
 303 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 304              	.LVL14:
 341:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 305              		.loc 1 341 3 view .LVU94
 306 004e 3020     		movs	r0, #48
 307 0050 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 308              	.LVL15:
 309 0054 D8E7     		b	.L10
 310              	.L15:
 311 0056 00BF     		.align	2
 312              	.L14:
 313 0058 00000000 		.word	.LANCHOR1
 314 005c 00440258 		.word	1476543488
 315 0060 00140258 		.word	1476531200
 316 0064 001C0258 		.word	1476533248
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 14


 317 0068 00180258 		.word	1476532224
 318 006c 00100258 		.word	1476530176
 319 0070 000C0258 		.word	1476529152
 320              		.cfi_endproc
 321              	.LFE151:
 323              		.section	.text.SDRAM_Initialization_Sequence,"ax",%progbits
 324              		.align	1
 325              		.global	SDRAM_Initialization_Sequence
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	SDRAM_Initialization_Sequence:
 331              	.LVL16:
 332              	.LFB147:
  36:Core/Src/fmc.c ****   __IO uint32_t tmpmrd = 0;
 333              		.loc 1 36 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 8
 336              		@ frame_needed = 0, uses_anonymous_args = 0
  36:Core/Src/fmc.c ****   __IO uint32_t tmpmrd = 0;
 337              		.loc 1 36 1 is_stmt 0 view .LVU96
 338 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 339              		.cfi_def_cfa_offset 24
 340              		.cfi_offset 4, -24
 341              		.cfi_offset 5, -20
 342              		.cfi_offset 6, -16
 343              		.cfi_offset 7, -12
 344              		.cfi_offset 8, -8
 345              		.cfi_offset 14, -4
 346 0004 82B0     		sub	sp, sp, #8
 347              		.cfi_def_cfa_offset 32
 348 0006 0546     		mov	r5, r0
 349 0008 0C46     		mov	r4, r1
  37:Core/Src/fmc.c **** 
 350              		.loc 1 37 3 is_stmt 1 view .LVU97
  37:Core/Src/fmc.c **** 
 351              		.loc 1 37 17 is_stmt 0 view .LVU98
 352 000a 4FF00008 		mov	r8, #0
 353 000e CDF80480 		str	r8, [sp, #4]
  40:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
 354              		.loc 1 40 3 is_stmt 1 view .LVU99
  40:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
 355              		.loc 1 40 24 is_stmt 0 view .LVU100
 356 0012 0126     		movs	r6, #1
 357 0014 0E60     		str	r6, [r1]
  41:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
 358              		.loc 1 41 3 is_stmt 1 view .LVU101
  41:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
 359              		.loc 1 41 26 is_stmt 0 view .LVU102
 360 0016 1027     		movs	r7, #16
 361 0018 4F60     		str	r7, [r1, #4]
  42:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
 362              		.loc 1 42 3 is_stmt 1 view .LVU103
  42:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
 363              		.loc 1 42 30 is_stmt 0 view .LVU104
 364 001a 8E60     		str	r6, [r1, #8]
  43:Core/Src/fmc.c **** 
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 15


 365              		.loc 1 43 3 is_stmt 1 view .LVU105
  43:Core/Src/fmc.c **** 
 366              		.loc 1 43 35 is_stmt 0 view .LVU106
 367 001c C1F80C80 		str	r8, [r1, #12]
  45:Core/Src/fmc.c ****   HAL_Delay(1);                                          // ç€µã‚ˆåŸ–å¦žå‚œç²µæ¾¶å©„çª?
 368              		.loc 1 45 3 is_stmt 1 view .LVU107
 369 0020 4FF48052 		mov	r2, #4096
 370 0024 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 371              	.LVL17:
  46:Core/Src/fmc.c **** 
 372              		.loc 1 46 3 view .LVU108
 373 0028 3046     		mov	r0, r6
 374 002a FFF7FEFF 		bl	HAL_Delay
 375              	.LVL18:
  49:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
 376              		.loc 1 49 3 view .LVU109
  49:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
 377              		.loc 1 49 24 is_stmt 0 view .LVU110
 378 002e 0223     		movs	r3, #2
 379 0030 2360     		str	r3, [r4]
  50:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
 380              		.loc 1 50 3 is_stmt 1 view .LVU111
  50:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
 381              		.loc 1 50 26 is_stmt 0 view .LVU112
 382 0032 6760     		str	r7, [r4, #4]
  51:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
 383              		.loc 1 51 3 is_stmt 1 view .LVU113
  51:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
 384              		.loc 1 51 30 is_stmt 0 view .LVU114
 385 0034 A660     		str	r6, [r4, #8]
  52:Core/Src/fmc.c **** 
 386              		.loc 1 52 3 is_stmt 1 view .LVU115
  52:Core/Src/fmc.c **** 
 387              		.loc 1 52 35 is_stmt 0 view .LVU116
 388 0036 C4F80C80 		str	r8, [r4, #12]
  54:Core/Src/fmc.c **** 
 389              		.loc 1 54 3 is_stmt 1 view .LVU117
 390 003a 4FF48052 		mov	r2, #4096
 391 003e 2146     		mov	r1, r4
 392 0040 2846     		mov	r0, r5
 393 0042 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 394              	.LVL19:
  57:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK;      // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆ
 395              		.loc 1 57 3 view .LVU118
  57:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK;      // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆ
 396              		.loc 1 57 24 is_stmt 0 view .LVU119
 397 0046 0323     		movs	r3, #3
 398 0048 2360     		str	r3, [r4]
  58:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 8;                        // é–¼å¥‰äºœæ¿®â•…å´šé–¿å¬«ç…?æ¿žå—å‰é†
 399              		.loc 1 58 3 is_stmt 1 view .LVU120
  58:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 8;                        // é–¼å¥‰äºœæ¿®â•…å´šé–¿å¬«ç…?æ¿žå—å‰é†
 400              		.loc 1 58 26 is_stmt 0 view .LVU121
 401 004a 6760     		str	r7, [r4, #4]
  59:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
 402              		.loc 1 59 3 is_stmt 1 view .LVU122
  59:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = 0;
 403              		.loc 1 59 30 is_stmt 0 view .LVU123
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 16


 404 004c 0823     		movs	r3, #8
 405 004e A360     		str	r3, [r4, #8]
  60:Core/Src/fmc.c **** 
 406              		.loc 1 60 3 is_stmt 1 view .LVU124
  60:Core/Src/fmc.c **** 
 407              		.loc 1 60 35 is_stmt 0 view .LVU125
 408 0050 C4F80C80 		str	r8, [r4, #12]
  62:Core/Src/fmc.c **** 
 409              		.loc 1 62 3 is_stmt 1 view .LVU126
 410 0054 4FF48052 		mov	r2, #4096
 411 0058 2146     		mov	r1, r4
 412 005a 2846     		mov	r0, r5
 413 005c FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 414              	.LVL20:
  65:Core/Src/fmc.c ****            SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
 415              		.loc 1 65 3 view .LVU127
  65:Core/Src/fmc.c ****            SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
 416              		.loc 1 65 10 is_stmt 0 view .LVU128
 417 0060 40F23123 		movw	r3, #561
 418 0064 0193     		str	r3, [sp, #4]
  71:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
 419              		.loc 1 71 3 is_stmt 1 view .LVU129
  71:Core/Src/fmc.c ****   Command->CommandTarget = FMC_COMMAND_TARGET_BANK; // é—î‚¢î˜°ç?šã„§æ†°æµ£ç‘°ä»˜é–¸æŽ‘å¢Žå¨ˆæˆ¦å´
 420              		.loc 1 71 24 is_stmt 0 view .LVU130
 421 0066 0423     		movs	r3, #4
 422 0068 2360     		str	r3, [r4]
  72:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
 423              		.loc 1 72 3 is_stmt 1 view .LVU131
  72:Core/Src/fmc.c ****   Command->AutoRefreshNumber = 1;
 424              		.loc 1 72 26 is_stmt 0 view .LVU132
 425 006a 6760     		str	r7, [r4, #4]
  73:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = tmpmrd;
 426              		.loc 1 73 3 is_stmt 1 view .LVU133
  73:Core/Src/fmc.c ****   Command->ModeRegisterDefinition = tmpmrd;
 427              		.loc 1 73 30 is_stmt 0 view .LVU134
 428 006c A660     		str	r6, [r4, #8]
  74:Core/Src/fmc.c **** 
 429              		.loc 1 74 3 is_stmt 1 view .LVU135
  74:Core/Src/fmc.c **** 
 430              		.loc 1 74 35 is_stmt 0 view .LVU136
 431 006e 019B     		ldr	r3, [sp, #4]
 432 0070 E360     		str	r3, [r4, #12]
  76:Core/Src/fmc.c **** 
 433              		.loc 1 76 3 is_stmt 1 view .LVU137
 434 0072 4FF48052 		mov	r2, #4096
 435 0076 2146     		mov	r1, r4
 436 0078 2846     		mov	r0, r5
 437 007a FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 438              	.LVL21:
  78:Core/Src/fmc.c **** }
 439              		.loc 1 78 3 view .LVU138
 440 007e 40F29631 		movw	r1, #918
 441 0082 2846     		mov	r0, r5
 442 0084 FFF7FEFF 		bl	HAL_SDRAM_ProgramRefreshRate
 443              	.LVL22:
  79:Core/Src/fmc.c **** 
 444              		.loc 1 79 1 is_stmt 0 view .LVU139
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 17


 445 0088 02B0     		add	sp, sp, #8
 446              		.cfi_def_cfa_offset 24
 447              		@ sp needed
 448 008a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
  79:Core/Src/fmc.c **** 
 449              		.loc 1 79 1 view .LVU140
 450              		.cfi_endproc
 451              	.LFE147:
 453              		.section	.text.MX_FMC_Init,"ax",%progbits
 454              		.align	1
 455              		.global	MX_FMC_Init
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	MX_FMC_Init:
 461              	.LFB148:
  87:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 462              		.loc 1 87 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 32
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 00B5     		push	{lr}
 467              		.cfi_def_cfa_offset 4
 468              		.cfi_offset 14, -4
 469 0002 89B0     		sub	sp, sp, #36
 470              		.cfi_def_cfa_offset 40
  92:Core/Src/fmc.c **** 
 471              		.loc 1 92 3 view .LVU142
  92:Core/Src/fmc.c **** 
 472              		.loc 1 92 27 is_stmt 0 view .LVU143
 473 0004 0023     		movs	r3, #0
 474 0006 0193     		str	r3, [sp, #4]
 475 0008 0293     		str	r3, [sp, #8]
 476 000a 0393     		str	r3, [sp, #12]
 477 000c 0493     		str	r3, [sp, #16]
 478 000e 0593     		str	r3, [sp, #20]
 479 0010 0693     		str	r3, [sp, #24]
 480 0012 0793     		str	r3, [sp, #28]
 100:Core/Src/fmc.c ****   /* hsdram1.Init */
 481              		.loc 1 100 3 is_stmt 1 view .LVU144
 100:Core/Src/fmc.c ****   /* hsdram1.Init */
 482              		.loc 1 100 20 is_stmt 0 view .LVU145
 483 0014 1C48     		ldr	r0, .L22
 484 0016 1D4A     		ldr	r2, .L22+4
 485 0018 0260     		str	r2, [r0]
 102:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 486              		.loc 1 102 3 is_stmt 1 view .LVU146
 102:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 487              		.loc 1 102 23 is_stmt 0 view .LVU147
 488 001a 4360     		str	r3, [r0, #4]
 103:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 489              		.loc 1 103 3 is_stmt 1 view .LVU148
 103:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 490              		.loc 1 103 33 is_stmt 0 view .LVU149
 491 001c 0122     		movs	r2, #1
 492 001e 8260     		str	r2, [r0, #8]
 104:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 18


 493              		.loc 1 104 3 is_stmt 1 view .LVU150
 104:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 494              		.loc 1 104 30 is_stmt 0 view .LVU151
 495 0020 0822     		movs	r2, #8
 496 0022 C260     		str	r2, [r0, #12]
 105:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 497              		.loc 1 105 3 is_stmt 1 view .LVU152
 105:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 498              		.loc 1 105 32 is_stmt 0 view .LVU153
 499 0024 1022     		movs	r2, #16
 500 0026 0261     		str	r2, [r0, #16]
 106:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 501              		.loc 1 106 3 is_stmt 1 view .LVU154
 106:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 502              		.loc 1 106 35 is_stmt 0 view .LVU155
 503 0028 4022     		movs	r2, #64
 504 002a 4261     		str	r2, [r0, #20]
 107:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 505              		.loc 1 107 3 is_stmt 1 view .LVU156
 107:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 506              		.loc 1 107 27 is_stmt 0 view .LVU157
 507 002c 4FF4C072 		mov	r2, #384
 508 0030 8261     		str	r2, [r0, #24]
 108:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 509              		.loc 1 108 3 is_stmt 1 view .LVU158
 108:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 510              		.loc 1 108 32 is_stmt 0 view .LVU159
 511 0032 C361     		str	r3, [r0, #28]
 109:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 512              		.loc 1 109 3 is_stmt 1 view .LVU160
 109:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 513              		.loc 1 109 30 is_stmt 0 view .LVU161
 514 0034 4FF40063 		mov	r3, #2048
 515 0038 0362     		str	r3, [r0, #32]
 110:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 516              		.loc 1 110 3 is_stmt 1 view .LVU162
 110:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 517              		.loc 1 110 26 is_stmt 0 view .LVU163
 518 003a 4FF48053 		mov	r3, #4096
 519 003e 4362     		str	r3, [r0, #36]
 111:Core/Src/fmc.c ****   /* SdramTiming */
 520              		.loc 1 111 3 is_stmt 1 view .LVU164
 111:Core/Src/fmc.c ****   /* SdramTiming */
 521              		.loc 1 111 30 is_stmt 0 view .LVU165
 522 0040 4FF40053 		mov	r3, #8192
 523 0044 8362     		str	r3, [r0, #40]
 113:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 524              		.loc 1 113 3 is_stmt 1 view .LVU166
 113:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 525              		.loc 1 113 33 is_stmt 0 view .LVU167
 526 0046 0223     		movs	r3, #2
 527 0048 0193     		str	r3, [sp, #4]
 114:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 4;
 528              		.loc 1 114 3 is_stmt 1 view .LVU168
 114:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 4;
 529              		.loc 1 114 36 is_stmt 0 view .LVU169
 530 004a 0722     		movs	r2, #7
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 19


 531 004c 0292     		str	r2, [sp, #8]
 115:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 7;
 532              		.loc 1 115 3 is_stmt 1 view .LVU170
 115:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 7;
 533              		.loc 1 115 31 is_stmt 0 view .LVU171
 534 004e 0421     		movs	r1, #4
 535 0050 0391     		str	r1, [sp, #12]
 116:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 3;
 536              		.loc 1 116 3 is_stmt 1 view .LVU172
 116:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 3;
 537              		.loc 1 116 29 is_stmt 0 view .LVU173
 538 0052 0492     		str	r2, [sp, #16]
 117:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 539              		.loc 1 117 3 is_stmt 1 view .LVU174
 117:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 540              		.loc 1 117 33 is_stmt 0 view .LVU175
 541 0054 0322     		movs	r2, #3
 542 0056 0592     		str	r2, [sp, #20]
 118:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 543              		.loc 1 118 3 is_stmt 1 view .LVU176
 118:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 544              		.loc 1 118 23 is_stmt 0 view .LVU177
 545 0058 0693     		str	r3, [sp, #24]
 119:Core/Src/fmc.c **** 
 546              		.loc 1 119 3 is_stmt 1 view .LVU178
 119:Core/Src/fmc.c **** 
 547              		.loc 1 119 24 is_stmt 0 view .LVU179
 548 005a 0793     		str	r3, [sp, #28]
 121:Core/Src/fmc.c ****   {
 549              		.loc 1 121 3 is_stmt 1 view .LVU180
 121:Core/Src/fmc.c ****   {
 550              		.loc 1 121 7 is_stmt 0 view .LVU181
 551 005c 6944     		add	r1, sp, r1
 552 005e FFF7FEFF 		bl	HAL_SDRAM_Init
 553              	.LVL23:
 121:Core/Src/fmc.c ****   {
 554              		.loc 1 121 6 view .LVU182
 555 0062 68B9     		cbnz	r0, .L21
 556              	.L19:
 127:Core/Src/fmc.c **** 
 557              		.loc 1 127 3 is_stmt 1 view .LVU183
 558 0064 0A49     		ldr	r1, .L22+8
 559 0066 0848     		ldr	r0, .L22
 560 0068 FFF7FEFF 		bl	SDRAM_Initialization_Sequence
 561              	.LVL24:
 129:Core/Src/fmc.c ****   KD024VGFPD094_init();
 562              		.loc 1 129 3 view .LVU184
 563 006c 0122     		movs	r2, #1
 564 006e 1021     		movs	r1, #16
 565 0070 0848     		ldr	r0, .L22+12
 566 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 567              	.LVL25:
 130:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 568              		.loc 1 130 3 view .LVU185
 569 0076 FFF7FEFF 		bl	KD024VGFPD094_init
 570              	.LVL26:
 132:Core/Src/fmc.c **** 
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 20


 571              		.loc 1 132 1 is_stmt 0 view .LVU186
 572 007a 09B0     		add	sp, sp, #36
 573              		.cfi_remember_state
 574              		.cfi_def_cfa_offset 4
 575              		@ sp needed
 576 007c 5DF804FB 		ldr	pc, [sp], #4
 577              	.L21:
 578              		.cfi_restore_state
 123:Core/Src/fmc.c ****   }
 579              		.loc 1 123 5 is_stmt 1 view .LVU187
 580 0080 FFF7FEFF 		bl	Error_Handler
 581              	.LVL27:
 582 0084 EEE7     		b	.L19
 583              	.L23:
 584 0086 00BF     		.align	2
 585              	.L22:
 586 0088 00000000 		.word	.LANCHOR2
 587 008c 40410052 		.word	1375748416
 588 0090 00000000 		.word	.LANCHOR3
 589 0094 00000258 		.word	1476526080
 590              		.cfi_endproc
 591              	.LFE148:
 593              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 594              		.align	1
 595              		.global	HAL_SDRAM_MspInit
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	HAL_SDRAM_MspInit:
 601              	.LVL28:
 602              	.LFB150:
 259:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 603              		.loc 1 259 57 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 259:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 607              		.loc 1 259 57 is_stmt 0 view .LVU189
 608 0000 08B5     		push	{r3, lr}
 609              		.cfi_def_cfa_offset 8
 610              		.cfi_offset 3, -8
 611              		.cfi_offset 14, -4
 263:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 612              		.loc 1 263 3 is_stmt 1 view .LVU190
 613 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 614              	.LVL29:
 267:Core/Src/fmc.c **** 
 615              		.loc 1 267 1 is_stmt 0 view .LVU191
 616 0006 08BD     		pop	{r3, pc}
 617              		.cfi_endproc
 618              	.LFE150:
 620              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 621              		.align	1
 622              		.global	HAL_SDRAM_MspDeInit
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 21


 627              	HAL_SDRAM_MspDeInit:
 628              	.LVL30:
 629              	.LFB152:
 346:Core/Src/fmc.c **** 
 347:Core/Src/fmc.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* sdramHandle){
 630              		.loc 1 347 59 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		.loc 1 347 59 is_stmt 0 view .LVU193
 635 0000 08B5     		push	{r3, lr}
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 3, -8
 638              		.cfi_offset 14, -4
 348:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
 349:Core/Src/fmc.c **** 
 350:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
 351:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 639              		.loc 1 351 3 is_stmt 1 view .LVU194
 640 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 641              	.LVL31:
 352:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
 353:Core/Src/fmc.c **** 
 354:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
 355:Core/Src/fmc.c **** }
 642              		.loc 1 355 1 is_stmt 0 view .LVU195
 643 0006 08BD     		pop	{r3, pc}
 644              		.cfi_endproc
 645              	.LFE152:
 647              		.global	hsdram1
 648              		.global	command
 649              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 650              		.align	2
 651              		.set	.LANCHOR1,. + 0
 654              	FMC_DeInitialized:
 655 0000 00000000 		.space	4
 656              		.section	.bss.FMC_Initialized,"aw",%nobits
 657              		.align	2
 658              		.set	.LANCHOR0,. + 0
 661              	FMC_Initialized:
 662 0000 00000000 		.space	4
 663              		.section	.bss.command,"aw",%nobits
 664              		.align	2
 665              		.set	.LANCHOR3,. + 0
 668              	command:
 669 0000 00000000 		.space	16
 669      00000000 
 669      00000000 
 669      00000000 
 670              		.section	.bss.hsdram1,"aw",%nobits
 671              		.align	2
 672              		.set	.LANCHOR2,. + 0
 675              	hsdram1:
 676 0000 00000000 		.space	52
 676      00000000 
 676      00000000 
 676      00000000 
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 22


 676      00000000 
 677              		.text
 678              	.Letext0:
 679              		.file 2 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 680              		.file 3 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 681              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 682              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 683              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 684              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 685              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 686              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 687              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 688              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 689              		.file 12 "Core/Inc/fmc.h"
 690              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 691              		.file 14 "Core/Inc/main.h"
 692              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 693              		.file 16 "<built-in>"
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 fmc.c
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:19     .text.HAL_FMC_MspInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:24     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:234    .text.HAL_FMC_MspInit:000000e4 $d
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:245    .text.HAL_FMC_MspDeInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:250    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:313    .text.HAL_FMC_MspDeInit:00000058 $d
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:324    .text.SDRAM_Initialization_Sequence:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:330    .text.SDRAM_Initialization_Sequence:00000000 SDRAM_Initialization_Sequence
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:454    .text.MX_FMC_Init:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:460    .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:586    .text.MX_FMC_Init:00000088 $d
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:594    .text.HAL_SDRAM_MspInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:600    .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:621    .text.HAL_SDRAM_MspDeInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:627    .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:675    .bss.hsdram1:00000000 hsdram1
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:668    .bss.command:00000000 command
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:650    .bss.FMC_DeInitialized:00000000 $d
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:654    .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:657    .bss.FMC_Initialized:00000000 $d
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:661    .bss.FMC_Initialized:00000000 FMC_Initialized
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:664    .bss.command:00000000 $d
C:\Users\OSD\AppData\Local\Temp\ccnS7EqA.s:671    .bss.hsdram1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_SDRAM_SendCommand
HAL_Delay
HAL_SDRAM_ProgramRefreshRate
HAL_SDRAM_Init
HAL_GPIO_WritePin
KD024VGFPD094_init
