
@sessions/CLAUDE.sessions.md

# CLAUDE.md

This file provides guidance to Claude Code (claude.ai/code) when working with code in this repository.

## Project Overview

**RAMBO** is a cycle-accurate NES emulator written in Zig 0.15.1, targeting hardware-accurate 6502/2C02 emulation with cycle-level precision.

**Current Status:** 1162/1184 tests passing (98.1%) - See [docs/STATUS.md](docs/STATUS.md) for details

**Commercial ROMs Status:**
- âœ… **Fully Working:** Castlevania, Mega Man, Kid Icarus, Battletoads, SMB2
- âš ï¸ **Partial (Rendering Issues):**
  - SMB3: Checkered floor appears briefly then disappears (not Y position issue)
  - Kirby's Adventure: Dialog box doesn't render (not Y position issue)
- âŒ **Not Working:** TMNT series, Paperboy (grey screen - game-specific compatibility issue)

## Build Commands

```bash
# Build executable
zig build
zig build -Dwith_movy=true  # Build with terminal backend support

# Run tests
zig build test              # All tests (see docs/STATUS.md for current results)
zig build test-unit         # Unit tests only (fast subset)
zig build test-integration  # Integration tests only
zig build bench-release     # Release-optimized benchmarks

# Adapt this pattern to run singular tests, this is simply an example.
zig test --dep RAMBO  -Mroot=tests/integration/mmc3_visual_regression_test.zig -MRAMBO=src/root.zig -ODebug

# Short form (via build system)
zig build test-integration

# Target specific tests by filter, in this ppu, and return a summary of the tests outcomes based on criteria.
zig build test --summary { all | failures | success } -- ppu

# Helper/tooling suites
zig build test-tooling      # Diagnostic executables

# Run emulator
zig build run

# Run with debugging
./zig-out/bin/RAMBO path/to/rom.nes --inspect
./zig-out/bin/RAMBO path/to/rom.nes --break-at 0x8000 --inspect
./zig-out/bin/RAMBO path/to/rom.nes --watch 0x2001 --inspect

# Backend and frame dumping
./zig-out/bin/RAMBO path/to/rom.nes --backend=terminal  # Terminal rendering (requires -Dwith_movy=true)
./zig-out/bin/RAMBO path/to/rom.nes --backend=wayland  # Vulkan/Wayland rendering (default)
./zig-out/bin/RAMBO path/to/rom.nes --dump-frame 120   # Dump frame 120 to frame_0120.ppm
```

### Terminal Backend Usage

**Build with movy support:**
```bash
zig build -Dwith_movy=true
```

**Run in terminal mode:**
```bash
./zig-out/bin/RAMBO path/to/rom.nes --backend=terminal
```

**Features:**
- SSH-friendly development (no GUI required)
- Half-block ANSI rendering (2 pixels per terminal cell)
- TV-accurate overscan cropping (8px all edges, 240Ã—224 visible area)
- Automatic terminal centering and size detection
- Overlay menu system (ESC for menu, ENTER to select, Y/N confirmation)

**Input handling:**
- Direct ButtonState updates (bypasses XDG layer)
- Auto-release mechanism: Buttons auto-release after 3 frames (compensates for terminal press-only limitation)
- Standard keyboard mapping (Arrow keys=D-pad, Z=B, X=A, RShift=Select, Enter=Start)

**Known limitations:**
- Requires TTY (not suitable for CI/automated testing)
- Frame rate may vary based on terminal performance
- Uses terminal raw mode + alternate screen buffer
- Can interfere with stdout/stderr logging during operation

### Build System Layout

- `build.zig` is the thin entry point that wires together sub-builders.
- `build/options.zig` defines feature flags exposed as build options.
- `build/dependencies.zig` resolves external packages (libxev, zli).
- `build/wayland.zig` runs the zig-wayland scanner and exposes generated bindings.
- `build/graphics.zig` compiles GLSL shaders and installs SPIR-V artifacts.
- `build/modules.zig` creates the primary RAMBO module and executable wiring.
- `build/tests.zig` owns the metadata table for every test (names, areas, memberships).
- `build/diagnostics.zig` registers developer tools such as the SMB diagnostic runner.

## Architecture

### Visual Architecture Documentation

**GraphViz diagrams** provide comprehensive visual maps of the entire codebase. Use these to understand system structure before diving into code:

**System Overview:**
- `docs/dot/architecture.dot` - Complete 3-thread architecture (60 nodes)
- `docs/dot/emulation-coordination.dot` - RT loop coordination (80 nodes)

**Core Modules:**
- `docs/dot/cpu-module-structure.dot` - 6502 complete subsystem (50 nodes)
- `docs/dot/ppu-module-structure.dot` - 2C02 rendering pipeline (60 nodes)
- `docs/dot/apu-module-structure.dot` - APU 5-channel audio (60 nodes)

**Systems:**
- `docs/dot/cartridge-mailbox-systems.dot` - Comptime generics + lock-free communication (70 nodes)

**Investigations:**
- `docs/dot/cpu-execution-flow.dot` - Cycle-accurate CPU state machine
- `docs/dot/ppu-timing.dot` - NTSC frame timing (262 scanlines Ã— 341 dots)
- `docs/dot/investigation-workflow.dot` - Example investigation methodology

**How to use:**
1. Start with `architecture.dot` for high-level overview
2. Dive into specific module diagrams (`cpu-module-structure.dot`, etc.)
3. Reference during code navigation to understand data flow and ownership
4. Generate images: `cd docs/dot && dot -Tpng <file>.dot -o <file>.png`

All diagrams include:
- Complete type definitions and function signatures
- Data flow (color-coded: Blue=main, Red=writes, Green=reads)
- Side effects and ownership annotations
- Critical timing behaviors
- Hardware accuracy notes

### State/Logic Separation Pattern

All core components use **hybrid State/Logic separation** for modularity, testability, and RT-safety:

**State modules** (`State.zig`):
- Pure data structures with optional non-owning pointers
- Zero hidden state - fully serializable for save states
- Convenience methods that delegate to Logic functions

**Logic modules** (`Logic.zig`):
- Pure functions operating on State pointers
- No global state - deterministic execution
- All side effects explicit through parameters

```zig
// Example: src/cpu/State.zig
pub const CpuState = struct {
    a: u8, x: u8, y: u8, sp: u8, pc: u16,
    p: StatusRegister,

    // Convenience delegation
    pub inline fn tick(self: *CpuState, bus: *BusState) void {
        Logic.tick(self, bus);
    }
};

// Example: src/cpu/Logic.zig
pub fn tick(cpu: *CpuState, bus: *BusState) void {
    // Pure function - all state passed explicitly
}
```

### Comptime Generics (Zero-Cost Polymorphism)

All polymorphism uses comptime duck typing - zero runtime overhead:

```zig
pub fn Cartridge(comptime MapperType: type) type {
    return struct {
        mapper: MapperType,

        // Direct delegation - no VTable, fully inlined
        pub fn cpuRead(self: *const Self, address: u16) u8 {
            return self.mapper.cpuRead(self, address);
        }
    };
}

// Usage - compile-time type instantiation
const NromCart = Cartridge(Mapper0);  // Zero runtime overhead
```

### Bus Handler Architecture

The CPU memory bus ($0000-$FFFF) uses a **handler delegation pattern** that mirrors the cartridge mapper pattern - stateless handlers with read/write/peek interface.

**Handler Interface Pattern:**

All bus handlers implement the same interface:
```zig
pub const HandlerName = struct {
    // NO fields - completely stateless!

    pub fn read(_: *const HandlerName, state: anytype, address: u16) u8 { }
    pub fn write(_: *HandlerName, state: anytype, address: u16, value: u8) void { }
    pub fn peek(_: *const HandlerName, state: anytype, address: u16) u8 { }
};
```

**Key Characteristics:**
- **Zero-size handlers** - No internal state, all data accessed via `state` parameter
- **Stateless delegation** - Handlers delegate to Logic modules (PpuLogic, ApuLogic, etc.)
- **Debugger support** - `peek()` provides side-effect-free reads for debugging
- **Mirrors mapper pattern** - Same delegation approach as cartridge mappers

**Address Space Handlers:**

| Handler | Address Range | Complexity | Responsibilities |
|---------|--------------|------------|------------------|
| `RamHandler` | $0000-$1FFF | â­ (1/5) | 2KB RAM with 4x mirroring |
| `PpuHandler` | $2000-$3FFF | â­â­â­â­â­ (5/5) | PPU registers, VBlank/NMI coordination |
| `ApuHandler` | $4000-$4015 | â­â­â­ (3/5) | APU channels, frame IRQ |
| `OamDmaHandler` | $4014 | â­â­ (2/5) | OAM DMA trigger |
| `ControllerHandler` | $4016-$4017 | â­â­ (2/5) | Controller ports + frame counter |
| `CartridgeHandler` | $4020-$FFFF | â­â­ (2/5) | Delegates to mapper or test RAM |
| `OpenBusHandler` | unmapped | â­ (1/5) | Returns last bus value |

**Integration in EmulationState:**

```zig
pub const EmulationState = struct {
    handlers: struct {
        open_bus: OpenBusHandler = .{},
        ram: RamHandler = .{},
        ppu: PpuHandler = .{},
        apu: ApuHandler = .{},
        controller: ControllerHandler = .{},
        oam_dma: OamDmaHandler = .{},
        cartridge: CartridgeHandler = .{},
    } = .{},

    // Bus routing dispatches to handlers
    pub fn busRead(self: *EmulationState, address: u16) u8 {
        const value = switch (address) {
            0x0000...0x1FFF => self.handlers.ram.read(self, address),
            0x2000...0x3FFF => self.handlers.ppu.read(self, address),
            0x4000...0x4013 => self.handlers.apu.read(self, address),
            0x4014 => self.handlers.oam_dma.read(self, address),
            0x4015 => self.handlers.apu.read(self, address),
            0x4016, 0x4017 => self.handlers.controller.read(self, address),
            0x4020...0xFFFF => self.handlers.cartridge.read(self, address),
            else => self.handlers.open_bus.read(self, address),
        };

        // Open bus capture (hardware behavior)
        if (address != 0x4015) {  // $4015 doesn't update open bus
            self.bus.open_bus = value;
        }

        return value;
    }
};
```

**Example: PpuHandler (Most Complex)**

```zig
// src/emulation/bus/handlers/PpuHandler.zig
pub const PpuHandler = struct {
    // NO fields - completely stateless!

    pub fn read(_: *const PpuHandler, state: anytype, address: u16) u8 {
        const reg = address & 0x07;  // Mirror to 8 registers

        // VBlank race detection (CRITICAL TIMING)
        if (reg == 0x02) {  // $2002 PPUSTATUS
            const scanline = state.ppu.scanline;
            const dot = state.ppu.cycle;

            // Race window: scanline 241, dot 0-2
            if (scanline == 241 and dot <= 2 and state.clock.isCpuTick()) {
                state.vblank_ledger.prevent_vbl_set_cycle = state.clock.master_cycles;
            }
        }

        // Delegate to PPU logic
        const result = PpuLogic.readRegister(&state.ppu, ...);

        // $2002 read side effects
        if (result.read_2002) {
            state.vblank_ledger.last_read_cycle = state.clock.master_cycles;
            state.cpu.nmi_line = false;  // Always clear NMI
        }

        return result.value;
    }

    pub fn peek(_: *const PpuHandler, state: anytype, address: u16) u8 {
        // No side effects - safe for debugger
        const reg = address & 0x07;
        return state.ppu.registers[reg];
    }
};
```

**Benefits:**
- **Clear separation** - Each handler owns its address space (mirrors hardware chips)
- **Testable** - Handlers are unit-tested independently
- **Debugger-safe** - `peek()` allows inspection without side effects
- **Mirrors hardware** - Handler boundaries match NES chip architecture (6502, 2C02, APU)
- **Zero overhead** - Handlers are zero-size, all inlined by compiler

**See Also:**
- `src/emulation/bus/handlers/` - All handler implementations
- `src/emulation/bus/inspection.zig` - Debugger-safe bus inspection
- Cartridge mapper pattern (`src/cartridge/`) - Same delegation approach

### Thread Architecture

3-thread mailbox pattern with RT-safe emulation:

1. **Main Thread:** Coordinator (minimal work)
2. **Emulation Thread:** Cycle-accurate CPU/PPU emulation (RT-safe, zero heap allocations)
3. **Render Thread:** Backend-agnostic rendering (60 FPS, comptime backend selection)

**Rendering Backends** (comptime polymorphism, zero VTable overhead):
- **VulkanBackend:** Wayland + Vulkan rendering (default, production use)
- **MovyBackend:** Terminal rendering via movy (requires `-Dwith_movy=true`, for development/debugging)

**Communication via lock-free mailboxes:**
- `FrameMailbox` - Emulation â†’ Render (double-buffered RGBA frame data)
- `ControllerInputMailbox` - Main â†’ Emulation (NES button state)
- `DebugCommandMailbox` / `DebugEventMailbox` - Bidirectional debugging
- `XdgInputEventMailbox` / `XdgWindowEventMailbox` - Input events â†’ Main

## Critical Hardware Behaviors

### 1. CPU/PPU Sub-Cycle Execution Order ğŸ”’

**LOCKED BEHAVIOR** - Verified correct per nesdev.org hardware specification.

Within a single PPU cycle, the NES hardware executes operations in this order:
1. **CPU Read Operations** (if CPU is active this cycle)
2. **CPU Write Operations** (if CPU is active this cycle)
3. **PPU Events** (VBlank flag set, sprite evaluation, etc.)
4. **End of cycle**

**Critical Race Condition:** When CPU reads $2002 (PPUSTATUS) at exactly the same PPU cycle that VBlank is set (scanline 241, dot 1), the CPU read executes **BEFORE** the PPU sets the VBlank flag:
- CPU reads $2002 â†’ sees VBlank bit = 0 (flag not set yet)
- PPU sets VBlank flag â†’ flag becomes 1
- Result: CPU missed seeing the VBlank flag (same-cycle race)

**Implementation:** `src/emulation/State.zig:tick()` lines 651-774
- CPU executes BEFORE VBlank timestamp application via `stepCpuCycle()` (can read $2002 and set prevention flag)
- VBlank timestamps applied AFTER CPU execution via `applyVBlankTimestamps()` (respects prevention flag set by CPU)
- Other PPU state applied AFTER CPU execution via `applyPpuRenderingState()` (reflects CPU register writes from this cycle)
- Interrupt sampling happens AFTER VBlank timestamps are final (ensures NMI line reflects correct VBlank state)

**Critical Implementation Detail (2025-11-03):**
- CPU execution BEFORE VBlank timestamps allows prevention mechanism to work correctly
- CPU reads $2002 at dot 1 â†’ sets `prevent_vbl_set_cycle = master_cycles`
- VBlank timestamp application checks if `master_cycles == prevent_vbl_set_cycle` â†’ skips setting flag if true
- Interrupt sampling happens AFTER VBlank state is finalized to ensure correct NMI line state
- Reference: Mesen2 NesPpu.cpp:1340-1344 (prevention flag check before VBlank set)

**Hardware Citation:** https://www.nesdev.org/wiki/PPU_frame_timing

**Do not modify this execution order without strong hardware justification.**

### 2. Read-Modify-Write (RMW) Dummy Write

ALL RMW instructions (ASL, LSR, ROL, ROR, INC, DEC) write the original value back before writing the modified value:

```zig
// INC $10: 5 cycles
// Cycle 3: Read value from $10
// Cycle 4: Write ORIGINAL value back to $10  <-- CRITICAL!
// Cycle 5: Write INCREMENTED value to $10
```

This is visible to memory-mapped I/O and tested by AccuracyCoin.

### 3. Dummy Reads on Page Crossing

Indexed addressing crossing page boundaries performs a dummy read at the wrong address:

```zig
// LDA $10FF,X with X=$02
// Cycle 4: Dummy read at $1001 (wrong - high byte not incremented yet)
// Cycle 5: Read from $1101 (correct)
```

### 4. Open Bus Behavior

Every bus read/write updates the data bus. Reading unmapped memory returns the last bus value (tracked in `BusState.open_bus` with decay timer).

### 5. Zero Page Wrapping

Zero page indexed addressing wraps within page 0:

```zig
// LDA $FF,X with X=$02 -> reads from $01, NOT $101
address = @as(u16, (base +% index))  // Wraps at byte boundary
```

### 6. NMI Edge Detection

NMI triggers on **falling edge** (high â†’ low transition). IRQ is **level-triggered**.

### 6a. CPU Interrupt Polling Timing (Second-to-Last Cycle Rule) ğŸ”’

**LOCKED BEHAVIOR** - Verified correct per nesdev.org CPU interrupt timing specification.

The NES CPU samples interrupt lines at the **end of each cycle** and checks the sampled values at the **start of the next cycle**. This implements the hardware "second-to-last cycle rule":

**Hardware Behavior:**
- Interrupt lines (NMI/IRQ) sampled during Ï†2 (end of cycle N)
- Sampled values checked at start of cycle N+1
- Interrupt sequences cannot be interrupted once started (pending state preserved)
- **NMI has priority over IRQ** - NMI cannot be masked by IRQ during interrupt sequence

**Example Timing (AccuracyCoin test case):**
```
Cycle N:   STA $2000 sets PPUCTRL.7 â†’ nmi_line=true
           [END: sample nmi_line=true, store to nmi_pending_prev]

Cycle N+1: LDX #$10 executes normally
           [START: check nmi_pending_prev=false from cycle N-1]
           [END: sample nmi_line=true, store to nmi_pending_prev]

Cycle N+2: Next instruction
           [START: check nmi_pending_prev=true from cycle N] â†’ NMI fires!
```

**Implementation:** `src/emulation/State.zig:tick()` lines 738-768
- End-of-cycle sampling: Calls `CpuLogic.checkInterrupts()` after VBlank timestamps are final
- Stores result to `nmi_pending_prev`/`irq_pending_prev` for next cycle
- Clears `pending_interrupt` (will be restored from _prev next cycle via `CpuLogic.restorePendingInterrupts()`)
- **IRQ masking during NMI:** IRQ restoration only if NOT currently handling NMI (preserves NMI priority)

**Critical Details:**
- Sampling happens **every cycle**, not just at instruction boundaries
- Sampling happens AFTER VBlank timestamps are applied (ensures correct NMI line state)
- Gives instructions one cycle to complete after register writes (e.g., STA $2000 enabling NMI)
- Interrupt sequences must NOT re-sample (would corrupt vector fetch)
- Prevents same-cycle interrupt triggering from register writes
- **NMI priority preserved:** `if (irq_pending_prev and pending_interrupt != .nmi)` prevents IRQ from masking NMI

**Hardware Citations:**
- Primary: https://www.nesdev.org/wiki/CPU_interrupts ("second-to-last cycle" rule)
- NMI Priority: https://www.nesdev.org/wiki/NMI (NMI cannot be masked)
- Reference Implementation: Mesen2 NesCpu.cpp:294-315 (EndCpuCycle), lines 311-314 (_prevRunIrq/_prevNeedNmi)

**Do not modify this polling timing - it matches hardware interrupt latency exactly.**

### 7. PPU Warm-Up Period

PPU ignores writes to $2000/$2001/$2005/$2006 for first 29,658 CPU cycles after power-on (implemented in `PpuState.warmup_complete` flag).

### 8. PPU Sprite Vertical Flip Wrapping ğŸ”’

**LOCKED BEHAVIOR** - Verified correct per nesdev.org pre-render scanline specification.

Sprite pattern address calculations use wrapping subtraction for vertical flip to match hardware behavior:

```zig
// 8x8 sprites: Vertical flip calculation wraps naturally
const flipped_row = if (vertical_flip) 7 -% row else row;

// 8x16 sprites: Vertical flip across all 16 rows
const flipped_row = if (vertical_flip) 15 -% row else row;
```

**Critical Edge Case:** On pre-render scanline (-1), sprite fetches use stale secondary OAM from scanline 239. When `next_scanline = 0` and `sprite_y = 200`, the row calculation wraps:
- `row = 0 -% 200 = 56` (out of bounds for 8x8 sprite)
- Hardware doesn't crash - it uses the wrapped value to fetch arbitrary pattern data
- Without wrapping subtraction (`--%`), vertical flip would cause undefined behavior

**Implementation:** `src/ppu/logic/sprites.zig` - `getSpritePatternAddress()` and `getSprite16PatternAddress()`

**Hardware Citation:** https://www.nesdev.org/wiki/PPU_rendering (pre-render scanline sprite fetching)

**Do not change this wrapping behavior - it matches hardware edge case handling.**

### 9. DMC/OAM DMA Time-Sharing ğŸ”’

**LOCKED BEHAVIOR** - Verified correct per nesdev.org and Mesen2 reference implementation.

When DMC DMA interrupts OAM DMA, hardware implements time-sharing where OAM continues executing during DMC idle cycles:

**DMC DMA cycle breakdown** (4 cycles total, countdown from stall_cycles_remaining):
- **Cycle 4 (halt):** OAM continues executing âœ“ (counts as DMC halt cycle)
- **Cycle 3 (dummy):** OAM continues executing âœ“ (counts as DMC dummy cycle)
- **Cycle 2 (alignment):** OAM continues executing âœ“ (counts as DMC alignment cycle)
- **Cycle 1 (read):** OAM PAUSES âœ— (DMC reads memory, OAM must wait)

**Net overhead:** 4 DMC cycles - 3 OAM advancement cycles + 1 post-DMC alignment = ~2 cycles total (can vary 1-3 cycles based on timing alignment)

**Implementation:** `src/emulation/dma/logic.zig:41-42`
- OAM stall detection: `dmc_is_stalling_oam = rdy_low and stall_cycles_remaining == 1`
- OAM only pauses during DMC read cycle (stall == 1), not during halt/dummy/alignment
- After DMC completes, OAM consumes one alignment cycle before resuming normal operation

**Hardware Citations:**
- Primary: https://www.nesdev.org/wiki/DMA#DMC_DMA_during_OAM_DMA
- Reference Implementation: Mesen2 NesCpu.cpp:385 "Sprite DMA cycles count as halt/dummy cycles for the DMC"

**Test Coverage:** `tests/integration/dmc_oam_conflict_test.zig` - All 14 DMC/OAM conflict tests passing

**Do not modify this time-sharing behavior - it matches hardware specification exactly.**

## Component Structure

```
src/
â”œâ”€â”€ cpu/              # 6502 CPU emulation
â”‚   â”œâ”€â”€ State.zig         # CPU registers and microstep state
â”‚   â”œâ”€â”€ Logic.zig         # Pure CPU functions
â”‚   â”œâ”€â”€ opcodes/          # All 256 opcodes (13 modules)
â”‚   â”œâ”€â”€ decode.zig        # Opcode decoding tables
â”‚   â””â”€â”€ dispatch.zig      # Opcode â†’ executor mapping
â”œâ”€â”€ ppu/              # 2C02 PPU emulation
â”‚   â”œâ”€â”€ State.zig         # PPU registers, VRAM, OAM, rendering state
â”‚   â”œâ”€â”€ Logic.zig         # PPU operations (background + sprite rendering)
â”‚   â”œâ”€â”€ logic/            # PPU logic modules
â”‚   â”‚   â”œâ”€â”€ background.zig # Background tile fetching
â”‚   â”‚   â”œâ”€â”€ sprites.zig    # Sprite evaluation and rendering
â”‚   â”‚   â”œâ”€â”€ memory.zig     # VRAM access
â”‚   â”‚   â”œâ”€â”€ scrolling.zig  # Scroll register manipulation
â”‚   â”‚   â””â”€â”€ registers.zig  # CPU register I/O
â”‚   â”œâ”€â”€ palette.zig       # NES color palette (64 colors)
â”‚   â””â”€â”€ timing.zig        # PPU timing constants (341 dots Ã— 262 scanlines)
â”œâ”€â”€ apu/              # Audio Processing Unit (emulation logic 100%, audio output TODO)
â”‚   â”œâ”€â”€ State.zig         # APU channels, frame counter
â”‚   â”œâ”€â”€ Logic.zig         # APU operations
â”‚   â”œâ”€â”€ Dmc.zig           # DMC channel
â”‚   â”œâ”€â”€ Envelope.zig      # Generic envelope component
â”‚   â””â”€â”€ Sweep.zig         # Generic envelope component
â”œâ”€â”€ cartridge/        # Cartridge system
â”‚   â”œâ”€â”€ Cartridge.zig     # Generic Cartridge(MapperType) factory
â”‚   â”œâ”€â”€ ines/             # iNES ROM parser (5 modules)
â”‚   â””â”€â”€ mappers/          # Mapper implementations
â”‚       â”œâ”€â”€ Mapper0.zig   # NROM (complete)
â”‚       â””â”€â”€ registry.zig  # AnyCartridge tagged union
â”œâ”€â”€ emulation/        # Emulation coordination
â”‚   â”œâ”€â”€ State.zig         # EmulationState (CPU/PPU/APU/Bus integration)
â”‚   â”œâ”€â”€ Ppu.zig           # PPU orchestration helpers
â”‚   â”œâ”€â”€ MasterClock.zig   # Cycle counting and synchronization
â”‚   â””â”€â”€ bus/              # Bus handler architecture
â”‚       â”œâ”€â”€ handlers/     # Address space handlers (stateless delegation)
â”‚       â”‚   â”œâ”€â”€ RamHandler.zig       # Internal RAM ($0000-$1FFF, mirrored)
â”‚       â”‚   â”œâ”€â”€ PpuHandler.zig       # PPU registers ($2000-$3FFF, mirrored)
â”‚       â”‚   â”œâ”€â”€ ApuHandler.zig       # APU/IO registers ($4000-$4015)
â”‚       â”‚   â”œâ”€â”€ OamDmaHandler.zig    # OAM DMA trigger ($4014)
â”‚       â”‚   â”œâ”€â”€ ControllerHandler.zig# Controller ports ($4016-$4017)
â”‚       â”‚   â”œâ”€â”€ CartridgeHandler.zig # PRG ROM/RAM ($4020-$FFFF)
â”‚       â”‚   â””â”€â”€ OpenBusHandler.zig   # Unmapped regions (fallback)
â”‚       â””â”€â”€ inspection.zig# Debugger-safe memory reads (no side effects)
â”œâ”€â”€ video/            # Rendering system (100% complete)
â”‚   â”œâ”€â”€ Backend.zig       # Backend interface definition
â”‚   â”œâ”€â”€ backends/         # Backend implementations
â”‚   â”‚   â”œâ”€â”€ VulkanBackend.zig  # Wayland + Vulkan rendering (default)
â”‚   â”‚   â””â”€â”€ MovyBackend.zig    # Terminal rendering (movy, optional)
â”‚   â”œâ”€â”€ WaylandState.zig  # Wayland window state
â”‚   â”œâ”€â”€ WaylandLogic.zig  # XDG shell protocol logic
â”‚   â”œâ”€â”€ VulkanState.zig   # Vulkan rendering state
â”‚   â”œâ”€â”€ VulkanLogic.zig   # Vulkan rendering pipeline
â”‚   â”œâ”€â”€ VulkanBindings.zig# Vulkan C bindings
â”‚   â””â”€â”€ shaders/          # GLSL shaders (texture.vert, texture.frag)
â”œâ”€â”€ input/            # Input system (100% complete)
â”‚   â”œâ”€â”€ ButtonState.zig   # NES controller state (8 buttons)
â”‚   â””â”€â”€ KeyboardMapper.zig# Keyboard â†’ NES buttons
â”œâ”€â”€ debug/            # Debug utilities
â”‚   â””â”€â”€ frame_dump.zig    # PPM frame dumping (--dump-frame)
â”œâ”€â”€ debugger/         # Debugging system (100% complete)
â”‚   â””â”€â”€ Debugger.zig      # Breakpoints, watchpoints, stepping
â”œâ”€â”€ mailboxes/        # Thread communication (lock-free)
â”‚   â”œâ”€â”€ Mailboxes.zig     # Mailbox collection
â”‚   â”œâ”€â”€ FrameMailbox.zig  # Double-buffered frame data
â”‚   â”œâ”€â”€ ControllerInputMailbox.zig
â”‚   â”œâ”€â”€ DebugCommandMailbox.zig
â”‚   â”œâ”€â”€ DebugEventMailbox.zig
â”‚   â””â”€â”€ SpscRingBuffer.zig# Generic ring buffer
â”œâ”€â”€ snapshot/         # Save state system
â”œâ”€â”€ threads/          # Threading system
â”‚   â”œâ”€â”€ EmulationThread.zig# RT-safe emulation loop
â”‚   â””â”€â”€ RenderThread.zig  # Backend-agnostic rendering (comptime dispatch)
â”œâ”€â”€ timing/           # Frame timing utilities
â”œâ”€â”€ benchmark/        # Performance benchmarking
â”œâ”€â”€ memory/           # Memory adapters
â”œâ”€â”€ test/             # Shared test utilities
â”œâ”€â”€ root.zig          # Library root (public API)
â””â”€â”€ main.zig          # Entry point
```

## Development Workflow

### Before Implementing Features

1. Read relevant tests in `tests/` to understand requirements
2. Review component State/Logic modules
3. Check `docs/` for architecture documentation

### Testing Requirements

```bash
# Before committing
zig build test  # Must pass (expected 990/995; see docs/CURRENT-ISSUES.md for known failures)

# Verify no regressions
git diff --stat
```

### Commit Guidelines

```bash
# Commit at milestones (every 2-4 hours of work)
git add <files>
git commit -m "type(scope): description"

# Example commit types:
# feat(cpu): Add NMI interrupt handling
# fix(ppu): Correct sprite 0 hit timing
# refactor(bus): Extract open bus logic
# test(integration): Add commercial ROM tests
# docs(architecture): Update State/Logic pattern
```

## Known Issues & Current Investigation

**Current Status:** 1023/1041 tests passing (98.3%), 6 skipped, 12 failing
**Last Verified:** 2025-10-20
**Full Details:** See [docs/STATUS.md](docs/STATUS.md) and `docs/CURRENT-ISSUES.md` for complete issue tracking

### Recent Major Fixes (2025-10-14 to 2025-10-15)

**âœ… NMI Line Management** - Fixed critical bug preventing commercial ROMs from receiving interrupts
- Impact: Castlevania, Mega Man, Kid Icarus now fully working
- Commit: 1985d74 + double-trigger suppression

**âœ… Progressive Sprite Evaluation** - Implemented hardware-accurate cycle-by-cycle sprite evaluation
- Impact: SMB1 title screen now animates correctly (+3 tests passing)
- Replaced instant evaluation with progressive evaluation across dots 65-256

**âœ… RAM Initialization** - Fixed power-on RAM state (was all zeros, now pseudo-random)
- Impact: Commercial ROMs now take correct boot paths (~+54 tests)

**âœ… Sprite Y Position Pipeline Delay** - Implemented 1-scanline pipeline delay
- Impact: Hardware-accurate per nesdev.org (+17 new tests), but didn't fix game rendering issues

**âœ… Greyscale Mode** - Implemented PPUMASK bit 0 greyscale support
- Impact: Missing feature now implemented (+13 tests)

### Active Investigation: Phase 2 - Mid-Frame Register Changes

**Current Hypothesis:** Remaining rendering issues (SMB3 floor, Kirby dialog) are caused by **mid-frame register update propagation**, not sprite timing.

**Evidence:**
- Both games use split-screen effects requiring mid-scanline PPUCTRL/PPUMASK changes
- SMB1 green line suggests fine X scroll or first tile fetch issue
- All issues involve dynamic content (splits, scrolling), not static scenes

**Investigation Focus:**
1. **Fine X Scroll Edge Case** - SMB1 green line (8 pixels, left side)
2. **PPUCTRL Mid-Scanline Changes** - Pattern/nametable base switching during rendering
3. **PPUMASK 3-4 Dot Delay** - Rendering enable/disable propagation timing

**Reference:** See `docs/sessions/2025-10-15-phase2-development-plan.md` for detailed investigation plan

**Note:** DMC/OAM DMA time-sharing is now hardware-accurate (verified 2025-11-02)

### Remaining Game-Specific Issues

**SMB1** - Sprite palette bug (left side of `?` boxes green instead of yellow)
**SMB3** - Checkered floor disappears after few frames
**Kirby's Adventure** - Dialog box doesn't render at all
**TMNT/Paperboy** - Grey screen (game-specific compatibility, likely mapper issue)

### Known Limitations (Low Priority)

**CPU Timing Deviation** - Absolute,X/Y without page crossing: +1 cycle deviation
- Functionally correct, AccuracyCoin passes despite deviation
- Priority: Deferred to post-playability

**Threading Tests** - 5 tests skipped (timing-sensitive)
- Not a functional problem - mailboxes work correctly in production
- Test infrastructure issue, not emulation issue

## Test Coverage

**Total:** 1162/1184 tests passing (98.1%), 6 skipped, 16 failing
**Current Focus:** Bus handler architecture refactoring complete, VBlank/PPU/NMI timing bugs remaining

**See [docs/STATUS.md](docs/STATUS.md) for complete test breakdown** and `docs/CURRENT-ISSUES.md` for game compatibility tracking.

**Recent Fix (2025-11-04):** Bus handler architecture migration complete - Zero compilation errors, +158 tests total (+44 new handler unit tests, +114 existing tests now running)

### By Component

| Component | Tests | Status |
|-----------|-------|--------|
| CPU | ~280 | âœ… All passing |
| PPU | ~93 | âœ… All passing |
| APU | 135 | âœ… All passing |
| Debugger | ~66 | âœ… All passing |
| Integration | 94 | âœ… All passing |
| Mailboxes | 57 | âœ… All passing |
| Input System | 40 | âœ… All passing |
| Cartridge | ~48 | âœ… All passing |
| Threading | 14 | âš ï¸ 9/14 passing, 5 skipped |
| Config | ~30 | âœ… All passing |
| iNES | 26 | âœ… All passing |
| Snapshot | ~23 | âœ… All passing |
| Bus & Memory | ~20 | âœ… All passing |
| Comptime | 8 | âœ… All passing |

## Companion ROM Tooling

The `compiler/` directory contains a Python workspace for building reference ROMs:

```bash
# Setup (once per machine)
uv run compiler toolchain

# Build AccuracyCoin test ROM
uv run compiler build-accuracycoin

# Microsoft BASIC port (in progress)
uv run compiler analyze-basic
uv run compiler preprocess-basic
```

See `compiler/README.md` for details.

## Dependencies

### External Libraries (build.zig.zon)

- **libxev:** Event loop library (timer-driven emulation)
- **zig-wayland:** Wayland protocol bindings (window management)
- **zli:** CLI argument parsing
- **movy:** Terminal rendering library (optional, requires `-Dwith_movy=true`)

### System Requirements

**Development:**
- Zig 0.15.1
- Linux with Wayland compositor
- Vulkan SDK (for shader compilation: `glslc`)

**Runtime:**
- Vulkan 1.0+ compatible GPU
- Wayland compositor (GNOME, KDE Plasma, Sway, etc.)
- System libraries: `wayland-client`, `vulkan`

## Resources

### Documentation

- **[Documentation Hub](docs/README.md)** - Start here for all documentation
- **[Architecture Patterns](ARCHITECTURE.md)** - Core patterns reference (State/Logic, VBlank, DMA)
- **[Current Issues](docs/CURRENT-ISSUES.md)** - Known issues and game compatibility
- **[Implementation Guides](docs/implementation/)** - Detailed implementation documentation

### NES Hardware

- [NESDev Wiki](https://www.nesdev.org/wiki/) - Comprehensive NES documentation
- [6502 Reference](http://www.6502.org/) - CPU architecture
- [PPU Rendering](https://www.nesdev.org/wiki/PPU_rendering) - PPU details

### Zig Resources

- [Zig Language Reference](https://ziglang.org/documentation/master/)
- [Zig Standard Library](https://ziglang.org/documentation/master/std/)

---

**Key Principle:** Hardware accuracy first. Cycle-accurate execution over performance optimization.

**Version:** 0.2.0-alpha
**Last Updated:** 2025-11-04
**Status:** 1162/1184 tests passing (98.1%) - See [docs/STATUS.md](docs/STATUS.md)
**Documentation:** Up to date - Current issues documented in `docs/STATUS.md` and `docs/CURRENT-ISSUES.md`
**Current Focus:** Bus handler architecture refactoring complete, VBlank/PPU/NMI timing bugs remaining
**Recent Fix:** Bus handler architecture migration (2025-11-04) - Zero-size stateless handlers with 98.1% pass rate
