

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_57_6'
================================================================
* Date:           Mon Jul 28 11:40:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.566 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       23|  35.000 ns|  0.115 us|    7|   23|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_57_6  |        5|       21|         4|          2|          1|  1 ~ 9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body86.0"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%icmp_ln57 = icmp_ult  i6 %j_1, i6 33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 12 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 9, i64 5"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body86.0.for.end94_crit_edge.exitStub, void %for.body86.0.split_ifconv" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 14 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln59_cast = zext i6 %j_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 15 'zext' 'trunc_ln59_cast' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%int_state_V_addr = getelementptr i32 %int_state_V, i64 0, i64 %trunc_ln59_cast"   --->   Operation 16 'getelementptr' 'int_state_V_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%p_Val2_s = load i6 %int_state_V_addr"   --->   Operation 17 'load' 'p_Val2_s' <Predicate = (icmp_ln57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 18 [1/1] (0.34ns)   --->   "%switch_ln59 = switch i6 %j_1, void %arrayidx91.06.case.32, i6 0, void %arrayidx91.06.case.0, i6 4, void %arrayidx91.06.case.4, i6 8, void %arrayidx91.06.case.8, i6 12, void %arrayidx91.06.case.12, i6 16, void %arrayidx91.06.case.16, i6 20, void %arrayidx91.06.case.20, i6 24, void %arrayidx91.06.case.24, i6 28, void %arrayidx91.06.case.28" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 18 'switch' 'switch_ln59' <Predicate = (icmp_ln57)> <Delay = 0.34>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln57 = or i6 %j_1, i6 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 19 'or' 'or_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %or_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 20 'zext' 'zext_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln57_1 = icmp_ult  i6 %or_ln57, i6 33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 21 'icmp' 'icmp_ln57_1' <Predicate = (icmp_ln57)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_1, void %for.body86.0.for.end94_crit_edge.exitStub, void %for.body86.1_ifconv" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 22 'br' 'br_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%int_state_V_addr_1 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln57"   --->   Operation 23 'getelementptr' 'int_state_V_addr_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.69ns)   --->   "%p_Val2_3 = load i6 %int_state_V_addr_1"   --->   Operation 24 'load' 'p_Val2_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 25 [1/1] (0.34ns)   --->   "%switch_ln59 = switch i6 %j_1, void %arrayidx91.17.case.29, i6 0, void %arrayidx91.17.case.1, i6 4, void %arrayidx91.17.case.5, i6 8, void %arrayidx91.17.case.9, i6 12, void %arrayidx91.17.case.13, i6 16, void %arrayidx91.17.case.17, i6 20, void %arrayidx91.17.case.21, i6 24, void %arrayidx91.17.case.25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 25 'switch' 'switch_ln59' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.34>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 26 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 24 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 20 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 16 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 29 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 12 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 8 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 4 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 == 0 & icmp_ln57_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx91.39.exit"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln57 & j_1 != 0 & j_1 != 4 & j_1 != 8 & j_1 != 12 & j_1 != 16 & j_1 != 20 & j_1 != 24 & icmp_ln57_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 34 [1/2] (0.69ns)   --->   "%p_Val2_s = load i6 %int_state_V_addr"   --->   Operation 34 'load' 'p_Val2_s' <Predicate = (icmp_ln57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln1090 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 35 'icmp' 'icmp_ln1090' <Predicate = (icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 36 'bitselect' 'p_Result_31' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_s"   --->   Operation 37 'sub' 'tmp_V' <Predicate = (icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.22ns)   --->   "%tmp_V_11 = select i1 %p_Result_31, i32 %tmp_V, i32 %p_Val2_s"   --->   Operation 38 'select' 'tmp_V_11' <Predicate = (icmp_ln57)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_32 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_11, i32 31, i32 0"   --->   Operation 39 'partselect' 'p_Result_32' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_32, i1 1"   --->   Operation 40 'cttz' 'l' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%sub_ln1099 = sub i32 32, i32 %l"   --->   Operation 41 'sub' 'sub_ln1099' <Predicate = (icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099"   --->   Operation 42 'trunc' 'trunc_ln1102' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %l"   --->   Operation 43 'trunc' 'trunc_ln1098' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.69ns)   --->   "%p_Val2_3 = load i6 %int_state_V_addr_1"   --->   Operation 44 'load' 'p_Val2_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln1090_1 = icmp_eq  i32 %p_Val2_3, i32 0"   --->   Operation 45 'icmp' 'icmp_ln1090_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_3, i32 31"   --->   Operation 46 'bitselect' 'p_Result_22' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%tmp_V_2 = sub i32 0, i32 %p_Val2_3"   --->   Operation 47 'sub' 'tmp_V_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.22ns)   --->   "%tmp_V_8 = select i1 %p_Result_22, i32 %tmp_V_2, i32 %p_Val2_3"   --->   Operation 48 'select' 'tmp_V_8' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_8, i32 31, i32 0"   --->   Operation 49 'partselect' 'p_Result_23' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_23, i1 1"   --->   Operation 50 'cttz' 'l_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%sub_ln1099_1 = sub i32 32, i32 %l_1"   --->   Operation 51 'sub' 'sub_ln1099_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1102_1 = trunc i32 %sub_ln1099_1"   --->   Operation 52 'trunc' 'trunc_ln1102_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1098_1 = trunc i32 %l_1"   --->   Operation 53 'trunc' 'trunc_ln1098_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln57_1 = or i6 %j_1, i6 2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 54 'or' 'or_ln57_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1090 = zext i6 %or_ln57_1"   --->   Operation 55 'zext' 'zext_ln1090' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%int_state_V_addr_2 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln1090"   --->   Operation 56 'getelementptr' 'int_state_V_addr_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (0.69ns)   --->   "%p_Val2_6 = load i6 %int_state_V_addr_2"   --->   Operation 57 'load' 'p_Val2_6' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln57_2 = or i6 %j_1, i6 3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 58 'or' 'or_ln57_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1090_1 = zext i6 %or_ln57_2"   --->   Operation 59 'zext' 'zext_ln1090_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%int_state_V_addr_3 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln1090_1"   --->   Operation 60 'getelementptr' 'int_state_V_addr_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.69ns)   --->   "%p_Val2_9 = load i6 %int_state_V_addr_3"   --->   Operation 61 'load' 'p_Val2_9' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln57 = add i6 %j_1, i6 4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 62 'add' 'add_ln57' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln57 = store i6 %add_ln57, i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 63 'store' 'store_ln57' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.body86.0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 64 'br' 'br_ln57' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 65 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln1099, i32 4294967272"   --->   Operation 65 'add' 'lsb_index' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 66 'partselect' 'tmp' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 67 'icmp' 'icmp_ln1101' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.70ns)   --->   "%sub_ln1102 = sub i5 25, i5 %trunc_ln1102"   --->   Operation 68 'sub' 'sub_ln1102' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%zext_ln1102 = zext i5 %sub_ln1102"   --->   Operation 69 'zext' 'zext_ln1102' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%lshr_ln1102 = lshr i32 4294967295, i32 %zext_ln1102"   --->   Operation 70 'lshr' 'lshr_ln1102' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%p_Result_s = and i32 %tmp_V_11, i32 %lshr_ln1102"   --->   Operation 71 'and' 'p_Result_s' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1102 = icmp_ne  i32 %p_Result_s, i32 0"   --->   Operation 72 'icmp' 'icmp_ln1102' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1101, i1 %icmp_ln1102"   --->   Operation 73 'and' 'a' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 74 'bitselect' 'tmp_1' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1104 = xor i1 %tmp_1, i1 1"   --->   Operation 75 'xor' 'xor_ln1104' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_11, i32 %lsb_index"   --->   Operation 76 'bitselect' 'p_Result_1' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1104 = and i1 %p_Result_1, i1 %xor_ln1104"   --->   Operation 77 'and' 'and_ln1104' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1104_2 = or i1 %and_ln1104, i1 %a"   --->   Operation 78 'or' 'or_ln1104_2' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_2"   --->   Operation 79 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.12>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1112 = zext i32 %tmp_V_11"   --->   Operation 80 'zext' 'zext_ln1112' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.85ns)   --->   "%icmp_ln1113 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 81 'icmp' 'icmp_ln1113' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.88ns)   --->   "%add_ln1113 = add i32 %sub_ln1099, i32 4294967271"   --->   Operation 82 'add' 'add_ln1113' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1113 = zext i32 %add_ln1113"   --->   Operation 83 'zext' 'zext_ln1113' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln1113 = lshr i64 %zext_ln1112, i64 %zext_ln1113"   --->   Operation 84 'lshr' 'lshr_ln1113' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln1114 = sub i32 25, i32 %sub_ln1099"   --->   Operation 85 'sub' 'sub_ln1114' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1114 = zext i32 %sub_ln1114"   --->   Operation 86 'zext' 'zext_ln1114' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln1114 = shl i64 %zext_ln1112, i64 %zext_ln1114"   --->   Operation 87 'shl' 'shl_ln1114' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1113, i64 %lshr_ln1113, i64 %shl_ln1114"   --->   Operation 88 'select' 'm_2' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1116 = zext i2 %or_ln"   --->   Operation 89 'zext' 'zext_ln1116' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1116"   --->   Operation 90 'add' 'm_3' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%m_23 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 91 'partselect' 'm_23' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 92 'bitselect' 'p_Result_2' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.88ns)   --->   "%lsb_index_1 = add i32 %sub_ln1099_1, i32 4294967272"   --->   Operation 93 'add' 'lsb_index_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 94 'partselect' 'tmp_4' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.84ns)   --->   "%icmp_ln1101_1 = icmp_sgt  i31 %tmp_4, i31 0"   --->   Operation 95 'icmp' 'icmp_ln1101_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.70ns)   --->   "%sub_ln1102_1 = sub i5 25, i5 %trunc_ln1102_1"   --->   Operation 96 'sub' 'sub_ln1102_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%zext_ln1102_1 = zext i5 %sub_ln1102_1"   --->   Operation 97 'zext' 'zext_ln1102_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%lshr_ln1102_1 = lshr i32 4294967295, i32 %zext_ln1102_1"   --->   Operation 98 'lshr' 'lshr_ln1102_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%p_Result_6 = and i32 %tmp_V_8, i32 %lshr_ln1102_1"   --->   Operation 99 'and' 'p_Result_6' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1102_1 = icmp_ne  i32 %p_Result_6, i32 0"   --->   Operation 100 'icmp' 'icmp_ln1102_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%a_1 = and i1 %icmp_ln1101_1, i1 %icmp_ln1102_1"   --->   Operation 101 'and' 'a_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 102 'bitselect' 'tmp_5' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%xor_ln1104_1 = xor i1 %tmp_5, i1 1"   --->   Operation 103 'xor' 'xor_ln1104_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_8, i32 %lsb_index_1"   --->   Operation 104 'bitselect' 'p_Result_7' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%and_ln1104_1 = and i1 %p_Result_7, i1 %xor_ln1104_1"   --->   Operation 105 'and' 'and_ln1104_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%or_ln1104 = or i1 %and_ln1104_1, i1 %a_1"   --->   Operation 106 'or' 'or_ln1104' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104"   --->   Operation 107 'bitconcatenate' 'or_ln1104_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.12>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1112_1 = zext i32 %tmp_V_8"   --->   Operation 108 'zext' 'zext_ln1112_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.85ns)   --->   "%icmp_ln1113_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 109 'icmp' 'icmp_ln1113_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.88ns)   --->   "%add_ln1113_1 = add i32 %sub_ln1099_1, i32 4294967271"   --->   Operation 110 'add' 'add_ln1113_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln1113_1 = zext i32 %add_ln1113_1"   --->   Operation 111 'zext' 'zext_ln1113_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%lshr_ln1113_1 = lshr i64 %zext_ln1112_1, i64 %zext_ln1113_1"   --->   Operation 112 'lshr' 'lshr_ln1113_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.88ns)   --->   "%sub_ln1114_1 = sub i32 25, i32 %sub_ln1099_1"   --->   Operation 113 'sub' 'sub_ln1114_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln1114_1 = zext i32 %sub_ln1114_1"   --->   Operation 114 'zext' 'zext_ln1114_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%shl_ln1114_1 = shl i64 %zext_ln1112_1, i64 %zext_ln1114_1"   --->   Operation 115 'shl' 'shl_ln1114_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%m_6 = select i1 %icmp_ln1113_1, i64 %lshr_ln1113_1, i64 %shl_ln1114_1"   --->   Operation 116 'select' 'm_6' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln1116_1 = zext i2 %or_ln1104_1"   --->   Operation 117 'zext' 'zext_ln1116_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_7 = add i64 %m_6, i64 %zext_ln1116_1"   --->   Operation 118 'add' 'm_7' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%m_20 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_7, i32 1, i32 63"   --->   Operation 119 'partselect' 'm_20' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_7, i32 25"   --->   Operation 120 'bitselect' 'p_Result_8' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (0.69ns)   --->   "%p_Val2_6 = load i6 %int_state_V_addr_2"   --->   Operation 121 'load' 'p_Val2_6' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 122 [1/1] (0.85ns)   --->   "%icmp_ln1090_2 = icmp_eq  i32 %p_Val2_6, i32 0"   --->   Operation 122 'icmp' 'icmp_ln1090_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_6, i32 31"   --->   Operation 123 'bitselect' 'p_Result_25' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.88ns)   --->   "%tmp_V_4 = sub i32 0, i32 %p_Val2_6"   --->   Operation 124 'sub' 'tmp_V_4' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.22ns)   --->   "%tmp_V_9 = select i1 %p_Result_25, i32 %tmp_V_4, i32 %p_Val2_6"   --->   Operation 125 'select' 'tmp_V_9' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_9, i32 31, i32 0"   --->   Operation 126 'partselect' 'p_Result_26' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_26, i1 1"   --->   Operation 127 'cttz' 'l_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.88ns)   --->   "%sub_ln1099_2 = sub i32 32, i32 %l_2"   --->   Operation 128 'sub' 'sub_ln1099_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.88ns)   --->   "%lsb_index_2 = add i32 %sub_ln1099_2, i32 4294967272"   --->   Operation 129 'add' 'lsb_index_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 130 'partselect' 'tmp_8' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1102_2 = trunc i32 %sub_ln1099_2"   --->   Operation 131 'trunc' 'trunc_ln1102_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.70ns)   --->   "%sub_ln1102_2 = sub i5 25, i5 %trunc_ln1102_2"   --->   Operation 132 'sub' 'sub_ln1102_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1098_2 = trunc i32 %l_2"   --->   Operation 133 'trunc' 'trunc_ln1098_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/2] (0.69ns)   --->   "%p_Val2_9 = load i6 %int_state_V_addr_3"   --->   Operation 134 'load' 'p_Val2_9' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 135 [1/1] (0.85ns)   --->   "%icmp_ln1090_3 = icmp_eq  i32 %p_Val2_9, i32 0"   --->   Operation 135 'icmp' 'icmp_ln1090_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_9, i32 31"   --->   Operation 136 'bitselect' 'p_Result_28' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.88ns)   --->   "%tmp_V_6 = sub i32 0, i32 %p_Val2_9"   --->   Operation 137 'sub' 'tmp_V_6' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.22ns)   --->   "%tmp_V_10 = select i1 %p_Result_28, i32 %tmp_V_6, i32 %p_Val2_9"   --->   Operation 138 'select' 'tmp_V_10' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_10, i32 31, i32 0"   --->   Operation 139 'partselect' 'p_Result_29' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_29, i1 1"   --->   Operation 140 'cttz' 'l_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.88ns)   --->   "%sub_ln1099_3 = sub i32 32, i32 %l_3"   --->   Operation 141 'sub' 'sub_ln1099_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.88ns)   --->   "%lsb_index_3 = add i32 %sub_ln1099_3, i32 4294967272"   --->   Operation 142 'add' 'lsb_index_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31"   --->   Operation 143 'partselect' 'tmp_12' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1102_3 = trunc i32 %sub_ln1099_3"   --->   Operation 144 'trunc' 'trunc_ln1102_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.70ns)   --->   "%sub_ln1102_3 = sub i5 25, i5 %trunc_ln1102_3"   --->   Operation 145 'sub' 'sub_ln1102_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln1098_3 = trunc i32 %l_3"   --->   Operation 146 'trunc' 'trunc_ln1098_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57]   --->   Operation 147 'specloopname' 'specloopname_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i63 %m_23"   --->   Operation 148 'zext' 'zext_ln1117' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.30ns)   --->   "%select_ln1098 = select i1 %p_Result_2, i8 127, i8 126"   --->   Operation 149 'select' 'select_ln1098' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119 = sub i8 16, i8 %trunc_ln1098"   --->   Operation 150 'sub' 'sub_ln1119' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098"   --->   Operation 151 'add' 'add_ln1124' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_31, i8 %add_ln1124"   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_33 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_s, i32 23, i32 31"   --->   Operation 153 'partset' 'p_Result_33' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_33"   --->   Operation 154 'trunc' 'LD' <Predicate = (icmp_ln57 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.22ns)   --->   "%select_ln59 = select i1 %icmp_ln1090, i32 0, i32 %LD" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 155 'select' 'select_ln59' <Predicate = (icmp_ln57)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_28, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 156 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 28)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 157 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 28)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_24, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 158 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 24)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 159 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 24)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_20, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 160 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 20)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 161 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 20)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_16, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 162 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 16)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 163 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 16)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_12, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 164 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 12)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 165 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 12)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_8, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 166 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 8)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 167 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 8)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_4, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 168 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 4)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 169 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 4)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_0, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 170 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 0)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 171 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 == 0)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_32, i32 %select_ln59" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 172 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 != 0 & j_1 != 4 & j_1 != 8 & j_1 != 12 & j_1 != 16 & j_1 != 20 & j_1 != 24 & j_1 != 28)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx91.06.exit" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 173 'br' 'br_ln59' <Predicate = (icmp_ln57 & j_1 != 0 & j_1 != 4 & j_1 != 8 & j_1 != 12 & j_1 != 16 & j_1 != 20 & j_1 != 24 & j_1 != 28)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i63 %m_20"   --->   Operation 174 'zext' 'zext_ln1117_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.30ns)   --->   "%select_ln1098_1 = select i1 %p_Result_8, i8 127, i8 126"   --->   Operation 175 'select' 'select_ln1098_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_1 = sub i8 16, i8 %trunc_ln1098_1"   --->   Operation 176 'sub' 'sub_ln1119_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_1 = add i8 %sub_ln1119_1, i8 %select_ln1098_1"   --->   Operation 177 'add' 'add_ln1124_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_22, i8 %add_ln1124_1"   --->   Operation 178 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_1, i9 %tmp_2, i32 23, i32 31"   --->   Operation 179 'partset' 'p_Result_24' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_24"   --->   Operation 180 'trunc' 'LD_1' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.22ns)   --->   "%select_ln59_1 = select i1 %icmp_ln1090_1, i32 0, i32 %LD_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 181 'select' 'select_ln59_1' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.84ns)   --->   "%icmp_ln1101_2 = icmp_sgt  i31 %tmp_8, i31 0"   --->   Operation 182 'icmp' 'icmp_ln1101_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%zext_ln1102_2 = zext i5 %sub_ln1102_2"   --->   Operation 183 'zext' 'zext_ln1102_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%lshr_ln1102_2 = lshr i32 4294967295, i32 %zext_ln1102_2"   --->   Operation 184 'lshr' 'lshr_ln1102_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%p_Result_12 = and i32 %tmp_V_9, i32 %lshr_ln1102_2"   --->   Operation 185 'and' 'p_Result_12' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1102_2 = icmp_ne  i32 %p_Result_12, i32 0"   --->   Operation 186 'icmp' 'icmp_ln1102_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%a_2 = and i1 %icmp_ln1101_2, i1 %icmp_ln1102_2"   --->   Operation 187 'and' 'a_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 188 'bitselect' 'tmp_9' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%xor_ln1104_2 = xor i1 %tmp_9, i1 1"   --->   Operation 189 'xor' 'xor_ln1104_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_9, i32 %lsb_index_2"   --->   Operation 190 'bitselect' 'p_Result_13' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%and_ln1104_2 = and i1 %p_Result_13, i1 %xor_ln1104_2"   --->   Operation 191 'and' 'and_ln1104_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%or_ln1104_5 = or i1 %and_ln1104_2, i1 %a_2"   --->   Operation 192 'or' 'or_ln1104_5' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_5"   --->   Operation 193 'bitconcatenate' 'or_ln1104_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.12>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1112_2 = zext i32 %tmp_V_9"   --->   Operation 194 'zext' 'zext_ln1112_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.85ns)   --->   "%icmp_ln1113_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 195 'icmp' 'icmp_ln1113_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.88ns)   --->   "%add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271"   --->   Operation 196 'add' 'add_ln1113_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln1113_2 = zext i32 %add_ln1113_2"   --->   Operation 197 'zext' 'zext_ln1113_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln1113_2 = lshr i64 %zext_ln1112_2, i64 %zext_ln1113_2"   --->   Operation 198 'lshr' 'lshr_ln1113_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.88ns)   --->   "%sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2"   --->   Operation 199 'sub' 'sub_ln1114_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln1114_2 = zext i32 %sub_ln1114_2"   --->   Operation 200 'zext' 'zext_ln1114_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln1114_2 = shl i64 %zext_ln1112_2, i64 %zext_ln1114_2"   --->   Operation 201 'shl' 'shl_ln1114_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_11 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2"   --->   Operation 202 'select' 'm_11' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln1116_2 = zext i2 %or_ln1104_3"   --->   Operation 203 'zext' 'zext_ln1116_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_12 = add i64 %m_11, i64 %zext_ln1116_2"   --->   Operation 204 'add' 'm_12' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%m_21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_12, i32 1, i32 63"   --->   Operation 205 'partselect' 'm_21' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i63 %m_21"   --->   Operation 206 'zext' 'zext_ln1117_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_12, i32 25"   --->   Operation 207 'bitselect' 'p_Result_14' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.30ns)   --->   "%select_ln1098_2 = select i1 %p_Result_14, i8 127, i8 126"   --->   Operation 208 'select' 'select_ln1098_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_2 = sub i8 16, i8 %trunc_ln1098_2"   --->   Operation 209 'sub' 'sub_ln1119_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098_2"   --->   Operation 210 'add' 'add_ln1124_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_25, i8 %add_ln1124_2"   --->   Operation 211 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_2, i9 %tmp_3, i32 23, i32 31"   --->   Operation 212 'partset' 'p_Result_27' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_27"   --->   Operation 213 'trunc' 'LD_2' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_2)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.22ns)   --->   "%select_ln59_2 = select i1 %icmp_ln1090_2, i32 0, i32 %LD_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 214 'select' 'select_ln59_2' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.84ns)   --->   "%icmp_ln1101_3 = icmp_sgt  i31 %tmp_12, i31 0"   --->   Operation 215 'icmp' 'icmp_ln1101_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%zext_ln1102_3 = zext i5 %sub_ln1102_3"   --->   Operation 216 'zext' 'zext_ln1102_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%lshr_ln1102_3 = lshr i32 4294967295, i32 %zext_ln1102_3"   --->   Operation 217 'lshr' 'lshr_ln1102_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%p_Result_18 = and i32 %tmp_V_10, i32 %lshr_ln1102_3"   --->   Operation 218 'and' 'p_Result_18' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1102_3 = icmp_ne  i32 %p_Result_18, i32 0"   --->   Operation 219 'icmp' 'icmp_ln1102_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%a_3 = and i1 %icmp_ln1101_3, i1 %icmp_ln1102_3"   --->   Operation 220 'and' 'a_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31"   --->   Operation 221 'bitselect' 'tmp_13' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%xor_ln1104_3 = xor i1 %tmp_13, i1 1"   --->   Operation 222 'xor' 'xor_ln1104_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_10, i32 %lsb_index_3"   --->   Operation 223 'bitselect' 'p_Result_19' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%and_ln1104_3 = and i1 %p_Result_19, i1 %xor_ln1104_3"   --->   Operation 224 'and' 'and_ln1104_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%or_ln1104_6 = or i1 %and_ln1104_3, i1 %a_3"   --->   Operation 225 'or' 'or_ln1104_6' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_6"   --->   Operation 226 'bitconcatenate' 'or_ln1104_4' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.12>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1112_3 = zext i32 %tmp_V_10"   --->   Operation 227 'zext' 'zext_ln1112_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.85ns)   --->   "%icmp_ln1113_3 = icmp_sgt  i32 %lsb_index_3, i32 0"   --->   Operation 228 'icmp' 'icmp_ln1113_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.88ns)   --->   "%add_ln1113_3 = add i32 %sub_ln1099_3, i32 4294967271"   --->   Operation 229 'add' 'add_ln1113_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln1113_3 = zext i32 %add_ln1113_3"   --->   Operation 230 'zext' 'zext_ln1113_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%lshr_ln1113_3 = lshr i64 %zext_ln1112_3, i64 %zext_ln1113_3"   --->   Operation 231 'lshr' 'lshr_ln1113_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.88ns)   --->   "%sub_ln1114_3 = sub i32 25, i32 %sub_ln1099_3"   --->   Operation 232 'sub' 'sub_ln1114_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln1114_3 = zext i32 %sub_ln1114_3"   --->   Operation 233 'zext' 'zext_ln1114_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%shl_ln1114_3 = shl i64 %zext_ln1112_3, i64 %zext_ln1114_3"   --->   Operation 234 'shl' 'shl_ln1114_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%m_16 = select i1 %icmp_ln1113_3, i64 %lshr_ln1113_3, i64 %shl_ln1114_3"   --->   Operation 235 'select' 'm_16' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln1116_3 = zext i2 %or_ln1104_4"   --->   Operation 236 'zext' 'zext_ln1116_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_17 = add i64 %m_16, i64 %zext_ln1116_3"   --->   Operation 237 'add' 'm_17' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%m_22 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_17, i32 1, i32 63"   --->   Operation 238 'partselect' 'm_22' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i63 %m_22"   --->   Operation 239 'zext' 'zext_ln1117_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_17, i32 25"   --->   Operation 240 'bitselect' 'p_Result_20' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.30ns)   --->   "%select_ln1098_3 = select i1 %p_Result_20, i8 127, i8 126"   --->   Operation 241 'select' 'select_ln1098_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_3 = sub i8 16, i8 %trunc_ln1098_3"   --->   Operation 242 'sub' 'sub_ln1119_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_3 = add i8 %sub_ln1119_3, i8 %select_ln1098_3"   --->   Operation 243 'add' 'add_ln1124_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_28, i8 %add_ln1124_3"   --->   Operation 244 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_30 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_3, i9 %tmp_6, i32 23, i32 31"   --->   Operation 245 'partset' 'p_Result_30' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %p_Result_30"   --->   Operation 246 'trunc' 'LD_3' <Predicate = (icmp_ln57 & icmp_ln57_1 & !icmp_ln1090_3)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.22ns)   --->   "%select_ln59_3 = select i1 %icmp_ln1090_3, i32 0, i32 %LD_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 247 'select' 'select_ln59_3' <Predicate = (icmp_ln57 & icmp_ln57_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_25, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 248 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 24 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_26, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 249 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 24 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_27, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 250 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 24 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_21, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 251 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 20 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_22, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 252 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 20 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_23, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 253 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 20 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_17, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 254 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 16 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_18, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 255 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 16 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_19, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 256 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 16 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_13, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 257 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 12 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_14, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 258 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 12 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_15, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 259 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 12 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_9, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 260 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 8 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_10, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 261 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 8 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_11, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 262 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 8 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_5, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 263 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 4 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_6, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 264 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 4 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_7, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 265 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 4 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_1, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 266 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 0 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_2, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 267 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 0 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_3, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 268 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 == 0 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_29, i32 %select_ln59_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 269 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 != 0 & j_1 != 4 & j_1 != 8 & j_1 != 12 & j_1 != 16 & j_1 != 20 & j_1 != 24 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_30, i32 %select_ln59_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 270 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 != 0 & j_1 != 4 & j_1 != 8 & j_1 != 12 & j_1 != 16 & j_1 != 20 & j_1 != 24 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %internal_state_31, i32 %select_ln59_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59]   --->   Operation 271 'write' 'write_ln59' <Predicate = (icmp_ln57 & j_1 != 0 & j_1 != 4 & j_1 != 8 & j_1 != 12 & j_1 != 16 & j_1 != 20 & j_1 != 24 & icmp_ln57_1)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 272 'ret' 'ret_ln0' <Predicate = (!icmp_ln57_1) | (!icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.741ns
The critical path consists of the following:
	'alloca' operation ('j') [35]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57) on local variable 'j' [39]  (0 ns)
	'or' operation ('or_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57) [123]  (0 ns)
	'getelementptr' operation ('int_state_V_addr_1') [128]  (0 ns)
	'load' operation ('__Val2__') on array 'int_state_V' [129]  (0.699 ns)
	blocking operation 0.0415 ns on control path)

 <State 2>: 2.69ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'int_state_V' [129]  (0.699 ns)
	'sub' operation ('tmp.V') [132]  (0.88 ns)
	'select' operation ('tmp.V') [133]  (0.227 ns)
	'cttz' operation ('l') [135]  (0 ns)
	'sub' operation ('sub_ln1099_1') [136]  (0.88 ns)

 <State 3>: 3.57ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'int_state_V' [178]  (0.699 ns)
	'sub' operation ('tmp.V') [181]  (0.88 ns)
	'select' operation ('tmp.V') [182]  (0.227 ns)
	'cttz' operation ('l') [184]  (0 ns)
	'sub' operation ('sub_ln1099_2') [185]  (0.88 ns)
	'add' operation ('lsb_index') [186]  (0.88 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1102_2') [192]  (0 ns)
	'and' operation ('__Result__') [193]  (0 ns)
	'icmp' operation ('icmp_ln1102_2') [194]  (0.859 ns)
	'and' operation ('a') [195]  (0 ns)
	'or' operation ('or_ln1104_5') [200]  (0 ns)
	'add' operation ('m') [212]  (1.15 ns)
	'select' operation ('select_ln1098_2') [216]  (0.303 ns)
	'add' operation ('add_ln1124_2') [219]  (0.838 ns)
	'select' operation ('select_ln59_2', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59) [223]  (0.227 ns)
	wire write operation ('write_ln59', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59) on port 'internal_state_22' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59) [281]  (0 ns)
	blocking operation 0.122 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
