From 23bea8b38c609fa907eeff71b32e093259b4eec0 Mon Sep 17 00:00:00 2001
From: Jets Yan <jets.yan@amlogic.com>
Date: Mon, 15 Jun 2015 18:31:48 +0800
Subject: [PATCH 5800/5965] PD#107864: cvbs: enable cvbs output of g9bb

Change-Id: I6abcfa1d47fab7b40ed518d4f743cf4874f82905
---
 arch/arm/mach-mesong9bb/enc_clk_config.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/arm/mach-mesong9bb/enc_clk_config.c b/arch/arm/mach-mesong9bb/enc_clk_config.c
index 2a387564562f..9f9e4915ab6f 100644
--- a/arch/arm/mach-mesong9bb/enc_clk_config.c
+++ b/arch/arm/mach-mesong9bb/enc_clk_config.c
@@ -372,7 +372,9 @@ static void set_vdac0_div(unsigned div)
 // vid_pll_div vid_clk_div hdmi_tx_pixel_div encp_div enci_div encl_div vdac0_div
 static hw_enc_clk_val_t setting_enc_clk_val[] = {
     {VMODE_480I,           1, VIU_ENCI, 4320, 4, 4, 1, CLK_UTIL_VID_PLL_DIV_5, 1, 2, -1, 2, -1, -1},
+    {VMODE_480CVBS,        1, VIU_ENCI, 2970, 1, 1, 1, CLK_UTIL_VID_PLL_DIV_5, 22, 1, 1, 1, -1, 1},
     {VMODE_576I,           1, VIU_ENCI, 4320, 4, 4, 1, CLK_UTIL_VID_PLL_DIV_5, 1, 2, -1, 2, -1, -1},
+    {VMODE_576CVBS,        1, VIU_ENCI, 2970, 1, 1, 1, CLK_UTIL_VID_PLL_DIV_5, 22, 1, 1, 1, -1, 1},
     {VMODE_576P,           1, VIU_ENCP, 4320, 4, 4, 1, CLK_UTIL_VID_PLL_DIV_5, 1, 2, 1, -1, -1, -1},
     {VMODE_480P,           1, VIU_ENCP, 4320, 4, 4, 1, CLK_UTIL_VID_PLL_DIV_5, 1, 2, 1, -1, -1, -1},
     {VMODE_720P_50HZ,      1, VIU_ENCP, 2970, 4, 1, 1, CLK_UTIL_VID_PLL_DIV_5, 1, 2, 1, -1, -1, -1},
-- 
2.19.0

