Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: fdiv3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fdiv3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fdiv3"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : fdiv3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/measure_f/fdiv3.vhd" in Library work.
Architecture behavioral of Entity fdiv3 is up to date.
Compiling vhdl file "E:/measure_f/ce_top.vhf" in Library work.
Architecture behavioral of Entity ce_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fdiv3> in library <work> (architecture <behavioral>) with generics.
	N2 = 50000
	N3 = 10
	N4 = 10


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <fdiv3> in library <work> (Architecture <behavioral>).
	N2 = 50000
	N3 = 10
	N4 = 10
Entity <fdiv3> analyzed. Unit <fdiv3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fdiv3>.
    Related source file is "E:/measure_f/fdiv3.vhd".
    Found 1-bit register for signal <clk_10>.
    Found 1-bit register for signal <clk_100>.
    Found 1-bit register for signal <clk_1k>.
    Found 15-bit up counter for signal <Counter2>.
    Found 3-bit up counter for signal <Counter3>.
    Found 3-bit up counter for signal <Counter4>.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <fdiv3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 15-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 3
 1-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 15-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fdiv3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fdiv3, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fdiv3.ngr
Top Level Output File Name         : fdiv3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 62
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 14
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 3
#      LUT4_L                      : 1
#      MUXCY                       : 14
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 24
#      FDE                         : 3
#      FDR                         : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                       14  out of   2448     0%  
 Number of Slice Flip Flops:             24  out of   4896     0%  
 Number of 4 input LUTs:                 31  out of   4896     0%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    108     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clockin                            | BUFGP                  | 16    |
clk_1k                             | NONE(clk_100)          | 4     |
clk_100                            | NONE(clk_10)           | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.370ns (Maximum Frequency: 228.841MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.252ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clockin'
  Clock period: 4.370ns (frequency: 228.841MHz)
  Total number of paths / destination ports: 361 / 32
-------------------------------------------------------------------------
Delay:               4.370ns (Levels of Logic = 2)
  Source:            Counter2_1 (FF)
  Destination:       Counter2_0 (FF)
  Source Clock:      Clockin rising
  Destination Clock: Clockin rising

  Data Path: Counter2_1 to Counter2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Counter2_1 (Counter2_1)
     LUT3:I0->O            1   0.612   0.426  clk_1k_cmp_eq000012 (clk_1k_cmp_eq000012)
     LUT4:I1->O           16   0.612   0.879  clk_1k_cmp_eq000057 (clk_1k_cmp_eq0000)
     FDR:R                     0.795          Counter2_0
    ----------------------------------------
    Total                      4.370ns (2.533ns logic, 1.837ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1k'
  Clock period: 3.071ns (frequency: 325.637MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 1)
  Source:            Counter3_0 (FF)
  Destination:       Counter3_0 (FF)
  Source Clock:      clk_1k rising
  Destination Clock: clk_1k rising

  Data Path: Counter3_0 to Counter3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.651  Counter3_0 (Counter3_0)
     LUT3:I0->O            4   0.612   0.499  clk_100_cmp_eq00001 (clk_100_cmp_eq0000)
     FDR:R                     0.795          Counter3_0
    ----------------------------------------
    Total                      3.071ns (1.921ns logic, 1.150ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 3.071ns (frequency: 325.637MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 1)
  Source:            Counter4_0 (FF)
  Destination:       Counter4_0 (FF)
  Source Clock:      clk_100 rising
  Destination Clock: clk_100 rising

  Data Path: Counter4_0 to Counter4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.651  Counter4_0 (Counter4_0)
     LUT3:I0->O            4   0.612   0.499  Counter4_cmp_eq00001 (Counter4_cmp_eq0000)
     FDR:R                     0.795          Counter4_0
    ----------------------------------------
    Total                      3.071ns (1.921ns logic, 1.150ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1k'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            clk_100 (FF)
  Destination:       ClockOut100 (PAD)
  Source Clock:      clk_1k rising

  Data Path: clk_100 to ClockOut100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.514   0.569  clk_100 (clk_100)
     OBUF:I->O                 3.169          ClockOut100_OBUF (ClockOut100)
    ----------------------------------------
    Total                      4.252ns (3.683ns logic, 0.569ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            clk_10 (FF)
  Destination:       ClockOut10 (PAD)
  Source Clock:      clk_100 rising

  Data Path: clk_10 to ClockOut10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  clk_10 (clk_10)
     OBUF:I->O                 3.169          ClockOut10_OBUF (ClockOut10)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clockin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            clk_1k (FF)
  Destination:       ClockOut1k (PAD)
  Source Clock:      Clockin rising

  Data Path: clk_1k to ClockOut1k
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.514   0.569  clk_1k (clk_1k)
     OBUF:I->O                 3.169          ClockOut1k_OBUF (ClockOut1k)
    ----------------------------------------
    Total                      4.252ns (3.683ns logic, 0.569ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.32 secs
 
--> 

Total memory usage is 262368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

