{
   DisplayTieOff: "1",
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port PS2_Data -pg 1 -y 1510 -defaultsOSRD
preplace port btns_4bits -pg 1 -y 790 -defaultsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port PBLRCLK -pg 1 -y 1350 -defaultsOSRD
preplace port PS2_Clk -pg 1 -y 1530 -defaultsOSRD
preplace port vga_hs -pg 1 -y 1550 -defaultsOSRD
preplace port PS2_Data_0 -pg 1 -y 20 -defaultsOSRD
preplace port sws_4bits -pg 1 -y 1070 -defaultsOSRD
preplace port BCLK -pg 1 -y 1330 -defaultsOSRD
preplace port leds_4bits -pg 1 -y 930 -defaultsOSRD
preplace port IIC_0 -pg 1 -y 100 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port PBDATA -pg 1 -y 1390 -defaultsOSRD
preplace port vga_vs -pg 1 -y 1570 -defaultsOSRD
preplace port RECLRCLK -pg 1 -y 1370 -defaultsOSRD
preplace port RECDAT_0 -pg 1 -y 1550 -defaultsOSRD
preplace port FCLK_CLK2 -pg 1 -y 280 -defaultsOSRD
preplace port Mute -pg 1 -y 1210 -defaultsOSRD
preplace portBus vga_b -pg 1 -y 1530 -defaultsOSRD
preplace portBus vga_r -pg 1 -y 1490 -defaultsOSRD
preplace portBus vga_g -pg 1 -y 1510 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 4 -y 1120 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 3 -y 910 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 900 -defaultsOSRD
preplace inst axi_gpio_sw -pg 1 -lvl 5 -y 1070 -defaultsOSRD
preplace inst axi_gpio_btn -pg 1 -lvl 5 -y 790 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 3 -y 660 -defaultsOSRD
preplace inst Digital_Mute -pg 1 -lvl 5 -y 1210 -defaultsOSRD
preplace inst axi_gpio_led -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 660 -defaultsOSRD
preplace inst axi_ps2_0 -pg 1 -lvl 3 -y 1420 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 3 -y 1160 -defaultsOSRD
preplace inst zybo_audio_ctrl_0 -pg 1 -lvl 5 -y 1360 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 230 -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 1120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 180 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 5 -y 1530 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc processing_system7_0_axi_periph_M09_AXI 1 2 3 770J 1060 1140J 990 1540
preplace netloc rgb2vga_0_vga_pRed 1 5 1 NJ
preplace netloc RECDAT_0_1 1 0 5 NJ 1550 NJ 1550 780J 1320 1140J 1340 1510J
preplace netloc axi_dynclk_0_PXL_CLK_O 1 2 3 780 1250 1180 1320 1490
preplace netloc processing_system7_0_axi_periph_M08_AXI 1 2 3 700 1310 1160J 1330 NJ
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 2 1 740
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 3 770 1050 1150J 910 NJ
preplace netloc rgb2vga_0_vga_pGreen 1 5 1 NJ
preplace netloc processing_system7_0_axi_periph_M07_AXI 1 2 1 730
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1160
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 4 1 1500
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 400 370 NJ 370 NJ 370 NJ 370 2040
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 3 1 1170
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 2 1 700
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 1160
preplace netloc v_tc_0_irq 1 3 1 1140
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 360 NJ 360 700 360 1170J 380 NJ 380 2030
preplace netloc processing_system7_0_IIC_0 1 5 1 NJ
preplace netloc axi_gpio_led_GPIO 1 5 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1500
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 NJ 1070 1180J 1000 1530
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 3 1 1130
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 4 380 1420 710 100 NJ 100 1520
preplace netloc axi_gpio_0_GPIO1 1 5 1 NJ
preplace netloc processing_system7_0_axi_periph_M06_AXI 1 2 1 720
preplace netloc xlconcat_0_dout 1 4 1 1540
preplace netloc axi_gpio_0_GPIO2 1 5 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_ps2_0_PS2_interrupt 1 3 1 1170
preplace netloc PS2_Data_I_0_1 1 0 4 NJ 1510 NJ 1510 740J 1520 1150
preplace netloc zybo_audio_ctrl_0_RECLRCLK 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pVSync 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pHSync 1 5 1 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 1130
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ
preplace netloc zybo_audio_ctrl_0_PBLRCLK 1 5 1 NJ
preplace netloc zybo_audio_ctrl_0_BCLK 1 5 1 NJ
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 1000 390 820 750 90 NJ 90 1550 390 2050
preplace netloc v_tc_0_vtiming_out 1 3 1 1130
preplace netloc PS2_Clk_I_0_1 1 0 4 NJ 1530 NJ 1530 NJ 1530 1130
preplace netloc processing_system7_0_FCLK_CLK1 1 2 4 780 350 1140 110 1560 360 2020
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 2 1 760
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 3 720 770 NJ 770 NJ
preplace netloc axi_timer_0_interrupt 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK2 1 5 1 NJ
preplace netloc zybo_audio_ctrl_0_PBDATA 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pBlue 1 5 1 NJ
levelinfo -pg 1 0 210 550 960 1340 1790 2070 -top 0 -bot 1630
",
}
{
   da_axi4_cnt: "6",
   da_clkrst_cnt: "2",
}
