{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479005825335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479005825360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 03:57:05 2016 " "Processing started: Sun Nov 13 03:57:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479005825360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005825360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off isspe_text -c isspe_text " "Command: quartus_map --read_settings_files=on --write_settings_files=off isspe_text -c isspe_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005825361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479005825788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_probes/synthesis/sources_probes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources_probes/synthesis/sources_probes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sources_probes-rtl " "Found design unit 1: sources_probes-rtl" {  } { { "sources_probes/synthesis/sources_probes.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840545 ""} { "Info" "ISGN_ENTITY_NAME" "1 sources_probes " "Found entity 1: sources_probes" {  } { { "sources_probes/synthesis/sources_probes.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_probes/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_probes/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_display_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status_display_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATUS_DISPLAY_SYSTEM-bdf_type " "Found design unit 1: STATUS_DISPLAY_SYSTEM-bdf_type" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840547 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATUS_DISPLAY_SYSTEM " "Found entity 1: STATUS_DISPLAY_SYSTEM" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sju_seg_displayer_cpu_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sju_seg_displayer_cpu_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SJU_SEG_DISPLAYER_CPU_STATE-rtl " "Found design unit 1: SJU_SEG_DISPLAYER_CPU_STATE-rtl" {  } { { "SJU_SEG_DISPLAYER_CPU_STATE.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840549 ""} { "Info" "ISGN_ENTITY_NAME" "1 SJU_SEG_DISPLAYER_CPU_STATE " "Found entity 1: SJU_SEG_DISPLAYER_CPU_STATE" {  } { { "SJU_SEG_DISPLAYER_CPU_STATE.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sju_seg_displayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sju_seg_displayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch " "Found design unit 1: SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch" {  } { { "SJU_SEG_DISPLAYER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840550 ""} { "Info" "ISGN_ENTITY_NAME" "1 SJU_SEG_DISPLAYER " "Found entity 1: SJU_SEG_DISPLAYER" {  } { { "SJU_SEG_DISPLAYER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vhdl_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_vhdl_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_VHDL_CPU-rtl " "Found design unit 1: simple_VHDL_CPU-rtl" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840551 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_VHDL_CPU " "Found entity 1: simple_VHDL_CPU" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_VHDL-rtl " "Found design unit 1: ROM_VHDL-rtl" {  } { { "ROM_VHDL.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_VHDL " "Found entity 1: ROM_VHDL" {  } { { "ROM_VHDL.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LED-rtl " "Found design unit 1: OUT_LED-rtl" {  } { { "OUT_LED.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840553 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LED " "Found entity 1: OUT_LED" {  } { { "OUT_LED.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPUT_FILTER-rtl " "Found design unit 1: INPUT_FILTER-rtl" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840554 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPUT_FILTER " "Found entity 1: INPUT_FILTER" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vhdl_projekt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_vhdl_projekt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_VHDL_projekt-bdf_type " "Found design unit 1: CPU_VHDL_projekt-bdf_type" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840556 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_VHDL_projekt " "Found entity 1: CPU_VHDL_projekt" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_bus_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_bus_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDR_BUS_DECODER-rtl " "Found design unit 1: ADDR_BUS_DECODER-rtl" {  } { { "ADDR_BUS_DECODER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDR_BUS_DECODER " "Found entity 1: ADDR_BUS_DECODER" {  } { { "ADDR_BUS_DECODER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isspe_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isspe_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isspe_text-rtl " "Found design unit 1: isspe_text-rtl" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840558 ""} { "Info" "ISGN_ENTITY_NAME" "1 isspe_text " "Found entity 1: isspe_text" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "isspe_text " "Elaborating entity \"isspe_text\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479005840589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_VHDL_projekt CPU_VHDL_projekt:cpu_project_instance " "Elaborating entity \"CPU_VHDL_projekt\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\"" {  } { { "isspe_text.vhd" "cpu_project_instance" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_BUS_DECODER CPU_VHDL_projekt:cpu_project_instance\|ADDR_BUS_DECODER:b2v_inst2 " "Elaborating entity \"ADDR_BUS_DECODER\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|ADDR_BUS_DECODER:b2v_inst2\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst2" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATUS_DISPLAY_SYSTEM CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM " "Elaborating entity \"STATUS_DISPLAY_SYSTEM\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_Inst_DISPLAY_SYSTEM" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJU_SEG_DISPLAYER_CPU_STATE CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE " "Elaborating entity \"SJU_SEG_DISPLAYER_CPU_STATE\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE\"" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "b2v_inst_CPU_STATE" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJU_SEG_DISPLAYER CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1 " "Elaborating entity \"SJU_SEG_DISPLAYER\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1\"" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "b2v_inst_SJU_SEG_DISPLAYER_1" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_FILTER CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER " "Elaborating entity \"INPUT_FILTER\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_INPUT_FILTER" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Use_Manual_Clock INPUT_FILTER.vhd(69) " "VHDL Process Statement warning at INPUT_FILTER.vhd(69): signal \"Use_Manual_Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479005840627 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "use_Real_Clock INPUT_FILTER.vhd(86) " "VHDL Process Statement warning at INPUT_FILTER.vhd(86): signal \"use_Real_Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479005840627 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk_out INPUT_FILTER.vhd(64) " "VHDL Process Statement warning at INPUT_FILTER.vhd(64): inferring latch(es) for signal or variable \"Clk_out\", which holds its previous value in one or more paths through the process" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479005840628 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk_out INPUT_FILTER.vhd(64) " "Inferred latch for \"Clk_out\" at INPUT_FILTER.vhd(64)" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840629 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_LED CPU_VHDL_projekt:cpu_project_instance\|OUT_LED:b2v_inst_OUT_LED " "Elaborating entity \"OUT_LED\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|OUT_LED:b2v_inst_OUT_LED\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_OUT_LED" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_VHDL CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL " "Elaborating entity \"ROM_VHDL\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_ROM_VHDL" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_VHDL_CPU CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU " "Elaborating entity \"simple_VHDL_CPU\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_instansiate_VHDL_CPU" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840648 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_REG_0 simple_VHDL_CPU.vhd(102) " "VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable \"CPU_REG_0\", which holds its previous value in one or more paths through the process" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479005840650 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_out simple_VHDL_CPU.vhd(102) " "VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable \"data_bus_out\", which holds its previous value in one or more paths through the process" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479005840650 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[8\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[8\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[9\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[9\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[10\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[10\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[11\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[11\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[12\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[12\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[13\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[13\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840653 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[14\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[14\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840653 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[15\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[15\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840653 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sources_probes sources_probes:JTAG_thingy " "Elaborating entity \"sources_probes\" for hierarchy \"sources_probes:JTAG_thingy\"" {  } { { "isspe_text.vhd" "JTAG_thingy" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "sources_probes/synthesis/sources_probes.vhd" "in_system_sources_probes_0" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 31 " "Parameter \"probe_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""}  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479005840700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841354 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479005841847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.13.03:57:29 Progress: Loading sld3fa1eb49/alt_sld_fab_wrapper_hw.tcl " "2016.11.13.03:57:29 Progress: Loading sld3fa1eb49/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005849619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005854804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005855118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005860693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005860914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861470 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479005862112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3fa1eb49/alt_sld_fab.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862955 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005863121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005863121 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL\|rom " "RAM logic \"CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL\|rom\" is uninferred due to inappropriate RAM size" {  } { { "ROM_VHDL.vhd" "rom" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1479005864965 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1479005864965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479005865249 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479005865401 "|isspe_text|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479005865401 "|isspe_text|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479005865401 "|isspe_text|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479005865401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005865548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479005867397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005867397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479005867486 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479005867486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479005867486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479005867486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479005867520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 03:57:47 2016 " "Processing ended: Sun Nov 13 03:57:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479005867520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479005867520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479005867520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005867520 ""}
