============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Tue Jul  9 10:09:16 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 142 feed throughs used by 53 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  7.587699s wall, 7.468750s user + 0.187500s system = 7.656250s CPU (100.9%)

RUN-1004 : used memory is 965 MB, reserved memory is 977 MB, peak memory is 1143 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 142 feed throughs used by 53 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.964889s wall, 4.859375s user + 0.218750s system = 5.078125s CPU (102.3%)

RUN-1004 : used memory is 987 MB, reserved memory is 994 MB, peak memory is 1143 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.773905s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (0.5%)

RUN-1004 : used memory is 1008 MB, reserved memory is 1014 MB, peak memory is 1143 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  17.989809s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (1.0%)

RUN-1004 : used memory is 1008 MB, reserved memory is 1014 MB, peak memory is 1143 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : stop_run syn_1.
RUN-1001 : reset_run syn_1 -step opt_gate.
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in D:/anlu/xuezhang2/xuezhang/fpga_Runs/syn_1
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/syn_1/fpga_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/syn_1/fpga_rtl.db" in  1.076776s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (105.9%)

RUN-1004 : used memory is 933 MB, reserved memory is 944 MB, peak memory is 1143 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 167 feed throughs used by 57 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.674917s wall, 4.609375s user + 0.203125s system = 4.812500s CPU (102.9%)

RUN-1004 : used memory is 1031 MB, reserved memory is 1032 MB, peak memory is 1143 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.791997s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (1.0%)

RUN-1004 : used memory is 1032 MB, reserved memory is 1033 MB, peak memory is 1143 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.017165s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (1.5%)

RUN-1004 : used memory is 1032 MB, reserved memory is 1033 MB, peak memory is 1143 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-1001 : 279 feed throughs used by 69 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.087500s wall, 4.968750s user + 0.187500s system = 5.156250s CPU (101.4%)

RUN-1004 : used memory is 1003 MB, reserved memory is 1007 MB, peak memory is 1143 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.786034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1025 MB, peak memory is 1143 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.002299s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (0.4%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1025 MB, peak memory is 1143 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 279 feed throughs used by 69 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.524514s wall, 5.453125s user + 0.171875s system = 5.625000s CPU (101.8%)

RUN-1004 : used memory is 1025 MB, reserved memory is 1029 MB, peak memory is 1143 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.797033s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.4%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1031 MB, peak memory is 1143 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.027142s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (1.4%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1031 MB, peak memory is 1143 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in top_module.v(72)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 279 feed throughs used by 69 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.835226s wall, 4.765625s user + 0.125000s system = 4.890625s CPU (101.1%)

RUN-1004 : used memory is 940 MB, reserved memory is 1015 MB, peak memory is 1143 MB
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in top_module.v(72)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in top_module.v(72)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang2/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 260 feed throughs used by 61 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.148798s wall, 5.125000s user + 0.125000s system = 5.250000s CPU (102.0%)

RUN-1004 : used memory is 944 MB, reserved memory is 1014 MB, peak memory is 1143 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.715228s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.4%)

RUN-1004 : used memory is 964 MB, reserved memory is 1033 MB, peak memory is 1143 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  17.933770s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (1.1%)

RUN-1004 : used memory is 964 MB, reserved memory is 1033 MB, peak memory is 1143 MB
GUI-1001 : Downloading succeeded!
