<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r600_blit.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r600_blit.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2009 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *     Alex Deucher &lt;alexander.deucher@amd.com&gt;</span>
<span class="cm"> */</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drv.h&quot;</span>

<span class="cp">#include &quot;r600_blit_shaders.h&quot;</span>

<span class="cp">#define DI_PT_RECTLIST        0x11</span>
<span class="cp">#define DI_INDEX_SIZE_16_BIT  0x0</span>
<span class="cp">#define DI_SRC_SEL_AUTO_INDEX 0x2</span>

<span class="cp">#define FMT_8                 0x1</span>
<span class="cp">#define FMT_5_6_5             0x8</span>
<span class="cp">#define FMT_8_8_8_8           0x1a</span>
<span class="cp">#define COLOR_8               0x1</span>
<span class="cp">#define COLOR_5_6_5           0x8</span>
<span class="cp">#define COLOR_8_8_8_8         0x1a</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_render_target</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">format</span><span class="p">,</span> <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cb_color_info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pitch</span><span class="p">,</span> <span class="n">slice</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">h</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">h</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">h</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">cb_color_info</span> <span class="o">=</span> <span class="p">((</span><span class="n">format</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">));</span>
	<span class="n">pitch</span> <span class="o">=</span> <span class="p">(</span><span class="n">w</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">slice</span> <span class="o">=</span> <span class="p">((</span><span class="n">w</span> <span class="o">*</span> <span class="n">h</span><span class="p">)</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">CHIP_RV770</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">21</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_BASE</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SURFACE_BASE_UPDATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">21</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_BASE</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_SIZE</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">pitch</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">slice</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">));</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_VIEW</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_INFO</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">cb_color_info</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_TILE</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_FRAG</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_CB_COLOR0_MASK</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">ADVANCE_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">cp_set_surface_sync</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
		    <span class="n">u32</span> <span class="n">sync_type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mc_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cp_coher_size</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">cp_coher_size</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cp_coher_size</span> <span class="o">=</span> <span class="p">((</span><span class="n">size</span> <span class="o">+</span> <span class="mi">255</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sync_type</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">cp_coher_size</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">mc_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_shaders</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">vs</span><span class="p">,</span> <span class="o">*</span><span class="n">ps</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">sq_pgm_resources</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* load shaders */</span>
	<span class="n">vs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">ps</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="mi">256</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">r6xx_vs_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">vs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">r6xx_vs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">r6xx_ps_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ps</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">r6xx_ps</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>

	<span class="n">gpu_addr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* setup shader regs */</span>
	<span class="n">sq_pgm_resources</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">9</span> <span class="o">+</span> <span class="mi">12</span><span class="p">);</span>
	<span class="cm">/* VS */</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_START_VS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_RESOURCES_VS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_pgm_resources</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_CF_OFFSET_VS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* PS */</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_START_PS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="mi">256</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_RESOURCES_PS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_pgm_resources</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_EXPORTS_PS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_PGM_CF_OFFSET_PS</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
			    <span class="n">R600_SH_ACTION_ENA</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_vtx_resource</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">sq_vtx_constant_word2</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">sq_vtx_constant_word2</span> <span class="o">=</span> <span class="p">(((</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">sq_vtx_constant_word2</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">9</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_RESOURCE</span><span class="p">,</span> <span class="mi">7</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mh">0x460</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">48</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_vtx_constant_word2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R600_SQ_TEX_VTX_VALID_BUFFER</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV710</span><span class="p">))</span>
		<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
				    <span class="n">R600_TC_ACTION_ENA</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
				    <span class="n">R600_VC_ACTION_ENA</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_tex_resource</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
		 <span class="kt">int</span> <span class="n">format</span><span class="p">,</span> <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pitch</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">sq_tex_resource_word0</span><span class="p">,</span> <span class="n">sq_tex_resource_word1</span><span class="p">,</span> <span class="n">sq_tex_resource_word4</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">h</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">sq_tex_resource_word0</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">sq_tex_resource_word0</span> <span class="o">|=</span> <span class="p">((((</span><span class="n">pitch</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				  <span class="p">((</span><span class="n">w</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">));</span>

	<span class="n">sq_tex_resource_word1</span> <span class="o">=</span> <span class="p">(</span><span class="n">format</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">sq_tex_resource_word1</span> <span class="o">|=</span> <span class="p">((</span><span class="n">h</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">sq_tex_resource_word4</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">|</span>
				 <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
				 <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">|</span>
				 <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span>
				 <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">));</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">9</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_RESOURCE</span><span class="p">,</span> <span class="mi">7</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_tex_resource_word0</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_tex_resource_word1</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_tex_resource_word4</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R600_SQ_TEX_VTX_VALID_TEXTURE</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_scissors</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x1</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y1</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x2</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">12</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_PA_SC_SCREEN_SCISSOR_TL</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_PA_SC_GENERIC_SCISSOR_TL</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_PA_SC_WINDOW_SCISSOR_TL</span> <span class="o">-</span> <span class="n">R600_SET_CONTEXT_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">draw_auto</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_VGT_PRIMITIVE_TYPE</span> <span class="o">-</span> <span class="n">R600_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">DI_PT_RECTLIST</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_INDEX_TYPE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">DI_INDEX_SIZE_16_BIT</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">DI_INDEX_SIZE_16_BIT</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_DRAW_INDEX_AUTO</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">DI_SRC_SEL_AUTO_INDEX</span><span class="p">);</span>

	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">COMMIT_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_default_state</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ps_gprs</span><span class="p">,</span> <span class="n">num_vs_gprs</span><span class="p">,</span> <span class="n">num_temp_gprs</span><span class="p">,</span> <span class="n">num_gs_gprs</span><span class="p">,</span> <span class="n">num_es_gprs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ps_threads</span><span class="p">,</span> <span class="n">num_vs_threads</span><span class="p">,</span> <span class="n">num_gs_threads</span><span class="p">,</span> <span class="n">num_es_threads</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ps_stack_entries</span><span class="p">,</span> <span class="n">num_vs_stack_entries</span><span class="p">,</span> <span class="n">num_gs_stack_entries</span><span class="p">,</span> <span class="n">num_es_stack_entries</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">56</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">136</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">48</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">84</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">36</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">144</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
	<span class="nl">default:</span>
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">84</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">36</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">136</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">48</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>:
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">144</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">136</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">48</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">56</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">188</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">60</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">84</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">36</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">188</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">60</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">56</span><span class="p">;</span>
		<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">144</span><span class="p">;</span>
		<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">48</span><span class="p">;</span>
		<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV710</span><span class="p">))</span>
		<span class="n">sq_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">sq_config</span> <span class="o">=</span> <span class="n">R600_VC_ENABLE</span><span class="p">;</span>

	<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R600_DX9_CONSTS</span> <span class="o">|</span>
		      <span class="n">R600_ALU_INST_PREFER_VECTOR</span> <span class="o">|</span>
		      <span class="n">R600_PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_GPRS</span><span class="p">(</span><span class="n">num_ps_gprs</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">R600_NUM_VS_GPRS</span><span class="p">(</span><span class="n">num_vs_gprs</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">R600_NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="n">num_temp_gprs</span><span class="p">));</span>
	<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_GPRS</span><span class="p">(</span><span class="n">num_gs_gprs</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">R600_NUM_ES_GPRS</span><span class="p">(</span><span class="n">num_es_gprs</span><span class="p">));</span>
	<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_THREADS</span><span class="p">(</span><span class="n">num_ps_threads</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">R600_NUM_VS_THREADS</span><span class="p">(</span><span class="n">num_vs_threads</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">R600_NUM_GS_THREADS</span><span class="p">(</span><span class="n">num_gs_threads</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">R600_NUM_ES_THREADS</span><span class="p">(</span><span class="n">num_es_threads</span><span class="p">));</span>
	<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_ps_stack_entries</span><span class="p">)</span> <span class="o">|</span>
				    <span class="n">R600_NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_vs_stack_entries</span><span class="p">));</span>
	<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_gs_stack_entries</span><span class="p">)</span> <span class="o">|</span>
				    <span class="n">R600_NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_es_stack_entries</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">r7xx_default_size</span> <span class="o">+</span> <span class="mi">10</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">r7xx_default_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">OUT_RING</span><span class="p">(</span><span class="n">r7xx_default_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">r6xx_default_size</span> <span class="o">+</span> <span class="mi">10</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">r6xx_default_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">OUT_RING</span><span class="p">(</span><span class="n">r6xx_default_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_EVENT_WRITE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R600_CACHE_FLUSH_AND_INV_EVENT</span><span class="p">);</span>
	<span class="cm">/* SQ config */</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">6</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_SQ_CONFIG</span> <span class="o">-</span> <span class="n">R600_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_config</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_gpr_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_gpr_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_stack_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">sq_stack_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">i2f</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">input</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">result</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">exponent</span><span class="p">,</span> <span class="n">fraction</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">input</span> <span class="o">&amp;</span> <span class="mh">0x3fff</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* 0 is a special case */</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">exponent</span> <span class="o">=</span> <span class="mi">140</span><span class="p">;</span> <span class="cm">/* exponent biased by 127; */</span>
		<span class="n">fraction</span> <span class="o">=</span> <span class="p">(</span><span class="n">input</span> <span class="o">&amp;</span> <span class="mh">0x3fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="cm">/* cheat and only</span>
<span class="cm">						      handle numbers below 2^^15 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">14</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">fraction</span> <span class="o">&amp;</span> <span class="mh">0x800000</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">fraction</span> <span class="o">=</span> <span class="n">fraction</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* keep</span>
<span class="cm">							     shifting left until top bit = 1 */</span>
				<span class="n">exponent</span> <span class="o">=</span> <span class="n">exponent</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">result</span> <span class="o">=</span> <span class="n">exponent</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span> <span class="o">|</span> <span class="p">(</span><span class="n">fraction</span> <span class="o">&amp;</span> <span class="mh">0x7fffff</span><span class="p">);</span> <span class="cm">/* mask</span>
<span class="cm">								    off top bit; assumed 1 */</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_nomm_get_vb</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span> <span class="o">=</span> <span class="n">radeon_freelist_get</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unable to allocate vertex buffer for blit</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_nomm_put_vb</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">radeon_cp_discard_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">r600_nomm_get_vb_ptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">+</span>
		 <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">r600_prepare_blit_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">r600_nomm_get_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">file_priv</span> <span class="o">=</span> <span class="n">file_priv</span><span class="p">;</span>

	<span class="n">set_default_state</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
	<span class="n">set_shaders</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="kt">void</span>
<span class="nf">r600_done_blit_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_EVENT_WRITE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R600_CACHE_FLUSH_AND_INV_EVENT</span><span class="p">);</span>
	<span class="cm">/* wait for 3D idle clean */</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_WAIT_UNTIL</span> <span class="o">-</span> <span class="n">R600_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLE</span> <span class="o">|</span> <span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>

	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">COMMIT_RING</span><span class="p">();</span>

	<span class="n">r600_nomm_put_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">r600_blit_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
	       <span class="kt">uint64_t</span> <span class="n">src_gpu_addr</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">dst_gpu_addr</span><span class="p">,</span>
	       <span class="kt">int</span> <span class="n">size_bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_bytes</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">vb_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">vb</span><span class="p">;</span>

	<span class="n">vb</span> <span class="o">=</span> <span class="n">r600_nomm_get_vb_ptr</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">size_bytes</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">src_gpu_addr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">dst_gpu_addr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">max_bytes</span> <span class="o">=</span> <span class="mi">8192</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">size_bytes</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">cur_size</span> <span class="o">=</span> <span class="n">size_bytes</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">src_x</span> <span class="o">=</span> <span class="n">src_gpu_addr</span> <span class="o">&amp;</span> <span class="mi">255</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">dst_x</span> <span class="o">=</span> <span class="n">dst_gpu_addr</span> <span class="o">&amp;</span> <span class="mi">255</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">h</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">src_gpu_addr</span> <span class="o">=</span> <span class="n">src_gpu_addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">255</span><span class="p">;</span>
			<span class="n">dst_gpu_addr</span> <span class="o">=</span> <span class="n">dst_gpu_addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">255</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">src_x</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dst_x</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">h</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">/</span> <span class="n">max_bytes</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">&gt;</span> <span class="mi">8192</span><span class="p">)</span>
					<span class="n">h</span> <span class="o">=</span> <span class="mi">8192</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">h</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="n">max_bytes</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">&gt;</span> <span class="n">max_bytes</span><span class="p">)</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="n">max_bytes</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">dst_x</span><span class="p">))</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">dst_x</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">src_x</span><span class="p">))</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">src_x</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">+</span> <span class="mi">48</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">)</span> <span class="p">{</span>

				<span class="n">r600_nomm_put_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
				<span class="n">r600_nomm_get_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="p">)</span>
					<span class="k">return</span><span class="p">;</span>
				<span class="n">set_shaders</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
				<span class="n">vb</span> <span class="o">=</span> <span class="n">r600_nomm_get_vb_ptr</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">vb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dst_x</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">src_x</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="n">vb</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dst_x</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">src_x</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>

			<span class="n">vb</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dst_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>

			<span class="cm">/* src */</span>
			<span class="n">set_tex_resource</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">FMT_8</span><span class="p">,</span>
					 <span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">,</span> <span class="n">h</span><span class="p">,</span> <span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">,</span>
					 <span class="n">src_gpu_addr</span><span class="p">);</span>

			<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="n">R600_TC_ACTION_ENA</span><span class="p">,</span> <span class="p">(</span><span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">),</span> <span class="n">src_gpu_addr</span><span class="p">);</span>

			<span class="cm">/* dst */</span>
			<span class="n">set_render_target</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">COLOR_8</span><span class="p">,</span>
					  <span class="n">dst_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">,</span> <span class="n">h</span><span class="p">,</span>
					  <span class="n">dst_gpu_addr</span><span class="p">);</span>

			<span class="cm">/* scissors */</span>
			<span class="n">set_scissors</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">dst_x</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dst_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">,</span> <span class="n">h</span><span class="p">);</span>

			<span class="cm">/* Vertex buffer setup */</span>
			<span class="n">vb_addr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">+</span>
				<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span>
				<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span><span class="p">;</span>
			<span class="n">set_vtx_resource</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">vb_addr</span><span class="p">);</span>

			<span class="cm">/* draw */</span>
			<span class="n">draw_auto</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

			<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="n">R600_CB_ACTION_ENA</span> <span class="o">|</span> <span class="n">R600_CB0_DEST_BASE_ENA</span><span class="p">,</span>
					    <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">,</span> <span class="n">dst_gpu_addr</span><span class="p">);</span>

			<span class="n">vb</span> <span class="o">+=</span> <span class="mi">12</span><span class="p">;</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">+=</span> <span class="mi">12</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

			<span class="n">src_gpu_addr</span> <span class="o">+=</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
			<span class="n">dst_gpu_addr</span> <span class="o">+=</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
			<span class="n">size_bytes</span> <span class="o">-=</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">max_bytes</span> <span class="o">=</span> <span class="mi">8192</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">size_bytes</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">cur_size</span> <span class="o">=</span> <span class="n">size_bytes</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">src_x</span> <span class="o">=</span> <span class="p">(</span><span class="n">src_gpu_addr</span> <span class="o">&amp;</span> <span class="mi">255</span><span class="p">);</span>
			<span class="kt">int</span> <span class="n">dst_x</span> <span class="o">=</span> <span class="p">(</span><span class="n">dst_gpu_addr</span> <span class="o">&amp;</span> <span class="mi">255</span><span class="p">);</span>
			<span class="kt">int</span> <span class="n">h</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">src_gpu_addr</span> <span class="o">=</span> <span class="n">src_gpu_addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">255</span><span class="p">;</span>
			<span class="n">dst_gpu_addr</span> <span class="o">=</span> <span class="n">dst_gpu_addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">255</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">src_x</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dst_x</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">h</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">/</span> <span class="n">max_bytes</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">&gt;</span> <span class="mi">8192</span><span class="p">)</span>
					<span class="n">h</span> <span class="o">=</span> <span class="mi">8192</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">h</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="n">max_bytes</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">&gt;</span> <span class="n">max_bytes</span><span class="p">)</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="n">max_bytes</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">dst_x</span><span class="p">))</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">dst_x</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">src_x</span><span class="p">))</span>
					<span class="n">cur_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">max_bytes</span> <span class="o">-</span> <span class="n">src_x</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">+</span> <span class="mi">48</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">r600_nomm_put_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
				<span class="n">r600_nomm_get_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="p">)</span>
					<span class="k">return</span><span class="p">;</span>

				<span class="n">set_shaders</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
				<span class="n">vb</span> <span class="o">=</span> <span class="n">r600_nomm_get_vb_ptr</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">vb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dst_x</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">src_x</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="n">vb</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dst_x</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">src_x</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>

			<span class="n">vb</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">((</span><span class="n">dst_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">((</span><span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">vb</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>

			<span class="cm">/* src */</span>
			<span class="n">set_tex_resource</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">FMT_8_8_8_8</span><span class="p">,</span>
					 <span class="p">(</span><span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span>
					 <span class="n">h</span><span class="p">,</span> <span class="p">(</span><span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span>
					 <span class="n">src_gpu_addr</span><span class="p">);</span>

			<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="n">R600_TC_ACTION_ENA</span><span class="p">,</span> <span class="p">(</span><span class="n">src_x</span> <span class="o">+</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">),</span> <span class="n">src_gpu_addr</span><span class="p">);</span>

			<span class="cm">/* dst */</span>
			<span class="n">set_render_target</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">COLOR_8_8_8_8</span><span class="p">,</span>
					  <span class="p">(</span><span class="n">dst_x</span> <span class="o">+</span> <span class="n">cur_size</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span> <span class="n">h</span><span class="p">,</span>
					  <span class="n">dst_gpu_addr</span><span class="p">);</span>

			<span class="cm">/* scissors */</span>
			<span class="n">set_scissors</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="p">(</span><span class="n">dst_x</span> <span class="o">/</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="p">(</span><span class="n">dst_x</span> <span class="o">+</span> <span class="n">cur_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">),</span> <span class="n">h</span><span class="p">);</span>

			<span class="cm">/* Vertex buffer setup */</span>
			<span class="n">vb_addr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">+</span>
				<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span>
				<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span><span class="p">;</span>
			<span class="n">set_vtx_resource</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">vb_addr</span><span class="p">);</span>

			<span class="cm">/* draw */</span>
			<span class="n">draw_auto</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

			<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="n">R600_CB_ACTION_ENA</span> <span class="o">|</span> <span class="n">R600_CB0_DEST_BASE_ENA</span><span class="p">,</span>
					    <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">,</span> <span class="n">dst_gpu_addr</span><span class="p">);</span>

			<span class="n">vb</span> <span class="o">+=</span> <span class="mi">12</span><span class="p">;</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">+=</span> <span class="mi">12</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

			<span class="n">src_gpu_addr</span> <span class="o">+=</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
			<span class="n">dst_gpu_addr</span> <span class="o">+=</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
			<span class="n">size_bytes</span> <span class="o">-=</span> <span class="n">cur_size</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">r600_blit_swap</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
	       <span class="kt">uint64_t</span> <span class="n">src_gpu_addr</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">dst_gpu_addr</span><span class="p">,</span>
	       <span class="kt">int</span> <span class="n">sx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sy</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dy</span><span class="p">,</span>
	       <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_pitch</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dst_pitch</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cpp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cb_format</span><span class="p">,</span> <span class="n">tex_format</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sx2</span><span class="p">,</span> <span class="n">sy2</span><span class="p">,</span> <span class="n">dx2</span><span class="p">,</span> <span class="n">dy2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">vb_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">vb</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">+</span> <span class="mi">48</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">r600_nomm_put_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">r600_nomm_get_vb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="n">set_shaders</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">vb</span> <span class="o">=</span> <span class="n">r600_nomm_get_vb_ptr</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">sx2</span> <span class="o">=</span> <span class="n">sx</span> <span class="o">+</span> <span class="n">w</span><span class="p">;</span>
	<span class="n">sy2</span> <span class="o">=</span> <span class="n">sy</span> <span class="o">+</span> <span class="n">h</span><span class="p">;</span>
	<span class="n">dx2</span> <span class="o">=</span> <span class="n">dx</span> <span class="o">+</span> <span class="n">w</span><span class="p">;</span>
	<span class="n">dy2</span> <span class="o">=</span> <span class="n">dy</span> <span class="o">+</span> <span class="n">h</span><span class="p">;</span>

	<span class="n">vb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dx</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dy</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">sx</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">sy</span><span class="p">);</span>

	<span class="n">vb</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dx</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dy2</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">sx</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">sy2</span><span class="p">);</span>

	<span class="n">vb</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dx2</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">dy2</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">sx2</span><span class="p">);</span>
	<span class="n">vb</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="n">i2f</span><span class="p">(</span><span class="n">sy2</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">cpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">cb_format</span> <span class="o">=</span> <span class="n">COLOR_8_8_8_8</span><span class="p">;</span>
		<span class="n">tex_format</span> <span class="o">=</span> <span class="n">FMT_8_8_8_8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">cb_format</span> <span class="o">=</span> <span class="n">COLOR_5_6_5</span><span class="p">;</span>
		<span class="n">tex_format</span> <span class="o">=</span> <span class="n">FMT_5_6_5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">cb_format</span> <span class="o">=</span> <span class="n">COLOR_8</span><span class="p">;</span>
		<span class="n">tex_format</span> <span class="o">=</span> <span class="n">FMT_8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* src */</span>
	<span class="n">set_tex_resource</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">tex_format</span><span class="p">,</span>
			 <span class="n">src_pitch</span> <span class="o">/</span> <span class="n">cpp</span><span class="p">,</span>
			 <span class="n">sy2</span><span class="p">,</span> <span class="n">src_pitch</span> <span class="o">/</span> <span class="n">cpp</span><span class="p">,</span>
			 <span class="n">src_gpu_addr</span><span class="p">);</span>

	<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
			    <span class="n">R600_TC_ACTION_ENA</span><span class="p">,</span> <span class="n">src_pitch</span> <span class="o">*</span> <span class="n">sy2</span><span class="p">,</span> <span class="n">src_gpu_addr</span><span class="p">);</span>

	<span class="cm">/* dst */</span>
	<span class="n">set_render_target</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cb_format</span><span class="p">,</span>
			  <span class="n">dst_pitch</span> <span class="o">/</span> <span class="n">cpp</span><span class="p">,</span> <span class="n">dy2</span><span class="p">,</span>
			  <span class="n">dst_gpu_addr</span><span class="p">);</span>

	<span class="cm">/* scissors */</span>
	<span class="n">set_scissors</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">dx</span><span class="p">,</span> <span class="n">dy</span><span class="p">,</span> <span class="n">dx2</span><span class="p">,</span> <span class="n">dy2</span><span class="p">);</span>

	<span class="cm">/* Vertex buffer setup */</span>
	<span class="n">vb_addr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">+</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span><span class="p">;</span>
	<span class="n">set_vtx_resource</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">vb_addr</span><span class="p">);</span>

	<span class="cm">/* draw */</span>
	<span class="n">draw_auto</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
			    <span class="n">R600_CB_ACTION_ENA</span> <span class="o">|</span> <span class="n">R600_CB0_DEST_BASE_ENA</span><span class="p">,</span>
			    <span class="n">dst_pitch</span> <span class="o">*</span> <span class="n">dy2</span><span class="p">,</span> <span class="n">dst_gpu_addr</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">blit_vb</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">+=</span> <span class="mi">12</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
