<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="MapLib" num="562" delta="unknown" >No environment variables are currently set.
</msg>

<msg type="info" file="MapLib" num="986" delta="unknown" >The SAVE constraint for nets has been made more strict starting in 10.1, such that the net driver and load blocks will be preserved as well. To revert to the original behavior please set XIL_MAP_OLD_SAVE.
</msg>

<msg type="info" file="MapLib" num="984" delta="unknown" >SAVE has been detected on the following signal(s):
<arg fmt="%s" index="1">sw_i&lt;7&gt;,
sw_i&lt;6&gt;,
sw_i&lt;5&gt;,
sw_i&lt;4&gt;</arg>.
</msg>

<msg type="info" file="LIT" num="244" delta="unknown" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.
</msg>

<msg type="warning" file="Pack" num="249" delta="unknown" >The following adjacent carry multiplexers occupy different slice components.  The resulting carry chain will have suboptimal timing.
	<arg fmt="%s" index="1">clock_divider1/Mcompar_clk_o_1_cmp_ge0000_cy&lt;8&gt;_0</arg>
	<arg fmt="%s" index="2">clock_divider1/Mcount_licznik_cy&lt;0&gt;</arg>
</msg>

</messages>

