{
    "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "and_latch.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 36.6,
        "synthesis_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "arm_core.v",
        "warnings": [
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[0] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[1] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[2] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[3] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[12] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[13] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[14] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[15] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[16] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[17] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[18] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[19] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[20] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[21] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[22] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[23] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[24] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[25] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[26] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[27] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[28] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[29] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[30] is unused in module a25_dcache",
            "arm_core.v:7048:8 [NETLIST] This module port u_dcache.i_address_nxt[31] is unused in module a25_dcache",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[2] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[3] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[4] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[5] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[6] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[7] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[8] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[9] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[10] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[11] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[12] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[13] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[14] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[15] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[16] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[17] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[18] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[19] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[20] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[21] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[22] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[23] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[24] is unused in module a25_decode",
            "arm_core.v:7936:15 [NETLIST] This module port u_decode.i_execute_status_bits[25] is unused in module a25_decode",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[0] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[1] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[2] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[3] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[12] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[13] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[14] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[15] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[16] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[17] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[18] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[19] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[20] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[21] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[22] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[23] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[24] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[25] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[26] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[27] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[28] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[29] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[30] is unused in module a25_mem",
            "arm_core.v:8091:14 [NETLIST] This module port u_mem.i_daddress_nxt[31] is unused in module a25_mem"
        ],
        "max_rss(MiB)": 130.2,
        "exec_time(ms)": 1363.9,
        "synthesis_time(ms)": 1352.4,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 41429,
        "latch": 5024,
        "Adder": 471,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 4673,
        "Average Path": 4,
        "Estimated LUTs": 44072,
        "Total Node": 48117
    },
    "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bgm.v",
        "max_rss(MiB)": 390.6,
        "exec_time(ms)": 6591.6,
        "synthesis_time(ms)": 6580.2,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 99537,
        "latch": 6100,
        "Adder": 5960,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 2515,
        "Average Path": 5,
        "Estimated LUTs": 197514,
        "Total Node": 111609
    },
    "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "blob_merge.v",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 359.1,
        "synthesis_time(ms)": 347.8,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 20028,
        "latch": 735,
        "Adder": 3749,
        "generic logic size": 4,
        "Longest Path": 614,
        "Average Path": 4,
        "Estimated LUTs": 34996,
        "Total Node": 24513
    },
    "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "boundtop.v",
        "warnings": [
            "boundtop.v:17:11 [NETLIST] This output is undriven (paj_boundtop_hierarchy_no_mem^globalreset) and will be removed",
            "boundtop.v:17:11 [NETLIST] Net paj_boundtop_hierarchy_no_mem^globalreset driving node paj_boundtop_hierarchy_no_mem^globalreset is itself undriven."
        ],
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 458.8,
        "synthesis_time(ms)": 447.3,
        "Latch Drivers": 1,
        "Pi": 274,
        "Po": 193,
        "logic element": 9871,
        "latch": 1671,
        "Adder": 309,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 682,
        "Average Path": 4,
        "Estimated LUTs": 21294,
        "Total Node": 11884
    },
    "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ch_intrinsics.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 34.5,
        "synthesis_time(ms)": 22.9,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 787,
        "latch": 233,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 3156,
        "Total Node": 1029
    },
    "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq1.v",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 26.2,
        "synthesis_time(ms)": 14.8,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 745,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 130,
        "Average Path": 4,
        "Estimated LUTs": 755,
        "Total Node": 1076
    },
    "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq2.v",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 21.2,
        "synthesis_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 355,
        "latch": 96,
        "Adder": 142,
        "Multiplier": 7,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 365,
        "Total Node": 601
    },
    "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU32PEEng.v",
        "warnings": [
            "LU32PEEng.v:138:1 [PARSE_TO_AST] NWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:139:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:140:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:141:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:677:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:678:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:679:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU32PEEng.v:680:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:686:1 [PARSE_TO_AST] TOPWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:2808:1 [PARSE_TO_AST] wFIFOINPUTWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:2816:1 [PARSE_TO_AST] aFIFOWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:2822:1 [PARSE_TO_AST] BURSTLEN is redefined, overwritting its value",
            "LU32PEEng.v:2826:1 [PARSE_TO_AST] MEMCONWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:2827:1 [PARSE_TO_AST] MEMCONNUMBYTES is redefined, overwritting its value",
            "LU32PEEng.v:2828:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:2831:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU32PEEng.v:2832:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU32PEEng.v:2833:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value"
        ],
        "max_rss(MiB)": 746.9,
        "exec_time(ms)": 36154.7,
        "synthesis_time(ms)": 36143.2,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 149430,
        "latch": 20898,
        "Adder": 15122,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 4818,
        "Average Path": 5,
        "Estimated LUTs": 275429,
        "Total Node": 190734
    },
    "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU64PEEng.v",
        "warnings": [
            "LU64PEEng.v:138:1 [PARSE_TO_AST] NWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:139:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:140:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:141:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:677:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:678:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:679:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU64PEEng.v:680:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:686:1 [PARSE_TO_AST] TOPWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:3288:1 [PARSE_TO_AST] wFIFOINPUTWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:3296:1 [PARSE_TO_AST] aFIFOWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:3302:1 [PARSE_TO_AST] BURSTLEN is redefined, overwritting its value",
            "LU64PEEng.v:3306:1 [PARSE_TO_AST] MEMCONWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:3307:1 [PARSE_TO_AST] MEMCONNUMBYTES is redefined, overwritting its value",
            "LU64PEEng.v:3308:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:3311:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU64PEEng.v:3312:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU64PEEng.v:3313:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value"
        ],
        "max_rss(MiB)": 1472.9,
        "exec_time(ms)": 118252.3,
        "synthesis_time(ms)": 118240.7,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 303286,
        "latch": 39552,
        "Adder": 28361,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 4818,
        "Average Path": 5,
        "Estimated LUTs": 554042,
        "Total Node": 381636
    },
    "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU8PEEng.v",
        "warnings": [
            "LU8PEEng.v:138:1 [PARSE_TO_AST] NWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:139:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:140:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:141:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:677:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:678:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:679:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU8PEEng.v:680:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:686:1 [PARSE_TO_AST] TOPWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2448:1 [PARSE_TO_AST] wFIFOINPUTWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2456:1 [PARSE_TO_AST] aFIFOWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2462:1 [PARSE_TO_AST] BURSTLEN is redefined, overwritting its value",
            "LU8PEEng.v:2466:1 [PARSE_TO_AST] MEMCONWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2467:1 [PARSE_TO_AST] MEMCONNUMBYTES is redefined, overwritting its value",
            "LU8PEEng.v:2468:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2471:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2472:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU8PEEng.v:2473:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value"
        ],
        "max_rss(MiB)": 219.7,
        "exec_time(ms)": 4323.4,
        "synthesis_time(ms)": 4312,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 44646,
        "latch": 6630,
        "Adder": 5124,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4818,
        "Average Path": 5,
        "Estimated LUTs": 77036,
        "Total Node": 57818
    },
    "vtr/matmul_8x8_fp16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/matmul_8x8_fp16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "matmul_8x8_fp16.v",
        "exit": 134,
        "errors": [
            "matmul_8x8_fp16.v:1648:1 [AST] Can't find module name mac_fp"
        ],
        "warnings": [
            "matmul_8x8_fp16.v:1212:7 [AST] Odin does not handle signed REG (counter)"
        ]
    },
    "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mcml.v",
        "max_rss(MiB)": 949.1,
        "exec_time(ms)": 65031.1,
        "synthesis_time(ms)": 65019.9,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 183953,
        "latch": 56231,
        "Adder": 24446,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 24532,
        "Average Path": 4,
        "Estimated LUTs": 193958,
        "Total Node": 265006
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkDelayWorker32B.v",
        "warnings": [
            "mkDelayWorker32B.v:4844:1 [PARSE_TO_AST] awa is redefined, overwritting its value",
            "mkDelayWorker32B.v:5622:1 [PARSE_TO_AST] dwc is redefined, overwritting its value"
        ],
        "max_rss(MiB)": 78.4,
        "exec_time(ms)": 815,
        "synthesis_time(ms)": 803.4,
        "Latch Drivers": 1,
        "Pi": 510,
        "Po": 553,
        "logic element": 13696,
        "latch": 2491,
        "Adder": 816,
        "Memory": 1336,
        "generic logic size": 4,
        "Longest Path": 368,
        "Average Path": 5,
        "Estimated LUTs": 17913,
        "Total Node": 18340
    },
    "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkPktMerge.v",
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 132.3,
        "synthesis_time(ms)": 120.9,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 665,
        "latch": 36,
        "Adder": 45,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 127,
        "Average Path": 4,
        "Estimated LUTs": 665,
        "Total Node": 1206
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkSMAdapter4B.v",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 252.3,
        "synthesis_time(ms)": 240.8,
        "Latch Drivers": 1,
        "Pi": 194,
        "Po": 205,
        "logic element": 6248,
        "latch": 985,
        "Adder": 431,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 459,
        "Average Path": 5,
        "Estimated LUTs": 7929,
        "Total Node": 7818
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiclock_output_and_latch.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 13.7,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiclock_reader_writer.v",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 24.5,
        "synthesis_time(ms)": 12.9,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 85,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 105,
        "Total Node": 106
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiclock_separate_and_latch.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 12.2,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 6
    },
    "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "or1200.v",
        "warnings": [
            "or1200.v:793:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_VR is redefined, overwritting its value",
            "or1200.v:794:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_UPR is redefined, overwritting its value",
            "or1200.v:795:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_CPUCFGR is redefined, overwritting its value",
            "or1200.v:796:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_DMMUCFGR is redefined, overwritting its value",
            "or1200.v:797:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_IMMUCFGR is redefined, overwritting its value",
            "or1200.v:798:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_DCCFGR is redefined, overwritting its value",
            "or1200.v:799:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_ICCFGR is redefined, overwritting its value",
            "or1200.v:800:1 [PARSE_TO_AST] OR1200_SPRGRP_SYS_DCFGR is redefined, overwritting its value",
            "or1200.v:804:1 [PARSE_TO_AST] OR1200_VR_REV is redefined, overwritting its value",
            "or1200.v:805:1 [PARSE_TO_AST] OR1200_VR_RES1 is redefined, overwritting its value",
            "or1200.v:806:1 [PARSE_TO_AST] OR1200_VR_CFG is redefined, overwritting its value",
            "or1200.v:807:1 [PARSE_TO_AST] OR1200_VR_VER is redefined, overwritting its value",
            "or1200.v:833:1 [PARSE_TO_AST] OR1200_UPR_RES1 is redefined, overwritting its value",
            "or1200.v:834:1 [PARSE_TO_AST] OR1200_UPR_CUP is redefined, overwritting its value",
            "or1200.v:837:1 [PARSE_TO_AST] OR1200_CPUCFGR_HGF_BITS is redefined, overwritting its value",
            "or1200.v:838:1 [PARSE_TO_AST] OR1200_CPUCFGR_OB32S_BITS is redefined, overwritting its value",
            "or1200.v:839:1 [PARSE_TO_AST] OR1200_CPUCFGR_OB64S_BITS is redefined, overwritting its value",
            "or1200.v:840:1 [PARSE_TO_AST] OR1200_CPUCFGR_OF32S_BITS is redefined, overwritting its value",
            "or1200.v:841:1 [PARSE_TO_AST] OR1200_CPUCFGR_OF64S_BITS is redefined, overwritting its value",
            "or1200.v:842:1 [PARSE_TO_AST] OR1200_CPUCFGR_OV64S_BITS is redefined, overwritting its value",
            "or1200.v:845:1 [PARSE_TO_AST] OR1200_CPUCFGR_NSGF is redefined, overwritting its value",
            "or1200.v:846:1 [PARSE_TO_AST] OR1200_CPUCFGR_HGF is redefined, overwritting its value",
            "or1200.v:847:1 [PARSE_TO_AST] OR1200_CPUCFGR_OB32S is redefined, overwritting its value",
            "or1200.v:848:1 [PARSE_TO_AST] OR1200_CPUCFGR_OB64S is redefined, overwritting its value",
            "or1200.v:849:1 [PARSE_TO_AST] OR1200_CPUCFGR_OF32S is redefined, overwritting its value",
            "or1200.v:850:1 [PARSE_TO_AST] OR1200_CPUCFGR_OF64S is redefined, overwritting its value",
            "or1200.v:851:1 [PARSE_TO_AST] OR1200_CPUCFGR_OV64S is redefined, overwritting its value",
            "or1200.v:852:1 [PARSE_TO_AST] OR1200_CPUCFGR_RES1 is redefined, overwritting its value",
            "or1200.v:855:1 [PARSE_TO_AST] OR1200_DMMUCFGR_CRI_BITS is redefined, overwritting its value",
            "or1200.v:856:1 [PARSE_TO_AST] OR1200_DMMUCFGR_PRI_BITS is redefined, overwritting its value",
            "or1200.v:857:1 [PARSE_TO_AST] OR1200_DMMUCFGR_TEIRI_BITS is redefined, overwritting its value",
            "or1200.v:858:1 [PARSE_TO_AST] OR1200_DMMUCFGR_HTR_BITS is redefined, overwritting its value",
            "or1200.v:861:1 [PARSE_TO_AST] OR1200_DMMUCFGR_NTW is redefined, overwritting its value",
            "or1200.v:862:1 [PARSE_TO_AST] OR1200_DMMUCFGR_NAE is redefined, overwritting its value",
            "or1200.v:863:1 [PARSE_TO_AST] OR1200_DMMUCFGR_CRI is redefined, overwritting its value",
            "or1200.v:864:1 [PARSE_TO_AST] OR1200_DMMUCFGR_PRI is redefined, overwritting its value",
            "or1200.v:865:1 [PARSE_TO_AST] OR1200_DMMUCFGR_TEIRI is redefined, overwritting its value",
            "or1200.v:866:1 [PARSE_TO_AST] OR1200_DMMUCFGR_HTR is redefined, overwritting its value",
            "or1200.v:867:1 [PARSE_TO_AST] OR1200_DMMUCFGR_RES1 is redefined, overwritting its value",
            "or1200.v:871:1 [PARSE_TO_AST] OR1200_IMMUCFGR_CRI_BITS is redefined, overwritting its value",
            "or1200.v:872:1 [PARSE_TO_AST] OR1200_IMMUCFGR_PRI_BITS is redefined, overwritting its value",
            "or1200.v:873:1 [PARSE_TO_AST] OR1200_IMMUCFGR_TEIRI_BITS is redefined, overwritting its value",
            "or1200.v:874:1 [PARSE_TO_AST] OR1200_IMMUCFGR_HTR_BITS is redefined, overwritting its value",
            "or1200.v:876:1 [PARSE_TO_AST] OR1200_IMMUCFGR_NTW is redefined, overwritting its value",
            "or1200.v:877:1 [PARSE_TO_AST] OR1200_IMMUCFGR_NAE is redefined, overwritting its value",
            "or1200.v:878:1 [PARSE_TO_AST] OR1200_IMMUCFGR_CRI is redefined, overwritting its value",
            "or1200.v:879:1 [PARSE_TO_AST] OR1200_IMMUCFGR_PRI is redefined, overwritting its value",
            "or1200.v:880:1 [PARSE_TO_AST] OR1200_IMMUCFGR_TEIRI is redefined, overwritting its value",
            "or1200.v:881:1 [PARSE_TO_AST] OR1200_IMMUCFGR_HTR is redefined, overwritting its value",
            "or1200.v:882:1 [PARSE_TO_AST] OR1200_IMMUCFGR_RES1 is redefined, overwritting its value",
            "or1200.v:885:1 [PARSE_TO_AST] OR1200_DCCFGR_CBS_BITS is redefined, overwritting its value",
            "or1200.v:886:1 [PARSE_TO_AST] OR1200_DCCFGR_CWS_BITS is redefined, overwritting its value",
            "or1200.v:887:1 [PARSE_TO_AST] OR1200_DCCFGR_CCRI_BITS is redefined, overwritting its value",
            "or1200.v:888:1 [PARSE_TO_AST] OR1200_DCCFGR_CBIRI_BITS is redefined, overwritting its value",
            "or1200.v:889:1 [PARSE_TO_AST] OR1200_DCCFGR_CBPRI_BITS is redefined, overwritting its value",
            "or1200.v:890:1 [PARSE_TO_AST] OR1200_DCCFGR_CBLRI_BITS is redefined, overwritting its value",
            "or1200.v:891:1 [PARSE_TO_AST] OR1200_DCCFGR_CBFRI_BITS is redefined, overwritting its value",
            "or1200.v:892:1 [PARSE_TO_AST] OR1200_DCCFGR_CBWBRI_BITS is redefined, overwritting its value",
            "or1200.v:895:1 [PARSE_TO_AST] OR1200_DCCFGR_NCW is redefined, overwritting its value",
            "or1200.v:896:1 [PARSE_TO_AST] OR1200_DCCFGR_CWS is redefined, overwritting its value",
            "or1200.v:897:1 [PARSE_TO_AST] OR1200_DCCFGR_CCRI is redefined, overwritting its value",
            "or1200.v:898:1 [PARSE_TO_AST] OR1200_DCCFGR_CBIRI is redefined, overwritting its value",
            "or1200.v:899:1 [PARSE_TO_AST] OR1200_DCCFGR_CBPRI is redefined, overwritting its value",
            "or1200.v:900:1 [PARSE_TO_AST] OR1200_DCCFGR_CBLRI is redefined, overwritting its value",
            "or1200.v:901:1 [PARSE_TO_AST] OR1200_DCCFGR_CBFRI is redefined, overwritting its value",
            "or1200.v:902:1 [PARSE_TO_AST] OR1200_DCCFGR_CBWBRI is redefined, overwritting its value",
            "or1200.v:903:1 [PARSE_TO_AST] OR1200_DCCFGR_RES1 is redefined, overwritting its value",
            "or1200.v:907:1 [PARSE_TO_AST] OR1200_ICCFGR_CBS_BITS is redefined, overwritting its value",
            "or1200.v:908:1 [PARSE_TO_AST] OR1200_ICCFGR_CWS_BITS is redefined, overwritting its value",
            "or1200.v:909:1 [PARSE_TO_AST] OR1200_ICCFGR_CCRI_BITS is redefined, overwritting its value",
            "or1200.v:910:1 [PARSE_TO_AST] OR1200_ICCFGR_CBIRI_BITS is redefined, overwritting its value",
            "or1200.v:911:1 [PARSE_TO_AST] OR1200_ICCFGR_CBPRI_BITS is redefined, overwritting its value",
            "or1200.v:912:1 [PARSE_TO_AST] OR1200_ICCFGR_CBLRI_BITS is redefined, overwritting its value",
            "or1200.v:913:1 [PARSE_TO_AST] OR1200_ICCFGR_CBFRI_BITS is redefined, overwritting its value",
            "or1200.v:914:1 [PARSE_TO_AST] OR1200_ICCFGR_CBWBRI_BITS is redefined, overwritting its value",
            "or1200.v:916:1 [PARSE_TO_AST] OR1200_ICCFGR_NCW is redefined, overwritting its value",
            "or1200.v:917:1 [PARSE_TO_AST] OR1200_ICCFGR_CWS is redefined, overwritting its value",
            "or1200.v:918:1 [PARSE_TO_AST] OR1200_ICCFGR_CCRI is redefined, overwritting its value",
            "or1200.v:919:1 [PARSE_TO_AST] OR1200_ICCFGR_CBIRI is redefined, overwritting its value",
            "or1200.v:920:1 [PARSE_TO_AST] OR1200_ICCFGR_CBPRI is redefined, overwritting its value",
            "or1200.v:921:1 [PARSE_TO_AST] OR1200_ICCFGR_CBLRI is redefined, overwritting its value",
            "or1200.v:922:1 [PARSE_TO_AST] OR1200_ICCFGR_CBFRI is redefined, overwritting its value",
            "or1200.v:923:1 [PARSE_TO_AST] OR1200_ICCFGR_CBWBRI is redefined, overwritting its value",
            "or1200.v:924:1 [PARSE_TO_AST] OR1200_ICCFGR_RES1 is redefined, overwritting its value",
            "or1200.v:932:1 [PARSE_TO_AST] OR1200_DCFGR_NDP is redefined, overwritting its value",
            "or1200.v:933:1 [PARSE_TO_AST] OR1200_DCFGR_WPCI is redefined, overwritting its value",
            "or1200.v:935:1 [PARSE_TO_AST] OR1200_DCFGR_RES1 is redefined, overwritting its value",
            "or1200.v:1581:1 [PARSE_TO_AST] OR1200_ITAG_IDLE is redefined, overwritting its value",
            "or1200.v:1582:1 [PARSE_TO_AST] OR1200_ITAG_NI is redefined, overwritting its value",
            "or1200.v:1583:1 [PARSE_TO_AST] OR1200_ITAG_BE is redefined, overwritting its value",
            "or1200.v:1584:1 [PARSE_TO_AST] OR1200_ITAG_PE is redefined, overwritting its value",
            "or1200.v:1585:1 [PARSE_TO_AST] OR1200_ITAG_TE is redefined, overwritting its value",
            "or1200.v:1586:1 [PARSE_TO_AST] OR1200_BRANCHOP_WIDTH is redefined, overwritting its value",
            "or1200.v:1587:1 [PARSE_TO_AST] OR1200_BRANCHOP_NOP is redefined, overwritting its value",
            "or1200.v:1588:1 [PARSE_TO_AST] OR1200_BRANCHOP_J is redefined, overwritting its value",
            "or1200.v:1589:1 [PARSE_TO_AST] OR1200_BRANCHOP_JR is redefined, overwritting its value",
            "or1200.v:1590:1 [PARSE_TO_AST] OR1200_BRANCHOP_BAL is redefined, overwritting its value",
            "or1200.v:1591:1 [PARSE_TO_AST] OR1200_BRANCHOP_BF is redefined, overwritting its value",
            "or1200.v:1592:1 [PARSE_TO_AST] OR1200_BRANCHOP_BNF is redefined, overwritting its value",
            "or1200.v:1593:1 [PARSE_TO_AST] OR1200_BRANCHOP_RFE is redefined, overwritting its value",
            "or1200.v:1594:1 [PARSE_TO_AST] OR1200_EXCEPT_WIDTH is redefined, overwritting its value",
            "or1200.v:1595:1 [PARSE_TO_AST] OR1200_EXCEPT_EPH0_P is redefined, overwritting its value",
            "or1200.v:1596:1 [PARSE_TO_AST] OR1200_EXCEPT_EPH1_P is redefined, overwritting its value",
            "or1200.v:1597:1 [PARSE_TO_AST] OR1200_EXCEPT_V is redefined, overwritting its value",
            "or1200.v:1803:1 [PARSE_TO_AST] OR1200_ITAG_IDLE is redefined, overwritting its value",
            "or1200.v:1804:1 [PARSE_TO_AST] OR1200_ITAG_NI is redefined, overwritting its value",
            "or1200.v:1805:1 [PARSE_TO_AST] OR1200_ITAG_BE is redefined, overwritting its value",
            "or1200.v:1806:1 [PARSE_TO_AST] OR1200_ITAG_PE is redefined, overwritting its value",
            "or1200.v:1807:1 [PARSE_TO_AST] OR1200_ITAG_TE is redefined, overwritting its value",
            "or1200.v:1809:1 [PARSE_TO_AST] OR1200_OR32_J is redefined, overwritting its value",
            "or1200.v:1810:1 [PARSE_TO_AST] OR1200_OR32_JAL is redefined, overwritting its value",
            "or1200.v:1811:1 [PARSE_TO_AST] OR1200_OR32_BNF is redefined, overwritting its value",
            "or1200.v:1812:1 [PARSE_TO_AST] OR1200_OR32_BF is redefined, overwritting its value",
            "or1200.v:1813:1 [PARSE_TO_AST] OR1200_OR32_NOP is redefined, overwritting its value",
            "or1200.v:1814:1 [PARSE_TO_AST] OR1200_OR32_MOVHI is redefined, overwritting its value",
            "or1200.v:1815:1 [PARSE_TO_AST] OR1200_OR32_XSYNC is redefined, overwritting its value",
            "or1200.v:1816:1 [PARSE_TO_AST] OR1200_OR32_RFE is redefined, overwritting its value",
            "or1200.v:1818:1 [PARSE_TO_AST] OR1200_OR32_JR is redefined, overwritting its value",
            "or1200.v:1819:1 [PARSE_TO_AST] OR1200_OR32_JALR is redefined, overwritting its value",
            "or1200.v:1820:1 [PARSE_TO_AST] OR1200_OR32_MACI is redefined, overwritting its value",
            "or1200.v:1822:1 [PARSE_TO_AST] OR1200_OR32_LWZ is redefined, overwritting its value",
            "or1200.v:1823:1 [PARSE_TO_AST] OR1200_OR32_LBZ is redefined, overwritting its value",
            "or1200.v:1824:1 [PARSE_TO_AST] OR1200_OR32_LBS is redefined, overwritting its value",
            "or1200.v:1825:1 [PARSE_TO_AST] OR1200_OR32_LHZ is redefined, overwritting its value",
            "or1200.v:1826:1 [PARSE_TO_AST] OR1200_OR32_LHS is redefined, overwritting its value",
            "or1200.v:1827:1 [PARSE_TO_AST] OR1200_OR32_ADDI is redefined, overwritting its value",
            "or1200.v:1828:1 [PARSE_TO_AST] OR1200_OR32_ADDIC is redefined, overwritting its value",
            "or1200.v:1829:1 [PARSE_TO_AST] OR1200_OR32_ANDI is redefined, overwritting its value",
            "or1200.v:1830:1 [PARSE_TO_AST] OR1200_OR32_ORI is redefined, overwritting its value",
            "or1200.v:1831:1 [PARSE_TO_AST] OR1200_OR32_XORI is redefined, overwritting its value",
            "or1200.v:1832:1 [PARSE_TO_AST] OR1200_OR32_MULI is redefined, overwritting its value",
            "or1200.v:1833:1 [PARSE_TO_AST] OR1200_OR32_MFSPR is redefined, overwritting its value",
            "or1200.v:1834:1 [PARSE_TO_AST] OR1200_OR32_SH_ROTI is redefined, overwritting its value",
            "or1200.v:1835:1 [PARSE_TO_AST] OR1200_OR32_SFXXI is redefined, overwritting its value",
            "or1200.v:1837:1 [PARSE_TO_AST] OR1200_OR32_MTSPR is redefined, overwritting its value",
            "or1200.v:1838:1 [PARSE_TO_AST] OR1200_OR32_MACMSB is redefined, overwritting its value",
            "or1200.v:1840:1 [PARSE_TO_AST] OR1200_OR32_SW is redefined, overwritting its value",
            "or1200.v:1841:1 [PARSE_TO_AST] OR1200_OR32_SB is redefined, overwritting its value",
            "or1200.v:1842:1 [PARSE_TO_AST] OR1200_OR32_SH is redefined, overwritting its value",
            "or1200.v:1843:1 [PARSE_TO_AST] OR1200_OR32_ALU is redefined, overwritting its value",
            "or1200.v:1844:1 [PARSE_TO_AST] OR1200_OR32_SFXX is redefined, overwritting its value"
        ],
        "max_rss(MiB)": 41,
        "exec_time(ms)": 407.1,
        "synthesis_time(ms)": 395.7,
        "Latch Drivers": 1,
        "Pi": 385,
        "Po": 394,
        "logic element": 9664,
        "latch": 738,
        "Adder": 534,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1605,
        "Average Path": 5,
        "Estimated LUTs": 13188,
        "Total Node": 11002
    },
    "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "raygentop.v",
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 288.4,
        "synthesis_time(ms)": 276.9,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 5598,
        "latch": 1423,
        "Adder": 580,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 127,
        "Average Path": 4,
        "Estimated LUTs": 9715,
        "Total Node": 7641
    },
    "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sha.v",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 802.7,
        "synthesis_time(ms)": 791.6,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4027,
        "latch": 911,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 1847,
        "Average Path": 4,
        "Estimated LUTs": 50528,
        "Total Node": 5248
    },
    "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "single_ff.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 11.6,
        "synthesis_time(ms)": 0.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "single_wire.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 11.8,
        "synthesis_time(ms)": 0.5,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spree.v",
        "max_rss(MiB)": 21.4,
        "exec_time(ms)": 166.3,
        "synthesis_time(ms)": 154.8,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 3339,
        "latch": 323,
        "Adder": 64,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 762,
        "Average Path": 3,
        "Estimated LUTs": 4994,
        "Total Node": 3856
    },
    "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision0.v",
        "max_rss(MiB)": 121.3,
        "exec_time(ms)": 1424.7,
        "synthesis_time(ms)": 1413.3,
        "Latch Drivers": 1,
        "Pi": 156,
        "Po": 197,
        "logic element": 13958,
        "latch": 13438,
        "Adder": 2920,
        "generic logic size": 4,
        "Longest Path": 187,
        "Average Path": 5,
        "Estimated LUTs": 20186,
        "Total Node": 30317
    },
    "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision1.v",
        "max_rss(MiB)": 103.6,
        "exec_time(ms)": 1352.4,
        "synthesis_time(ms)": 1341,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 13667,
        "latch": 11789,
        "Adder": 2388,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 210,
        "Average Path": 4,
        "Estimated LUTs": 20599,
        "Total Node": 27997
    },
    "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision2.v",
        "max_rss(MiB)": 143,
        "exec_time(ms)": 1574.6,
        "synthesis_time(ms)": 1563.2,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 11918,
        "latch": 18416,
        "Adder": 14347,
        "Multiplier": 540,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 4,
        "Estimated LUTs": 14307,
        "Total Node": 45222
    },
    "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision3.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 42.3,
        "synthesis_time(ms)": 31,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1226,
        "latch": 102,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 63,
        "Average Path": 5,
        "Estimated LUTs": 2053,
        "Total Node": 1358
    },
    "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "tpu.16x16.int8.v",
        "warnings": [
            "tpu.16x16.int8.v:2298:7 [AST] Odin does not handle signed REG (counter)"
        ],
        "max_rss(MiB)": 257.8,
        "exec_time(ms)": 5600.9,
        "synthesis_time(ms)": 5589.4,
        "Latch Drivers": 1,
        "Pi": 354,
        "Po": 289,
        "logic element": 59049,
        "latch": 22362,
        "Adder": 4988,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1596,
        "Average Path": 4,
        "Estimated LUTs": 70497,
        "Total Node": 86944
    },
    "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "tpu.32x32.int8.v",
        "warnings": [
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[0] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[1] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[2] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[3] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[4] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[5] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[6] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:1569:18 [NETLIST] This module port u_systolic_data_setup.final_mat_mul_size[7] is unused in module systolic_data_setup",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[0] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[1] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[2] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[3] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[4] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[5] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[6] is unused in module output_logic",
            "tpu.32x32.int8.v:2881:18 [NETLIST] This module port u_output_logic.final_mat_mul_size[7] is unused in module output_logic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[0] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[1] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[2] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[3] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[4] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[5] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[6] is unused in module matmul_32x32_systolic",
            "tpu.32x32.int8.v:15361:1 [NETLIST] This module port u_matmul.final_mat_mul_size[7] is unused in module matmul_32x32_systolic"
        ],
        "max_rss(MiB)": 866.7,
        "exec_time(ms)": 37529.6,
        "synthesis_time(ms)": 37518.1,
        "Latch Drivers": 1,
        "Pi": 642,
        "Po": 545,
        "logic element": 190121,
        "latch": 85146,
        "Adder": 18297,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 3164,
        "Average Path": 4,
        "Estimated LUTs": 209209,
        "Total Node": 295165
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
