Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 15:54:35 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.872        0.000                      0                  277        0.144        0.000                      0                  277        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.872        0.000                      0                  277        0.144        0.000                      0                  277        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.977ns (38.953%)  route 3.098ns (61.047%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          1.055     5.745    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.303     6.048 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.977ns (40.257%)  route 2.934ns (59.743%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.891     5.581    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.303     5.884 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.884    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.977ns (41.421%)  route 2.796ns (58.579%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.753     5.443    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y67         LUT4 (Prop_lut4_I2_O)        0.303     5.746 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.746    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.977ns (41.447%)  route 2.793ns (58.553%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.750     5.440    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y67         LUT4 (Prop_lut4_I2_O)        0.303     5.743 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.743    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.977ns (41.023%)  route 2.842ns (58.977%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.799     5.489    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.303     5.792 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     5.792    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[13]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.977ns (41.117%)  route 2.831ns (58.883%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.788     5.478    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.303     5.781 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     5.781    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.977ns (42.235%)  route 2.704ns (57.765%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.661     5.351    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y67         LUT4 (Prop_lut4_I2_O)        0.303     5.654 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.654    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.977ns (42.244%)  route 2.703ns (57.756%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.660     5.350    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y67         LUT4 (Prop_lut4_I2_O)        0.303     5.653 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.653    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.977ns (42.321%)  route 2.694ns (57.679%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.651     5.341    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.303     5.644 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.644    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.977ns (42.330%)  route 2.693ns (57.670%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=67, routed)          2.043     3.472    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.596    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_i_8_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.356    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=16, routed)          0.650     5.340    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/p_0_in
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.303     5.643 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.643    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/ap_clk
    SLICE_X29Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[17]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/Q[17]
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/ap_clk
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/ap_clk
    SLICE_X29Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[7]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/Q[7]
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/ap_clk
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/ap_clk
    SLICE_X29Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[12]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/Q[12]
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/ap_clk
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/ap_clk
    SLICE_X29Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[4]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/Q[4]
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/ap_clk
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/ap_clk
    SLICE_X29Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[6]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/Q[6]
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/ap_clk
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/ap_clk
    SLICE_X29Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/divisor0_reg[5]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/Q[5]
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/ap_clk
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/urem_1ns_18ns_18_5_seq_1_U2/fn1_urem_1ns_18ns_18_5_seq_1_div_U/fn1_urem_1ns_18ns_18_5_seq_1_div_u_0/divisor0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/ap_clk
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.113     0.664    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[15]_0[5]
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/ap_clk
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/dividend0_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[15]_0[7]
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/quot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/ap_clk
    SLICE_X27Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/quot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/quot_reg[6]/Q
                         net (fo=1, routed)           0.114     0.665    bd_0_i/hls_inst/inst/quot[6]
    SLICE_X28Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/quot_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.670%)  route 0.117ns (45.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/ap_clk
    SLICE_X27Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/quot_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U1/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/quot_reg[7]/Q
                         net (fo=1, routed)           0.117     0.668    bd_0_i/hls_inst/inst/quot[7]
    SLICE_X28Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=207, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/sdiv_ln21_reg_153_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C



