

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s'
================================================================
* Date:           Wed Feb 21 03:47:14 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.797 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     24|        -|        -|     -|
|Expression           |        -|      -|        0|      480|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       69|     -|
|Register             |        -|      -|      245|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     24|      245|      549|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-----------------------------------+-----------+
    |                Instance                |               Module              | Expression|
    +----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_18s_10ns_28_1_1_U225  |myproject_mul_mul_18s_10ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_10s_28_1_1_U206   |myproject_mul_mul_18s_10s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_11ns_28_1_1_U209  |myproject_mul_mul_18s_11ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_11ns_28_1_1_U213  |myproject_mul_mul_18s_11ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_11ns_28_1_1_U223  |myproject_mul_mul_18s_11ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_11s_28_1_1_U210   |myproject_mul_mul_18s_11s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_11s_28_1_1_U212   |myproject_mul_mul_18s_11s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_11s_28_1_1_U219   |myproject_mul_mul_18s_11s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_11s_28_1_1_U224   |myproject_mul_mul_18s_11s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_11s_28_1_1_U229   |myproject_mul_mul_18s_11s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_12ns_28_1_1_U214  |myproject_mul_mul_18s_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_12ns_28_1_1_U215  |myproject_mul_mul_18s_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_12ns_28_1_1_U218  |myproject_mul_mul_18s_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_12ns_28_1_1_U222  |myproject_mul_mul_18s_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_12ns_28_1_1_U226  |myproject_mul_mul_18s_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_12ns_28_1_1_U227  |myproject_mul_mul_18s_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_12s_28_1_1_U211   |myproject_mul_mul_18s_12s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_12s_28_1_1_U217   |myproject_mul_mul_18s_12s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_12s_28_1_1_U220   |myproject_mul_mul_18s_12s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_13ns_28_1_1_U208  |myproject_mul_mul_18s_13ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_13ns_28_1_1_U216  |myproject_mul_mul_18s_13ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_13s_28_1_1_U228   |myproject_mul_mul_18s_13s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_9ns_27_1_1_U221   |myproject_mul_mul_18s_9ns_27_1_1   |  i0 * i1  |
    |myproject_mul_mul_18s_9s_27_1_1_U207    |myproject_mul_mul_18s_9s_27_1_1    |  i0 * i1  |
    +----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1118_fu_216_p2    |     +    |      0|  0|  28|          28|          28|
    |add_ln703_10_fu_256_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_11_fu_439_p2  |     +    |      0|  0|  18|          18|          10|
    |add_ln703_12_fu_445_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_13_fu_451_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_14_fu_289_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_15_fu_295_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_16_fu_474_p2  |     +    |      0|  0|  18|          18|           8|
    |add_ln703_17_fu_480_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_18_fu_486_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_19_fu_328_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_20_fu_334_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_21_fu_509_p2  |     +    |      0|  0|  18|          18|           9|
    |add_ln703_22_fu_515_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_23_fu_521_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_24_fu_376_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_25_fu_382_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_26_fu_538_p2  |     +    |      0|  0|  18|          18|           9|
    |add_ln703_27_fu_544_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_28_fu_550_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_5_fu_186_p2   |     +    |      0|  0|  18|          18|          18|
    |add_ln703_6_fu_404_p2   |     +    |      0|  0|  18|          18|           8|
    |add_ln703_7_fu_410_p2   |     +    |      0|  0|  18|          18|          18|
    |add_ln703_8_fu_416_p2   |     +    |      0|  0|  18|          18|          18|
    |add_ln703_9_fu_250_p2   |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_180_p2     |     +    |      0|  0|  18|          18|          18|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 480|         479|         433|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  15|          3|    1|          3|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   18|         36|
    |ap_return_1  |   9|          2|   18|         36|
    |ap_return_2  |   9|          2|   18|         36|
    |ap_return_3  |   9|          2|   18|         36|
    |ap_return_4  |   9|          2|   18|         36|
    +-------------+----+-----------+-----+-----------+
    |Total        |  69|         15|   92|        185|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln703_10_reg_767    |  18|   0|   18|          0|
    |add_ln703_15_reg_772    |  18|   0|   18|          0|
    |add_ln703_20_reg_777    |  18|   0|   18|          0|
    |add_ln703_25_reg_787    |  18|   0|   18|          0|
    |add_ln703_5_reg_762     |  18|   0|   18|          0|
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ap_return_0_preg        |  18|   0|   18|          0|
    |ap_return_1_preg        |  18|   0|   18|          0|
    |ap_return_2_preg        |  18|   0|   18|          0|
    |ap_return_3_preg        |  18|   0|   18|          0|
    |ap_return_4_preg        |  18|   0|   18|          0|
    |sext_ln1118_14_reg_755  |  28|   0|   28|          0|
    |trunc_ln708_22_reg_782  |  17|   0|   17|          0|
    |trunc_ln708_s_reg_750   |  17|   0|   17|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 245|   0|  245|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_return_0    | out |   18| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_return_1    | out |   18| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_return_2    | out |   18| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_return_3    | out |   18| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|ap_return_4    | out |   18| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3> | return value |
|data_0_V_read  |  in |   18|   ap_none  |                                data_0_V_read                                |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                                data_1_V_read                                |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                                data_2_V_read                                |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                                data_3_V_read                                |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                                data_4_V_read                                |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

