verilog work "signal_gen.v"
verilog work "pixel_gen.v"
verilog work "topVGA.v"
verilog work "testVGA.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
