package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for LLBtorque2 kernel
var LLBtorque2_code cu.Function

// Stores the arguments for LLBtorque2 kernel invocation
type LLBtorque2_args_t struct {
	arg_tx         unsafe.Pointer
	arg_ty         unsafe.Pointer
	arg_tz         unsafe.Pointer
	arg_mx         unsafe.Pointer
	arg_my         unsafe.Pointer
	arg_mz         unsafe.Pointer
	arg_hx         unsafe.Pointer
	arg_hy         unsafe.Pointer
	arg_hz         unsafe.Pointer
	arg_alpha_     unsafe.Pointer
	arg_alpha_mul  float32
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_Msat_      unsafe.Pointer
	arg_Msat_mul   float32
	arg_hth1x      unsafe.Pointer
	arg_hth1y      unsafe.Pointer
	arg_hth1z      unsafe.Pointer
	arg_hth2x      unsafe.Pointer
	arg_hth2y      unsafe.Pointer
	arg_hth2z      unsafe.Pointer
	arg_temp_      unsafe.Pointer
	arg_temp_mul   float32
	arg_N          int
	argptr         [24]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for LLBtorque2 kernel invocation
var LLBtorque2_args LLBtorque2_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	LLBtorque2_args.argptr[0] = unsafe.Pointer(&LLBtorque2_args.arg_tx)
	LLBtorque2_args.argptr[1] = unsafe.Pointer(&LLBtorque2_args.arg_ty)
	LLBtorque2_args.argptr[2] = unsafe.Pointer(&LLBtorque2_args.arg_tz)
	LLBtorque2_args.argptr[3] = unsafe.Pointer(&LLBtorque2_args.arg_mx)
	LLBtorque2_args.argptr[4] = unsafe.Pointer(&LLBtorque2_args.arg_my)
	LLBtorque2_args.argptr[5] = unsafe.Pointer(&LLBtorque2_args.arg_mz)
	LLBtorque2_args.argptr[6] = unsafe.Pointer(&LLBtorque2_args.arg_hx)
	LLBtorque2_args.argptr[7] = unsafe.Pointer(&LLBtorque2_args.arg_hy)
	LLBtorque2_args.argptr[8] = unsafe.Pointer(&LLBtorque2_args.arg_hz)
	LLBtorque2_args.argptr[9] = unsafe.Pointer(&LLBtorque2_args.arg_alpha_)
	LLBtorque2_args.argptr[10] = unsafe.Pointer(&LLBtorque2_args.arg_alpha_mul)
	LLBtorque2_args.argptr[11] = unsafe.Pointer(&LLBtorque2_args.arg_TCurie_)
	LLBtorque2_args.argptr[12] = unsafe.Pointer(&LLBtorque2_args.arg_TCurie_mul)
	LLBtorque2_args.argptr[13] = unsafe.Pointer(&LLBtorque2_args.arg_Msat_)
	LLBtorque2_args.argptr[14] = unsafe.Pointer(&LLBtorque2_args.arg_Msat_mul)
	LLBtorque2_args.argptr[15] = unsafe.Pointer(&LLBtorque2_args.arg_hth1x)
	LLBtorque2_args.argptr[16] = unsafe.Pointer(&LLBtorque2_args.arg_hth1y)
	LLBtorque2_args.argptr[17] = unsafe.Pointer(&LLBtorque2_args.arg_hth1z)
	LLBtorque2_args.argptr[18] = unsafe.Pointer(&LLBtorque2_args.arg_hth2x)
	LLBtorque2_args.argptr[19] = unsafe.Pointer(&LLBtorque2_args.arg_hth2y)
	LLBtorque2_args.argptr[20] = unsafe.Pointer(&LLBtorque2_args.arg_hth2z)
	LLBtorque2_args.argptr[21] = unsafe.Pointer(&LLBtorque2_args.arg_temp_)
	LLBtorque2_args.argptr[22] = unsafe.Pointer(&LLBtorque2_args.arg_temp_mul)
	LLBtorque2_args.argptr[23] = unsafe.Pointer(&LLBtorque2_args.arg_N)
}

// Wrapper for LLBtorque2 CUDA kernel, asynchronous.
func k_LLBtorque2_async(tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, hx unsafe.Pointer, hy unsafe.Pointer, hz unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, hth1x unsafe.Pointer, hth1y unsafe.Pointer, hth1z unsafe.Pointer, hth2x unsafe.Pointer, hth2y unsafe.Pointer, hth2z unsafe.Pointer, temp_ unsafe.Pointer, temp_mul float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("LLBtorque2")
	}

	LLBtorque2_args.Lock()
	defer LLBtorque2_args.Unlock()

	if LLBtorque2_code == 0 {
		LLBtorque2_code = fatbinLoad(LLBtorque2_map, "LLBtorque2")
	}

	LLBtorque2_args.arg_tx = tx
	LLBtorque2_args.arg_ty = ty
	LLBtorque2_args.arg_tz = tz
	LLBtorque2_args.arg_mx = mx
	LLBtorque2_args.arg_my = my
	LLBtorque2_args.arg_mz = mz
	LLBtorque2_args.arg_hx = hx
	LLBtorque2_args.arg_hy = hy
	LLBtorque2_args.arg_hz = hz
	LLBtorque2_args.arg_alpha_ = alpha_
	LLBtorque2_args.arg_alpha_mul = alpha_mul
	LLBtorque2_args.arg_TCurie_ = TCurie_
	LLBtorque2_args.arg_TCurie_mul = TCurie_mul
	LLBtorque2_args.arg_Msat_ = Msat_
	LLBtorque2_args.arg_Msat_mul = Msat_mul
	LLBtorque2_args.arg_hth1x = hth1x
	LLBtorque2_args.arg_hth1y = hth1y
	LLBtorque2_args.arg_hth1z = hth1z
	LLBtorque2_args.arg_hth2x = hth2x
	LLBtorque2_args.arg_hth2y = hth2y
	LLBtorque2_args.arg_hth2z = hth2z
	LLBtorque2_args.arg_temp_ = temp_
	LLBtorque2_args.arg_temp_mul = temp_mul
	LLBtorque2_args.arg_N = N

	args := LLBtorque2_args.argptr[:]
	cu.LaunchKernel(LLBtorque2_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("LLBtorque2")
	}
}

// maps compute capability on PTX code for LLBtorque2 kernel.
var LLBtorque2_map = map[int]string{0: "",
	70: LLBtorque2_ptx_70}

// LLBtorque2 PTX code for various compute capabilities.
const (
	LLBtorque2_ptx_70 = `
.version 7.2
.target sm_70
.address_size 64

	// .globl	LLBtorque2

.visible .entry LLBtorque2(
	.param .u64 LLBtorque2_param_0,
	.param .u64 LLBtorque2_param_1,
	.param .u64 LLBtorque2_param_2,
	.param .u64 LLBtorque2_param_3,
	.param .u64 LLBtorque2_param_4,
	.param .u64 LLBtorque2_param_5,
	.param .u64 LLBtorque2_param_6,
	.param .u64 LLBtorque2_param_7,
	.param .u64 LLBtorque2_param_8,
	.param .u64 LLBtorque2_param_9,
	.param .f32 LLBtorque2_param_10,
	.param .u64 LLBtorque2_param_11,
	.param .f32 LLBtorque2_param_12,
	.param .u64 LLBtorque2_param_13,
	.param .f32 LLBtorque2_param_14,
	.param .u64 LLBtorque2_param_15,
	.param .u64 LLBtorque2_param_16,
	.param .u64 LLBtorque2_param_17,
	.param .u64 LLBtorque2_param_18,
	.param .u64 LLBtorque2_param_19,
	.param .u64 LLBtorque2_param_20,
	.param .u64 LLBtorque2_param_21,
	.param .f32 LLBtorque2_param_22,
	.param .u32 LLBtorque2_param_23
)
{
	.reg .pred 	%p<50>;
	.reg .f32 	%f<426>;
	.reg .b32 	%r<49>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd4, [LLBtorque2_param_3];
	ld.param.u64 	%rd5, [LLBtorque2_param_4];
	ld.param.u64 	%rd6, [LLBtorque2_param_5];
	ld.param.u64 	%rd7, [LLBtorque2_param_6];
	ld.param.u64 	%rd8, [LLBtorque2_param_7];
	ld.param.u64 	%rd9, [LLBtorque2_param_8];
	ld.param.u64 	%rd10, [LLBtorque2_param_9];
	ld.param.f32 	%f408, [LLBtorque2_param_10];
	ld.param.u64 	%rd11, [LLBtorque2_param_11];
	ld.param.f32 	%f409, [LLBtorque2_param_12];
	ld.param.u64 	%rd12, [LLBtorque2_param_15];
	ld.param.u64 	%rd13, [LLBtorque2_param_16];
	ld.param.u64 	%rd14, [LLBtorque2_param_17];
	ld.param.u64 	%rd15, [LLBtorque2_param_18];
	ld.param.u64 	%rd16, [LLBtorque2_param_19];
	ld.param.u64 	%rd17, [LLBtorque2_param_20];
	ld.param.u64 	%rd18, [LLBtorque2_param_21];
	ld.param.f32 	%f410, [LLBtorque2_param_22];
	ld.param.u32 	%r2, [LLBtorque2_param_23];
	mov.u32 	%r3, %nctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r4, %r3, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p3, %r1, %r2;
	@%p3 bra 	LBB0_37;

	cvta.to.global.u64 	%rd19, %rd4;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.nc.f32 	%f1, [%rd21];
	cvta.to.global.u64 	%rd22, %rd5;
	add.s64 	%rd23, %rd22, %rd20;
	ld.global.nc.f32 	%f2, [%rd23];
	cvta.to.global.u64 	%rd24, %rd6;
	add.s64 	%rd25, %rd24, %rd20;
	ld.global.nc.f32 	%f3, [%rd25];
	cvta.to.global.u64 	%rd26, %rd7;
	add.s64 	%rd27, %rd26, %rd20;
	ld.global.nc.f32 	%f4, [%rd27];
	cvta.to.global.u64 	%rd28, %rd8;
	add.s64 	%rd29, %rd28, %rd20;
	ld.global.nc.f32 	%f5, [%rd29];
	cvta.to.global.u64 	%rd30, %rd9;
	add.s64 	%rd31, %rd30, %rd20;
	ld.global.nc.f32 	%f6, [%rd31];
	setp.eq.s64 	%p4, %rd10, 0;
	@%p4 bra 	LBB0_3;

	cvta.to.global.u64 	%rd32, %rd10;
	add.s64 	%rd34, %rd32, %rd20;
	ld.global.nc.f32 	%f73, [%rd34];
	mul.f32 	%f408, %f73, %f408;

LBB0_3:
	setp.eq.s64 	%p5, %rd11, 0;
	@%p5 bra 	LBB0_5;

	cvta.to.global.u64 	%rd35, %rd11;
	add.s64 	%rd37, %rd35, %rd20;
	ld.global.nc.f32 	%f74, [%rd37];
	mul.f32 	%f409, %f74, %f409;

LBB0_5:
	setp.eq.s64 	%p6, %rd18, 0;
	@%p6 bra 	LBB0_7;

	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd40, %rd38, %rd20;
	ld.global.nc.f32 	%f75, [%rd40];
	mul.f32 	%f410, %f75, %f410;

LBB0_7:
	setp.eq.f32 	%p7, %f410, 0f00000000;
	selp.f32 	%f76, 0f38D1B717, %f410, %p7;
	cvt.f64.f32 	%fd1, %f76;
	cvt.f64.f32 	%fd2, %f409;
	add.f64 	%fd3, %fd2, %fd2;
	setp.lt.f64 	%p8, %fd3, %fd1;
	add.f32 	%f77, %f409, %f409;
	selp.f32 	%f78, %f77, %f76, %p8;
	setp.eq.f32 	%p9, %f78, %f409;
	add.f64 	%fd4, %fd2, 0dBF847AE147AE147B;
	cvt.rn.f32.f64 	%f79, %fd4;
	selp.f32 	%f13, %f79, %f78, %p9;
	mul.f32 	%f80, %f2, %f2;
	fma.rn.f32 	%f81, %f1, %f1, %f80;
	fma.rn.f32 	%f14, %f3, %f3, %f81;
	mul.f32 	%f423, %f1, 0f00000000;
	mul.f32 	%f424, %f2, 0f00000000;
	mul.f32 	%f425, %f3, 0f00000000;
	setp.eq.f32 	%p10, %f14, 0f00000000;
	setp.eq.f32 	%p11, %f409, 0f00000000;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	LBB0_36;

	cvta.to.global.u64 	%rd41, %rd12;
	add.s64 	%rd43, %rd41, %rd20;
	ld.global.nc.f32 	%f18, [%rd43];
	cvta.to.global.u64 	%rd44, %rd13;
	add.s64 	%rd45, %rd44, %rd20;
	ld.global.nc.f32 	%f19, [%rd45];
	cvta.to.global.u64 	%rd46, %rd14;
	add.s64 	%rd47, %rd46, %rd20;
	ld.global.nc.f32 	%f20, [%rd47];
	cvta.to.global.u64 	%rd48, %rd15;
	add.s64 	%rd49, %rd48, %rd20;
	ld.global.nc.f32 	%f21, [%rd49];
	cvta.to.global.u64 	%rd50, %rd16;
	add.s64 	%rd51, %rd50, %rd20;
	ld.global.nc.f32 	%f22, [%rd51];
	cvta.to.global.u64 	%rd52, %rd17;
	add.s64 	%rd53, %rd52, %rd20;
	ld.global.nc.f32 	%f23, [%rd53];
	add.f32 	%f82, %f408, %f408;
	mul.f32 	%f83, %f82, %f13;
	mul.f32 	%f24, %f409, 0f40400000;
	div.rn.f32 	%f25, %f83, %f24;
	setp.gtu.f32 	%p13, %f13, %f409;
	@%p13 bra 	LBB0_34;
	bra.uni 	LBB0_9;

LBB0_34:
	sub.f32 	%f300, %f13, %f409;
	mov.f32 	%f301, 0f347DE56D;
	div.rn.f32 	%f302, %f301, %f300;
	cvt.f64.f32 	%fd7, %f302;
	setp.gt.f64 	%p48, %fd7, 0d3F1A36E2EB1C432D;
	selp.f32 	%f421, 0f38D1B717, %f302, %p48;
	div.rn.f32 	%f303, %f409, %f300;
	mul.f32 	%f304, %f14, 0f3F19999A;
	fma.rn.f32 	%f418, %f304, %f303, 0f3F800000;
	mov.f32 	%f420, 0fBF800000;
	mov.f32 	%f419, 0fD03A43B7;
	mov.f32 	%f417, %f25;
	mov.f32 	%f422, %f421;
	bra.uni 	LBB0_35;

LBB0_9:
	div.rn.f32 	%f26, %f13, %f409;
	mov.f32 	%f88, 0f405F5C29;
	abs.f32 	%f28, %f26;
	setp.lt.f32 	%p14, %f28, 0f00800000;
	mul.f32 	%f90, %f28, 0f4B800000;
	selp.f32 	%f91, %f90, %f28, %p14;
	selp.f32 	%f92, 0fC3170000, 0fC2FE0000, %p14;
	mov.b32 	%r9, %f91;
	and.b32  	%r10, %r9, 8388607;
	or.b32  	%r11, %r10, 1065353216;
	mov.b32 	%f93, %r11;
	shr.u32 	%r12, %r9, 23;
	cvt.rn.f32.u32 	%f94, %r12;
	add.f32 	%f95, %f92, %f94;
	setp.gt.f32 	%p15, %f93, 0f3FB504F3;
	mul.f32 	%f96, %f93, 0f3F000000;
	add.f32 	%f97, %f95, 0f3F800000;
	selp.f32 	%f98, %f97, %f95, %p15;
	selp.f32 	%f99, %f96, %f93, %p15;
	add.f32 	%f100, %f99, 0fBF800000;
	add.f32 	%f101, %f99, 0f3F800000;
	rcp.approx.ftz.f32 	%f102, %f101;
	add.f32 	%f103, %f100, %f100;
	mul.f32 	%f104, %f103, %f102;
	mul.f32 	%f105, %f104, %f104;
	mov.f32 	%f106, 0f3C4CAF63;
	mov.f32 	%f107, 0f3B18F0FE;
	fma.rn.f32 	%f108, %f107, %f105, %f106;
	mov.f32 	%f109, 0f3DAAAABD;
	fma.rn.f32 	%f110, %f108, %f105, %f109;
	mul.rn.f32 	%f111, %f110, %f105;
	mul.rn.f32 	%f112, %f111, %f104;
	sub.f32 	%f113, %f100, %f104;
	add.f32 	%f114, %f113, %f113;
	neg.f32 	%f115, %f104;
	fma.rn.f32 	%f116, %f115, %f100, %f114;
	mul.rn.f32 	%f117, %f102, %f116;
	add.f32 	%f118, %f112, %f104;
	sub.f32 	%f119, %f104, %f118;
	add.f32 	%f120, %f112, %f119;
	add.f32 	%f121, %f117, %f120;
	add.f32 	%f122, %f118, %f121;
	sub.f32 	%f123, %f118, %f122;
	add.f32 	%f124, %f121, %f123;
	mov.f32 	%f125, 0f3F317200;
	mul.rn.f32 	%f126, %f98, %f125;
	mov.f32 	%f127, 0f35BFBE8E;
	mul.rn.f32 	%f128, %f98, %f127;
	add.f32 	%f129, %f126, %f122;
	sub.f32 	%f130, %f126, %f129;
	add.f32 	%f131, %f122, %f130;
	add.f32 	%f132, %f124, %f131;
	add.f32 	%f133, %f128, %f132;
	add.f32 	%f134, %f129, %f133;
	sub.f32 	%f135, %f129, %f134;
	add.f32 	%f136, %f133, %f135;
	mul.rn.f32 	%f137, %f88, %f134;
	neg.f32 	%f138, %f137;
	fma.rn.f32 	%f139, %f88, %f134, %f138;
	fma.rn.f32 	%f140, %f88, %f136, %f139;
	mov.f32 	%f141, 0f00000000;
	fma.rn.f32 	%f142, %f141, %f134, %f140;
	add.rn.f32 	%f143, %f137, %f142;
	neg.f32 	%f144, %f143;
	add.rn.f32 	%f145, %f137, %f144;
	add.rn.f32 	%f146, %f145, %f142;
	mov.b32 	%r13, %f143;
	setp.eq.s32 	%p16, %r13, 1118925336;
	add.s32 	%r14, %r13, -1;
	mov.b32 	%f147, %r14;
	add.f32 	%f148, %f146, 0f37000000;
	selp.f32 	%f29, %f148, %f146, %p16;
	selp.f32 	%f149, %f147, %f143, %p16;
	mov.f32 	%f150, 0f3FB8AA3B;
	mul.rn.f32 	%f151, %f149, %f150;
	cvt.rzi.f32.f32 	%f152, %f151;
	abs.f32 	%f153, %f152;
	setp.gt.f32 	%p17, %f153, 0f42FC0000;
	mov.b32 	%r15, %f152;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r16, 1123811328;
	mov.b32 	%f154, %r17;
	selp.f32 	%f155, %f154, %f152, %p17;
	mov.f32 	%f156, 0fBF317218;
	fma.rn.f32 	%f157, %f155, %f156, %f149;
	mov.f32 	%f158, 0f3102E308;
	fma.rn.f32 	%f159, %f155, %f158, %f157;
	mul.f32 	%f160, %f159, 0f3FB8AA3B;
	add.f32 	%f161, %f155, 0f4B40007F;
	mov.b32 	%r18, %f161;
	shl.b32 	%r19, %r18, 23;
	mov.b32 	%f162, %r19;
	ex2.approx.ftz.f32 	%f163, %f160;
	mul.f32 	%f30, %f163, %f162;
	setp.eq.f32 	%p18, %f30, 0f7F800000;
	mov.f32 	%f411, 0f7F800000;
	@%p18 bra 	LBB0_11;

	fma.rn.f32 	%f411, %f30, %f29, %f30;

LBB0_11:
	mov.f32 	%f404, 0f3FDF5C29;
	cvt.rzi.f32.f32 	%f403, %f404;
	add.f32 	%f402, %f403, %f403;
	mov.f32 	%f401, 0f405F5C29;
	sub.f32 	%f400, %f401, %f402;
	abs.f32 	%f399, %f400;
	setp.lt.f32 	%p19, %f26, 0f00000000;
	setp.eq.f32 	%p20, %f399, 0f3F800000;
	and.pred  	%p1, %p19, %p20;
	setp.eq.f32 	%p21, %f26, 0f00000000;
	@%p21 bra 	LBB0_15;
	bra.uni 	LBB0_12;

LBB0_15:
	add.f32 	%f168, %f26, %f26;
	selp.f32 	%f413, %f168, 0f00000000, %p20;
	bra.uni 	LBB0_16;

LBB0_12:
	mov.b32 	%r20, %f411;
	xor.b32  	%r21, %r20, -2147483648;
	mov.b32 	%f164, %r21;
	selp.f32 	%f413, %f164, %f411, %p1;
	setp.geu.f32 	%p22, %f26, 0f00000000;
	@%p22 bra 	LBB0_16;

	mov.f32 	%f387, 0f405F5C29;
	cvt.rzi.f32.f32 	%f166, %f387;
	setp.eq.f32 	%p23, %f166, 0f405F5C29;
	@%p23 bra 	LBB0_16;

	mov.f32 	%f413, 0f7FFFFFFF;

LBB0_16:
	abs.f32 	%f405, %f26;
	add.f32 	%f169, %f405, 0f405F5C29;
	mov.b32 	%r22, %f169;
	setp.lt.s32 	%p25, %r22, 2139095040;
	@%p25 bra 	LBB0_21;

	abs.f32 	%f406, %f26;
	setp.gtu.f32 	%p26, %f406, 0f7F800000;
	@%p26 bra 	LBB0_20;
	bra.uni 	LBB0_18;

LBB0_20:
	add.f32 	%f413, %f26, 0f405F5C29;
	bra.uni 	LBB0_21;

LBB0_18:
	abs.f32 	%f407, %f26;
	setp.neu.f32 	%p27, %f407, 0f7F800000;
	@%p27 bra 	LBB0_21;

	selp.f32 	%f413, 0fFF800000, 0f7F800000, %p1;

LBB0_21:
	mov.f32 	%f382, 0f3102E308;
	mov.f32 	%f381, 0fBF317218;
	mov.f32 	%f380, 0f3FB8AA3B;
	mov.f32 	%f379, 0f00000000;
	mov.f32 	%f378, 0f35BFBE8E;
	mov.f32 	%f377, 0f3F317200;
	mov.f32 	%f376, 0f3DAAAABD;
	mov.f32 	%f375, 0f3C4CAF63;
	mov.f32 	%f374, 0f3B18F0FE;
	mov.f32 	%f171, 0f3F800000;
	sub.f32 	%f172, %f171, %f413;
	setp.eq.f32 	%p28, %f26, 0f3F800000;
	selp.f32 	%f39, 0f00000000, %f172, %p28;
	mov.f32 	%f177, 0f3F0A3D71;
	abs.f32 	%f41, %f39;
	setp.lt.f32 	%p29, %f41, 0f00800000;
	mul.f32 	%f179, %f41, 0f4B800000;
	selp.f32 	%f180, %f179, %f41, %p29;
	selp.f32 	%f181, 0fC3170000, 0fC2FE0000, %p29;
	mov.b32 	%r23, %f180;
	and.b32  	%r24, %r23, 8388607;
	or.b32  	%r25, %r24, 1065353216;
	mov.b32 	%f182, %r25;
	shr.u32 	%r26, %r23, 23;
	cvt.rn.f32.u32 	%f183, %r26;
	add.f32 	%f184, %f181, %f183;
	setp.gt.f32 	%p30, %f182, 0f3FB504F3;
	mul.f32 	%f185, %f182, 0f3F000000;
	add.f32 	%f186, %f184, 0f3F800000;
	selp.f32 	%f187, %f186, %f184, %p30;
	selp.f32 	%f188, %f185, %f182, %p30;
	add.f32 	%f189, %f188, 0fBF800000;
	add.f32 	%f190, %f188, 0f3F800000;
	rcp.approx.ftz.f32 	%f191, %f190;
	add.f32 	%f192, %f189, %f189;
	mul.f32 	%f193, %f192, %f191;
	mul.f32 	%f194, %f193, %f193;
	fma.rn.f32 	%f197, %f374, %f194, %f375;
	fma.rn.f32 	%f199, %f197, %f194, %f376;
	mul.rn.f32 	%f200, %f199, %f194;
	mul.rn.f32 	%f201, %f200, %f193;
	sub.f32 	%f202, %f189, %f193;
	add.f32 	%f203, %f202, %f202;
	neg.f32 	%f204, %f193;
	fma.rn.f32 	%f205, %f204, %f189, %f203;
	mul.rn.f32 	%f206, %f191, %f205;
	add.f32 	%f207, %f201, %f193;
	sub.f32 	%f208, %f193, %f207;
	add.f32 	%f209, %f201, %f208;
	add.f32 	%f210, %f206, %f209;
	add.f32 	%f211, %f207, %f210;
	sub.f32 	%f212, %f207, %f211;
	add.f32 	%f213, %f210, %f212;
	mul.rn.f32 	%f215, %f187, %f377;
	mul.rn.f32 	%f217, %f187, %f378;
	add.f32 	%f218, %f215, %f211;
	sub.f32 	%f219, %f215, %f218;
	add.f32 	%f220, %f211, %f219;
	add.f32 	%f221, %f213, %f220;
	add.f32 	%f222, %f217, %f221;
	add.f32 	%f223, %f218, %f222;
	sub.f32 	%f224, %f218, %f223;
	add.f32 	%f225, %f222, %f224;
	mul.rn.f32 	%f226, %f177, %f223;
	neg.f32 	%f227, %f226;
	fma.rn.f32 	%f228, %f177, %f223, %f227;
	fma.rn.f32 	%f229, %f177, %f225, %f228;
	fma.rn.f32 	%f230, %f379, %f223, %f229;
	add.rn.f32 	%f231, %f226, %f230;
	neg.f32 	%f232, %f231;
	add.rn.f32 	%f233, %f226, %f232;
	add.rn.f32 	%f234, %f233, %f230;
	mov.b32 	%r27, %f231;
	setp.eq.s32 	%p31, %r27, 1118925336;
	add.s32 	%r28, %r27, -1;
	mov.b32 	%f235, %r28;
	add.f32 	%f236, %f234, 0f37000000;
	selp.f32 	%f42, %f236, %f234, %p31;
	selp.f32 	%f237, %f235, %f231, %p31;
	mul.rn.f32 	%f239, %f237, %f380;
	cvt.rzi.f32.f32 	%f240, %f239;
	abs.f32 	%f241, %f240;
	setp.gt.f32 	%p32, %f241, 0f42FC0000;
	mov.b32 	%r29, %f240;
	and.b32  	%r30, %r29, -2147483648;
	or.b32  	%r31, %r30, 1123811328;
	mov.b32 	%f242, %r31;
	selp.f32 	%f243, %f242, %f240, %p32;
	fma.rn.f32 	%f245, %f243, %f381, %f237;
	fma.rn.f32 	%f247, %f243, %f382, %f245;
	mul.f32 	%f248, %f247, 0f3FB8AA3B;
	add.f32 	%f249, %f243, 0f4B40007F;
	mov.b32 	%r32, %f249;
	shl.b32 	%r33, %r32, 23;
	mov.b32 	%f250, %r33;
	ex2.approx.ftz.f32 	%f251, %f248;
	mul.f32 	%f43, %f251, %f250;
	setp.eq.f32 	%p33, %f43, 0f7F800000;
	mov.f32 	%f414, 0f7F800000;
	@%p33 bra 	LBB0_23;

	fma.rn.f32 	%f414, %f43, %f42, %f43;

LBB0_23:
	mov.f32 	%f393, 0f3E8A3D71;
	cvt.rzi.f32.f32 	%f392, %f393;
	add.f32 	%f391, %f392, %f392;
	mov.f32 	%f390, 0f3F0A3D71;
	sub.f32 	%f389, %f390, %f391;
	abs.f32 	%f388, %f389;
	setp.lt.f32 	%p34, %f39, 0f00000000;
	setp.eq.f32 	%p35, %f388, 0f3F800000;
	and.pred  	%p2, %p34, %p35;
	setp.eq.f32 	%p36, %f39, 0f00000000;
	@%p36 bra 	LBB0_27;
	bra.uni 	LBB0_24;

LBB0_27:
	add.f32 	%f256, %f39, %f39;
	selp.f32 	%f416, %f256, 0f00000000, %p35;
	bra.uni 	LBB0_28;

LBB0_24:
	mov.b32 	%r34, %f414;
	xor.b32  	%r35, %r34, -2147483648;
	mov.b32 	%f252, %r35;
	selp.f32 	%f416, %f252, %f414, %p2;
	setp.geu.f32 	%p37, %f39, 0f00000000;
	@%p37 bra 	LBB0_28;

	mov.f32 	%f398, 0f3F0A3D71;
	cvt.rzi.f32.f32 	%f254, %f398;
	setp.eq.f32 	%p38, %f254, 0f3F0A3D71;
	@%p38 bra 	LBB0_28;

	mov.f32 	%f416, 0f7FFFFFFF;

LBB0_28:
	abs.f32 	%f394, %f39;
	add.f32 	%f257, %f394, 0f3F0A3D71;
	mov.b32 	%r36, %f257;
	setp.lt.s32 	%p40, %r36, 2139095040;
	@%p40 bra 	LBB0_33;

	abs.f32 	%f396, %f39;
	setp.gtu.f32 	%p41, %f396, 0f7F800000;
	@%p41 bra 	LBB0_32;
	bra.uni 	LBB0_30;

LBB0_32:
	add.f32 	%f416, %f39, 0f3F0A3D71;
	bra.uni 	LBB0_33;

LBB0_30:
	abs.f32 	%f397, %f39;
	setp.neu.f32 	%p42, %f397, 0f7F800000;
	@%p42 bra 	LBB0_33;

	selp.f32 	%f416, 0fFF800000, 0f7F800000, %p2;

LBB0_33:
	mov.f32 	%f420, 0f3F800000;
	mul.f32 	%f386, %f409, 0f40400000;
	mov.f32 	%f385, 0f3102E308;
	mov.f32 	%f384, 0fBF317218;
	mov.f32 	%f383, 0f3FB8AA3B;
	setp.eq.f32 	%p43, %f39, 0f3F800000;
	selp.f32 	%f260, 0f3F800000, %f416, %p43;
	cvt.f64.f32 	%fd5, %f260;
	setp.lt.f64 	%p44, %fd5, 0d3F50624DD2F1A9FC;
	selp.f32 	%f261, 0f3A83126F, %f260, %p44;
	mul.f32 	%f262, %f13, 0f19857725;
	rcp.rn.f32 	%f263, %f262;
	div.rn.f32 	%f264, %f409, %f13;
	mul.f32 	%f265, %f264, %f261;
	abs.f32 	%f266, %f265;
	mul.rn.f32 	%f268, %f266, %f383;
	cvt.rzi.f32.f32 	%f269, %f268;
	abs.f32 	%f270, %f269;
	setp.gt.f32 	%p45, %f270, 0f42FC0000;
	mov.b32 	%r37, %f269;
	and.b32  	%r38, %r37, -2147483648;
	or.b32  	%r39, %r38, 1123811328;
	mov.b32 	%f271, %r39;
	selp.f32 	%f272, %f271, %f269, %p45;
	fma.rn.f32 	%f274, %f272, %f384, %f266;
	fma.rn.f32 	%f276, %f272, %f385, %f274;
	mul.f32 	%f277, %f276, 0f3FB8AA3B;
	add.f32 	%f278, %f272, 0f4B40007D;
	mov.b32 	%r40, %f278;
	shl.b32 	%r41, %r40, 23;
	mov.b32 	%f279, %r41;
	ex2.approx.ftz.f32 	%f280, %f277;
	mul.f32 	%f281, %f280, %f279;
	mov.f32 	%f282, 0f3E000000;
	div.approx.f32 	%f283, %f282, %f281;
	mov.f32 	%f284, 0f40000000;
	fma.rn.f32 	%f285, %f284, %f281, %f283;
	setp.ge.f32 	%p46, %f266, 0f42B40000;
	selp.f32 	%f286, 0f7F800000, %f285, %p46;
	mul.f32 	%f287, %f286, %f286;
	rcp.rn.f32 	%f288, %f287;
	mul.f32 	%f289, %f263, 0f0FA575F3;
	mul.f32 	%f290, %f264, %f288;
	sub.f32 	%f291, %f420, %f290;
	div.rn.f32 	%f292, %f288, %f291;
	mul.f32 	%f293, %f289, %f292;
	cvt.f64.f32 	%fd6, %f293;
	setp.gt.f64 	%p47, %fd6, 0d3F1A36E2EB1C432D;
	selp.f32 	%f422, 0f38D1B717, %f293, %p47;
	div.rn.f32 	%f294, %f13, %f386;
	sub.f32 	%f295, %f420, %f294;
	mul.f32 	%f417, %f408, %f295;
	add.f32 	%f421, %f422, %f422;
	mul.f32 	%f296, %f261, %f261;
	div.rn.f32 	%f297, %f14, %f296;
	sub.f32 	%f418, %f420, %f297;
	mov.f32 	%f419, 0f4FBA43B7;

LBB0_35:
	cvt.f64.f32 	%fd8, %f422;
	setp.lt.f64 	%p49, %fd8, 0d3DD5FD7FE1796495;
	div.rn.f32 	%f305, %f420, %f421;
	selp.f32 	%f306, %f419, %f305, %p49;
	mul.f32 	%f307, %f418, %f306;
	mul.f32 	%f308, %f307, 0f35A8A9B8;
	mul.f32 	%f309, %f408, %f417;
	mul.f32 	%f310, %f417, %f309;
	sub.f32 	%f311, %f417, %f25;
	div.rn.f32 	%f312, %f311, %f310;
	sqrt.rn.f32 	%f313, %f312;
	div.rn.f32 	%f314, %f25, %f408;
	sqrt.rn.f32 	%f315, %f314;
	fma.rn.f32 	%f316, %f1, %f308, %f4;
	fma.rn.f32 	%f317, %f2, %f308, %f5;
	fma.rn.f32 	%f318, %f3, %f308, %f6;
	fma.rn.f32 	%f319, %f18, %f313, %f316;
	fma.rn.f32 	%f320, %f19, %f313, %f317;
	fma.rn.f32 	%f321, %f20, %f313, %f318;
	mul.f32 	%f322, %f2, %f318;
	mul.f32 	%f323, %f3, %f317;
	sub.f32 	%f324, %f322, %f323;
	mul.f32 	%f325, %f3, %f316;
	mul.f32 	%f326, %f1, %f318;
	sub.f32 	%f327, %f325, %f326;
	mul.f32 	%f328, %f1, %f317;
	mul.f32 	%f329, %f2, %f316;
	sub.f32 	%f330, %f328, %f329;
	mul.f32 	%f331, %f2, %f317;
	fma.rn.f32 	%f332, %f1, %f316, %f331;
	fma.rn.f32 	%f333, %f3, %f318, %f332;
	mul.f32 	%f334, %f2, %f321;
	mul.f32 	%f335, %f3, %f320;
	sub.f32 	%f336, %f334, %f335;
	mul.f32 	%f337, %f3, %f319;
	mul.f32 	%f338, %f1, %f321;
	sub.f32 	%f339, %f337, %f338;
	mul.f32 	%f340, %f1, %f320;
	mul.f32 	%f341, %f2, %f319;
	sub.f32 	%f342, %f340, %f341;
	mul.f32 	%f343, %f2, %f342;
	mul.f32 	%f344, %f3, %f339;
	sub.f32 	%f345, %f343, %f344;
	mul.f32 	%f346, %f3, %f336;
	mul.f32 	%f347, %f1, %f342;
	sub.f32 	%f348, %f346, %f347;
	mul.f32 	%f349, %f1, %f339;
	mul.f32 	%f350, %f2, %f336;
	sub.f32 	%f351, %f349, %f350;
	fma.rn.f32 	%f352, %f408, %f408, 0f3F800000;
	rcp.rn.f32 	%f353, %f352;
	mul.f32 	%f354, %f324, %f353;
	mul.f32 	%f355, %f327, %f353;
	mul.f32 	%f356, %f330, %f353;
	mul.f32 	%f357, %f353, %f25;
	div.rn.f32 	%f358, %f357, %f14;
	mul.f32 	%f359, %f358, %f333;
	mul.f32 	%f360, %f1, %f359;
	mul.f32 	%f361, %f2, %f359;
	mul.f32 	%f362, %f3, %f359;
	sub.f32 	%f363, %f360, %f354;
	sub.f32 	%f364, %f361, %f355;
	sub.f32 	%f365, %f362, %f356;
	mul.f32 	%f366, %f353, %f417;
	div.rn.f32 	%f367, %f366, %f14;
	mul.f32 	%f368, %f367, %f345;
	mul.f32 	%f369, %f367, %f348;
	mul.f32 	%f370, %f367, %f351;
	sub.f32 	%f371, %f363, %f368;
	sub.f32 	%f372, %f364, %f369;
	sub.f32 	%f373, %f365, %f370;
	fma.rn.f32 	%f423, %f21, %f315, %f371;
	fma.rn.f32 	%f424, %f22, %f315, %f372;
	fma.rn.f32 	%f425, %f23, %f315, %f373;

LBB0_36:
	ld.param.u64 	%rd64, [LLBtorque2_param_2];
	ld.param.u64 	%rd63, [LLBtorque2_param_1];
	ld.param.u64 	%rd62, [LLBtorque2_param_0];
	mov.u32 	%r48, %ctaid.x;
	mov.u32 	%r47, %nctaid.x;
	mov.u32 	%r46, %ctaid.y;
	mov.u32 	%r45, %tid.x;
	mov.u32 	%r44, %ntid.x;
	mad.lo.s32 	%r43, %r46, %r47, %r48;
	mad.lo.s32 	%r42, %r43, %r44, %r45;
	mul.wide.s32 	%rd61, %r42, 4;
	cvta.to.global.u64 	%rd54, %rd62;
	add.s64 	%rd56, %rd54, %rd61;
	st.global.f32 	[%rd56], %f423;
	cvta.to.global.u64 	%rd57, %rd63;
	add.s64 	%rd58, %rd57, %rd61;
	st.global.f32 	[%rd58], %f424;
	cvta.to.global.u64 	%rd59, %rd64;
	add.s64 	%rd60, %rd59, %rd61;
	st.global.f32 	[%rd60], %f425;

LBB0_37:
	ret;

}

`
)
