#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028b0d50 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
v000000000292e8a0_0 .var "clock", 0 0;
v000000000292e6c0_0 .var/i "i", 31 0;
v000000000292f340_0 .var/i "j", 31 0;
S_00000000028b18e0 .scope module, "cpu" "CPU" 2 9, 3 7 0, S_00000000028b0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
v0000000002935e20_0 .net "ALU_data", 15 0, v0000000002917990_0;  1 drivers
v0000000002936000_0 .var "chip_enable", 0 0;
v000000000292f3e0_0 .net "clock", 0 0, v000000000292e8a0_0;  1 drivers
v000000000292e440_0 .net "cond", 1 0, L_0000000002930600;  1 drivers
v000000000292fde0_0 .var "current_state", 1 0;
v000000000292fd40_0 .net "dest", 2 0, L_000000000292e300;  1 drivers
v000000000292e1c0_0 .var "execute", 0 0;
v000000000292eda0_0 .net "flags", 3 0, v0000000002918cf0_0;  1 drivers
v000000000292ffc0_0 .net "inst", 15 0, v0000000002934a20_0;  1 drivers
v000000000292fe80_0 .var "next_state", 1 0;
v000000000292e9e0_0 .net "opcode", 3 0, L_000000000292f020;  1 drivers
v0000000002930060_0 .var "pc", 2 0;
v0000000002930560_0 .var "rw", 0 0;
v000000000292ec60_0 .var "rw_RAM", 0 0;
v000000000292f0c0_0 .net "select1", 2 0, L_000000000292f7a0;  1 drivers
v00000000029304c0_0 .net "select2", 3 0, L_0000000002930420;  1 drivers
v000000000292e620_0 .net "source1", 15 0, v0000000002934020_0;  1 drivers
v000000000292eee0_0 .net "source2", 15 0, v0000000002934980_0;  1 drivers
E_00000000028ac6a0 .event posedge, v000000000292f3e0_0;
E_00000000028ac3a0 .event edge, v000000000292fde0_0;
L_000000000292e760 .part L_0000000002930420, 1, 3;
S_0000000000f7e240 .scope module, "alu" "main" 3 94, 4 9 0, S_00000000028b18e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "r1"
    .port_info 1 /INPUT 16 "r2"
    .port_info 2 /INPUT 16 "r3"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /INPUT 4 "shift_bits"
    .port_info 5 /OUTPUT 4 "flags"
    .port_info 6 /INPUT 1 "execute"
P_00000000028ac3e0 .param/l "len" 0 4 10, +C4<00000000000000000000000000010000>;
v0000000002933620_0 .net "add_out", 15 0, L_0000000002932d60;  1 drivers
v0000000002934ca0_0 .net "and_out", 15 0, L_0000000002993e00;  1 drivers
v0000000002933300_0 .net "execute", 0 0, v000000000292e1c0_0;  1 drivers
v0000000002935600_0 .net "f_add_out", 3 0, L_00000000029329a0;  1 drivers
v0000000002935100_0 .net "f_and_out", 3 0, L_00000000029988f0;  1 drivers
v0000000002935240_0 .net "f_ls_out", 3 0, L_00000000029979f0;  1 drivers
L_00000000029442c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_00000000028b7038 .resolv tri, L_0000000002998350, L_00000000029442c8;
v00000000029336c0_0 .net8 "f_mult_out", 3 0, RS_00000000028b7038;  2 drivers
v0000000002934700_0 .net "f_or_out", 3 0, L_0000000002997ef0;  1 drivers
v0000000002933c60_0 .net "f_rr_out", 3 0, L_0000000002998030;  1 drivers
v0000000002934520_0 .net "f_rs_out", 3 0, L_0000000002998fd0;  1 drivers
v0000000002934d40_0 .net "f_sub_out", 3 0, L_0000000002997d10;  1 drivers
v0000000002934ac0_0 .net "f_xor_out", 3 0, L_0000000002998d50;  1 drivers
v00000000029351a0_0 .net "flags", 3 0, v0000000002918cf0_0;  alias, 1 drivers
v0000000002934200_0 .net "ls_out", 15 0, L_0000000002996a50;  1 drivers
v0000000002933ee0_0 .net "mult_out", 15 0, L_00000000029978b0;  1 drivers
v0000000002933bc0_0 .net "opcode", 3 0, L_000000000292f020;  alias, 1 drivers
v0000000002935380_0 .net "or_out", 15 0, L_0000000002993fc0;  1 drivers
v0000000002934840_0 .net "r1", 15 0, v0000000002917990_0;  alias, 1 drivers
v0000000002935880_0 .net "r2", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002934b60_0 .net "r3", 15 0, v0000000002934980_0;  alias, 1 drivers
v00000000029345c0_0 .net "rr_out", 15 0, L_0000000002998990;  1 drivers
v0000000002934c00_0 .net "rs_out", 15 0, L_00000000029985d0;  1 drivers
v00000000029333a0_0 .net "shift_bits", 3 0, L_0000000002930420;  alias, 1 drivers
v0000000002934660_0 .net "sub_out", 15 0, L_0000000002994b10;  1 drivers
v00000000029342a0_0 .net "xor_out", 15 0, L_0000000002993a10;  1 drivers
S_0000000000f7e3c0 .scope module, "add" "nbit_adder" 4 26, 5 1 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028ac0a0 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_00000000029405a0 .functor XOR 1, L_0000000002931640, L_0000000002932040, C4<0>, C4<0>;
L_0000000002944118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290ff30_0 .net/2s *"_s116", 0 0, L_0000000002944118;  1 drivers
v0000000002910070_0 .net *"_s121", 0 0, L_0000000002932220;  1 drivers
v000000000290ef90_0 .net *"_s125", 0 0, L_0000000002931640;  1 drivers
v000000000290f990_0 .net *"_s127", 0 0, L_0000000002932040;  1 drivers
v000000000290fad0_0 .net *"_s128", 0 0, L_00000000029405a0;  1 drivers
v00000000029104d0_0 .net *"_s132", 31 0, L_00000000029324a0;  1 drivers
v00000000029101b0_0 .net *"_s135", 0 0, L_0000000002931500;  1 drivers
v0000000002910250_0 .net *"_s140", 0 0, L_00000000029318c0;  1 drivers
v000000000290f2b0_0 .net "carry", 16 0, L_0000000002932900;  1 drivers
v00000000029106b0_0 .net "f", 3 0, L_00000000029329a0;  alias, 1 drivers
v00000000029102f0_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v000000000290f170_0 .net "in2", 15 0, v0000000002934980_0;  alias, 1 drivers
v0000000002910610_0 .net "return1", 15 0, L_0000000002932d60;  alias, 1 drivers
L_000000000292e800 .part v0000000002934020_0, 0, 1;
L_000000000292ee40 .part v0000000002934980_0, 0, 1;
L_000000000292f160 .part L_0000000002932900, 0, 1;
L_0000000002930100 .part v0000000002934020_0, 1, 1;
L_000000000292f5c0 .part v0000000002934980_0, 1, 1;
L_000000000292f2a0 .part L_0000000002932900, 1, 1;
L_000000000292ed00 .part v0000000002934020_0, 2, 1;
L_000000000292ff20 .part v0000000002934980_0, 2, 1;
L_00000000029306a0 .part L_0000000002932900, 2, 1;
L_0000000002930240 .part v0000000002934020_0, 3, 1;
L_000000000292f480 .part v0000000002934980_0, 3, 1;
L_00000000029301a0 .part L_0000000002932900, 3, 1;
L_0000000002930740 .part v0000000002934020_0, 4, 1;
L_00000000029302e0 .part v0000000002934980_0, 4, 1;
L_00000000029307e0 .part L_0000000002932900, 4, 1;
L_000000000292fb60 .part v0000000002934020_0, 5, 1;
L_000000000292fca0 .part v0000000002934980_0, 5, 1;
L_000000000292ef80 .part L_0000000002932900, 5, 1;
L_000000000292e4e0 .part v0000000002934020_0, 6, 1;
L_000000000292f200 .part v0000000002934980_0, 6, 1;
L_000000000292e940 .part L_0000000002932900, 6, 1;
L_0000000002930880 .part v0000000002934020_0, 7, 1;
L_000000000292eb20 .part v0000000002934980_0, 7, 1;
L_000000000292ea80 .part L_0000000002932900, 7, 1;
L_000000000292f520 .part v0000000002934020_0, 8, 1;
L_0000000002930380 .part v0000000002934980_0, 8, 1;
L_000000000292ebc0 .part L_0000000002932900, 8, 1;
L_000000000292e3a0 .part v0000000002934020_0, 9, 1;
L_000000000292e120 .part v0000000002934980_0, 9, 1;
L_000000000292f660 .part L_0000000002932900, 9, 1;
L_000000000292fac0 .part v0000000002934020_0, 10, 1;
L_000000000292fc00 .part v0000000002934980_0, 10, 1;
L_000000000292f700 .part L_0000000002932900, 10, 1;
L_000000000292f840 .part v0000000002934020_0, 11, 1;
L_000000000292e260 .part v0000000002934980_0, 11, 1;
L_000000000292e580 .part L_0000000002932900, 11, 1;
L_000000000292f8e0 .part v0000000002934020_0, 12, 1;
L_000000000292f980 .part v0000000002934980_0, 12, 1;
L_000000000292fa20 .part L_0000000002932900, 12, 1;
L_00000000029325e0 .part v0000000002934020_0, 13, 1;
L_0000000002932540 .part v0000000002934980_0, 13, 1;
L_0000000002931b40 .part L_0000000002932900, 13, 1;
L_0000000002931dc0 .part v0000000002934020_0, 14, 1;
L_0000000002932a40 .part v0000000002934980_0, 14, 1;
L_0000000002930c40 .part L_0000000002932900, 14, 1;
L_0000000002932400 .part v0000000002934020_0, 15, 1;
L_0000000002931be0 .part v0000000002934980_0, 15, 1;
L_0000000002930e20 .part L_0000000002932900, 15, 1;
LS_0000000002932d60_0_0 .concat8 [ 1 1 1 1], L_000000000289dd60, L_000000000289d120, L_000000000289d510, L_000000000289d350;
LS_0000000002932d60_0_4 .concat8 [ 1 1 1 1], L_000000000289ce80, L_000000000289d820, L_000000000289d900, L_000000000289e3f0;
LS_0000000002932d60_0_8 .concat8 [ 1 1 1 1], L_000000000277d690, L_00000000029414f0, L_0000000002940a00, L_0000000002940760;
LS_0000000002932d60_0_12 .concat8 [ 1 1 1 1], L_0000000002941bf0, L_0000000002941250, L_00000000029415d0, L_0000000002940b50;
L_0000000002932d60 .concat8 [ 4 4 4 4], LS_0000000002932d60_0_0, LS_0000000002932d60_0_4, LS_0000000002932d60_0_8, LS_0000000002932d60_0_12;
LS_0000000002932900_0_0 .concat8 [ 1 1 1 1], L_0000000002944118, L_000000000289dc10, L_000000000289ca20, L_000000000289cc50;
LS_0000000002932900_0_4 .concat8 [ 1 1 1 1], L_000000000289da50, L_000000000289d970, L_000000000289deb0, L_000000000289c940;
LS_0000000002932900_0_8 .concat8 [ 1 1 1 1], L_000000000289e540, L_0000000002879c50, L_0000000002941560, L_0000000002940530;
LS_0000000002932900_0_12 .concat8 [ 1 1 1 1], L_0000000002940a70, L_0000000002940e60, L_0000000002940220, L_0000000002940450;
LS_0000000002932900_0_16 .concat8 [ 1 0 0 0], L_0000000002941a30;
LS_0000000002932900_1_0 .concat8 [ 4 4 4 4], LS_0000000002932900_0_0, LS_0000000002932900_0_4, LS_0000000002932900_0_8, LS_0000000002932900_0_12;
LS_0000000002932900_1_4 .concat8 [ 1 0 0 0], LS_0000000002932900_0_16;
L_0000000002932900 .concat8 [ 16 1 0 0], LS_0000000002932900_1_0, LS_0000000002932900_1_4;
L_0000000002932220 .part L_0000000002932900, 16, 1;
L_0000000002931640 .part L_0000000002932900, 16, 1;
L_0000000002932040 .part L_0000000002932900, 15, 1;
L_00000000029324a0 .concat [ 16 16 0 0], v0000000002934980_0, v0000000002934020_0;
L_0000000002931500 .reduce/nor L_00000000029324a0;
L_00000000029329a0 .concat8 [ 1 1 1 1], L_00000000029318c0, L_0000000002932220, L_0000000002931500, L_00000000029405a0;
L_00000000029318c0 .part L_0000000002932d60, 15, 1;
S_0000000002779110 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028abbe0 .param/l "i" 0 5 15, +C4<00>;
S_0000000002779290 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002779110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289d190 .functor XOR 1, L_000000000292e800, L_000000000292ee40, C4<0>, C4<0>;
L_000000000289dd60 .functor XOR 1, L_000000000289d190, L_000000000292f160, C4<0>, C4<0>;
L_000000000289d040 .functor AND 1, L_000000000292e800, L_000000000292ee40, C4<1>, C4<1>;
L_000000000289ddd0 .functor AND 1, L_000000000292e800, L_000000000292f160, C4<1>, C4<1>;
L_000000000289c9b0 .functor OR 1, L_000000000289d040, L_000000000289ddd0, C4<0>, C4<0>;
L_000000000289d9e0 .functor AND 1, L_000000000292ee40, L_000000000292f160, C4<1>, C4<1>;
L_000000000289dc10 .functor OR 1, L_000000000289c9b0, L_000000000289d9e0, C4<0>, C4<0>;
v00000000028a01a0_0 .net *"_s0", 0 0, L_000000000289d190;  1 drivers
v000000000289ffc0_0 .net *"_s10", 0 0, L_000000000289d9e0;  1 drivers
v00000000028a0240_0 .net *"_s4", 0 0, L_000000000289d040;  1 drivers
v00000000028a0740_0 .net *"_s6", 0 0, L_000000000289ddd0;  1 drivers
v000000000289f700_0 .net *"_s8", 0 0, L_000000000289c9b0;  1 drivers
v00000000028a02e0_0 .net "a", 0 0, L_000000000292e800;  1 drivers
v000000000289fac0_0 .net "b", 0 0, L_000000000292ee40;  1 drivers
v000000000289e8a0_0 .net "cin", 0 0, L_000000000292f160;  1 drivers
v000000000289f8e0_0 .net "cout", 0 0, L_000000000289dc10;  1 drivers
v000000000289e9e0_0 .net "sum", 0 0, L_000000000289dd60;  1 drivers
S_0000000002780680 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac460 .param/l "i" 0 5 15, +C4<01>;
S_0000000002780800 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002780680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289db30 .functor XOR 1, L_0000000002930100, L_000000000292f5c0, C4<0>, C4<0>;
L_000000000289d120 .functor XOR 1, L_000000000289db30, L_000000000292f2a0, C4<0>, C4<0>;
L_000000000289cbe0 .functor AND 1, L_0000000002930100, L_000000000292f5c0, C4<1>, C4<1>;
L_000000000289dcf0 .functor AND 1, L_0000000002930100, L_000000000292f2a0, C4<1>, C4<1>;
L_000000000289e150 .functor OR 1, L_000000000289cbe0, L_000000000289dcf0, C4<0>, C4<0>;
L_000000000289d200 .functor AND 1, L_000000000292f5c0, L_000000000292f2a0, C4<1>, C4<1>;
L_000000000289ca20 .functor OR 1, L_000000000289e150, L_000000000289d200, C4<0>, C4<0>;
v00000000028a0380_0 .net *"_s0", 0 0, L_000000000289db30;  1 drivers
v00000000028a0c40_0 .net *"_s10", 0 0, L_000000000289d200;  1 drivers
v000000000289ed00_0 .net *"_s4", 0 0, L_000000000289cbe0;  1 drivers
v000000000289fb60_0 .net *"_s6", 0 0, L_000000000289dcf0;  1 drivers
v00000000028a0ce0_0 .net *"_s8", 0 0, L_000000000289e150;  1 drivers
v000000000289f3e0_0 .net "a", 0 0, L_0000000002930100;  1 drivers
v000000000289f480_0 .net "b", 0 0, L_000000000292f5c0;  1 drivers
v000000000289f840_0 .net "cin", 0 0, L_000000000292f2a0;  1 drivers
v00000000028a0560_0 .net "cout", 0 0, L_000000000289ca20;  1 drivers
v000000000289ee40_0 .net "sum", 0 0, L_000000000289d120;  1 drivers
S_00000000027915d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac7e0 .param/l "i" 0 5 15, +C4<010>;
S_0000000002791750 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000027915d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289cef0 .functor XOR 1, L_000000000292ed00, L_000000000292ff20, C4<0>, C4<0>;
L_000000000289d510 .functor XOR 1, L_000000000289cef0, L_00000000029306a0, C4<0>, C4<0>;
L_000000000289d5f0 .functor AND 1, L_000000000292ed00, L_000000000292ff20, C4<1>, C4<1>;
L_000000000289c8d0 .functor AND 1, L_000000000292ed00, L_00000000029306a0, C4<1>, C4<1>;
L_000000000289ccc0 .functor OR 1, L_000000000289d5f0, L_000000000289c8d0, C4<0>, C4<0>;
L_000000000289cd30 .functor AND 1, L_000000000292ff20, L_00000000029306a0, C4<1>, C4<1>;
L_000000000289cc50 .functor OR 1, L_000000000289ccc0, L_000000000289cd30, C4<0>, C4<0>;
v00000000028a0600_0 .net *"_s0", 0 0, L_000000000289cef0;  1 drivers
v000000000289e940_0 .net *"_s10", 0 0, L_000000000289cd30;  1 drivers
v00000000028a06a0_0 .net *"_s4", 0 0, L_000000000289d5f0;  1 drivers
v000000000289eee0_0 .net *"_s6", 0 0, L_000000000289c8d0;  1 drivers
v000000000289ef80_0 .net *"_s8", 0 0, L_000000000289ccc0;  1 drivers
v00000000028a07e0_0 .net "a", 0 0, L_000000000292ed00;  1 drivers
v000000000289f980_0 .net "b", 0 0, L_000000000292ff20;  1 drivers
v000000000289fc00_0 .net "cin", 0 0, L_00000000029306a0;  1 drivers
v000000000289f520_0 .net "cout", 0 0, L_000000000289cc50;  1 drivers
v000000000289f660_0 .net "sum", 0 0, L_000000000289d510;  1 drivers
S_000000000278f9b0 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac6e0 .param/l "i" 0 5 15, +C4<011>;
S_000000000278fb30 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000278f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289c6a0 .functor XOR 1, L_0000000002930240, L_000000000292f480, C4<0>, C4<0>;
L_000000000289d350 .functor XOR 1, L_000000000289c6a0, L_00000000029301a0, C4<0>, C4<0>;
L_000000000289e0e0 .functor AND 1, L_0000000002930240, L_000000000292f480, C4<1>, C4<1>;
L_000000000289e1c0 .functor AND 1, L_0000000002930240, L_00000000029301a0, C4<1>, C4<1>;
L_000000000289ca90 .functor OR 1, L_000000000289e0e0, L_000000000289e1c0, C4<0>, C4<0>;
L_000000000289cb00 .functor AND 1, L_000000000292f480, L_00000000029301a0, C4<1>, C4<1>;
L_000000000289da50 .functor OR 1, L_000000000289ca90, L_000000000289cb00, C4<0>, C4<0>;
v000000000289f0c0_0 .net *"_s0", 0 0, L_000000000289c6a0;  1 drivers
v000000000289fca0_0 .net *"_s10", 0 0, L_000000000289cb00;  1 drivers
v000000000289fd40_0 .net *"_s4", 0 0, L_000000000289e0e0;  1 drivers
v000000000289fe80_0 .net *"_s6", 0 0, L_000000000289e1c0;  1 drivers
v000000000289fde0_0 .net *"_s8", 0 0, L_000000000289ca90;  1 drivers
v00000000028a0a60_0 .net "a", 0 0, L_0000000002930240;  1 drivers
v000000000289ff20_0 .net "b", 0 0, L_000000000292f480;  1 drivers
v000000000289ea80_0 .net "cin", 0 0, L_00000000029301a0;  1 drivers
v00000000028a0880_0 .net "cout", 0 0, L_000000000289da50;  1 drivers
v00000000028a0920_0 .net "sum", 0 0, L_000000000289d350;  1 drivers
S_00000000027884c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac0e0 .param/l "i" 0 5 15, +C4<0100>;
S_0000000002788640 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000027884c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289cf60 .functor XOR 1, L_0000000002930740, L_00000000029302e0, C4<0>, C4<0>;
L_000000000289ce80 .functor XOR 1, L_000000000289cf60, L_00000000029307e0, C4<0>, C4<0>;
L_000000000289d430 .functor AND 1, L_0000000002930740, L_00000000029302e0, C4<1>, C4<1>;
L_000000000289d4a0 .functor AND 1, L_0000000002930740, L_00000000029307e0, C4<1>, C4<1>;
L_000000000289d580 .functor OR 1, L_000000000289d430, L_000000000289d4a0, C4<0>, C4<0>;
L_000000000289d740 .functor AND 1, L_00000000029302e0, L_00000000029307e0, C4<1>, C4<1>;
L_000000000289d970 .functor OR 1, L_000000000289d580, L_000000000289d740, C4<0>, C4<0>;
v00000000028a09c0_0 .net *"_s0", 0 0, L_000000000289cf60;  1 drivers
v000000000289eb20_0 .net *"_s10", 0 0, L_000000000289d740;  1 drivers
v00000000028a0b00_0 .net *"_s4", 0 0, L_000000000289d430;  1 drivers
v00000000028a0d80_0 .net *"_s6", 0 0, L_000000000289d4a0;  1 drivers
v000000000289ebc0_0 .net *"_s8", 0 0, L_000000000289d580;  1 drivers
v000000000289ec60_0 .net "a", 0 0, L_0000000002930740;  1 drivers
v000000000289eda0_0 .net "b", 0 0, L_00000000029302e0;  1 drivers
v00000000028a2180_0 .net "cin", 0 0, L_00000000029307e0;  1 drivers
v00000000028a1780_0 .net "cout", 0 0, L_000000000289d970;  1 drivers
v00000000028a0f60_0 .net "sum", 0 0, L_000000000289ce80;  1 drivers
S_00000000027327a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac760 .param/l "i" 0 5 15, +C4<0101>;
S_0000000002732920 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000027327a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289d7b0 .functor XOR 1, L_000000000292fb60, L_000000000292fca0, C4<0>, C4<0>;
L_000000000289d820 .functor XOR 1, L_000000000289d7b0, L_000000000292ef80, C4<0>, C4<0>;
L_000000000289d890 .functor AND 1, L_000000000292fb60, L_000000000292fca0, C4<1>, C4<1>;
L_000000000289dc80 .functor AND 1, L_000000000292fb60, L_000000000292ef80, C4<1>, C4<1>;
L_000000000289de40 .functor OR 1, L_000000000289d890, L_000000000289dc80, C4<0>, C4<0>;
L_000000000289e000 .functor AND 1, L_000000000292fca0, L_000000000292ef80, C4<1>, C4<1>;
L_000000000289deb0 .functor OR 1, L_000000000289de40, L_000000000289e000, C4<0>, C4<0>;
v00000000028a1820_0 .net *"_s0", 0 0, L_000000000289d7b0;  1 drivers
v00000000028a1460_0 .net *"_s10", 0 0, L_000000000289e000;  1 drivers
v00000000028a1d20_0 .net *"_s4", 0 0, L_000000000289d890;  1 drivers
v00000000028a1be0_0 .net *"_s6", 0 0, L_000000000289dc80;  1 drivers
v00000000028a2220_0 .net *"_s8", 0 0, L_000000000289de40;  1 drivers
v00000000028a1a00_0 .net "a", 0 0, L_000000000292fb60;  1 drivers
v00000000028a1140_0 .net "b", 0 0, L_000000000292fca0;  1 drivers
v00000000028a15a0_0 .net "cin", 0 0, L_000000000292ef80;  1 drivers
v00000000028a24a0_0 .net "cout", 0 0, L_000000000289deb0;  1 drivers
v00000000028a1640_0 .net "sum", 0 0, L_000000000289d820;  1 drivers
S_00000000027663a0 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac7a0 .param/l "i" 0 5 15, +C4<0110>;
S_000000000290dc70 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000027663a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289e070 .functor XOR 1, L_000000000292e4e0, L_000000000292f200, C4<0>, C4<0>;
L_000000000289d900 .functor XOR 1, L_000000000289e070, L_000000000292e940, C4<0>, C4<0>;
L_000000000289e230 .functor AND 1, L_000000000292e4e0, L_000000000292f200, C4<1>, C4<1>;
L_000000000289cb70 .functor AND 1, L_000000000292e4e0, L_000000000292e940, C4<1>, C4<1>;
L_000000000289c780 .functor OR 1, L_000000000289e230, L_000000000289cb70, C4<0>, C4<0>;
L_000000000289c860 .functor AND 1, L_000000000292f200, L_000000000292e940, C4<1>, C4<1>;
L_000000000289c940 .functor OR 1, L_000000000289c780, L_000000000289c860, C4<0>, C4<0>;
v00000000028a22c0_0 .net *"_s0", 0 0, L_000000000289e070;  1 drivers
v00000000028a1b40_0 .net *"_s10", 0 0, L_000000000289c860;  1 drivers
v00000000028a20e0_0 .net *"_s4", 0 0, L_000000000289e230;  1 drivers
v00000000028a1dc0_0 .net *"_s6", 0 0, L_000000000289cb70;  1 drivers
v00000000028a10a0_0 .net *"_s8", 0 0, L_000000000289c780;  1 drivers
v00000000028a18c0_0 .net "a", 0 0, L_000000000292e4e0;  1 drivers
v00000000028a2360_0 .net "b", 0 0, L_000000000292f200;  1 drivers
v00000000028a1f00_0 .net "cin", 0 0, L_000000000292e940;  1 drivers
v00000000028a1fa0_0 .net "cout", 0 0, L_000000000289c940;  1 drivers
v00000000028a1960_0 .net "sum", 0 0, L_000000000289d900;  1 drivers
S_000000000290d7f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028abce0 .param/l "i" 0 5 15, +C4<0111>;
S_000000000290d370 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000290d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289e5b0 .functor XOR 1, L_0000000002930880, L_000000000292eb20, C4<0>, C4<0>;
L_000000000289e3f0 .functor XOR 1, L_000000000289e5b0, L_000000000292ea80, C4<0>, C4<0>;
L_000000000289e380 .functor AND 1, L_0000000002930880, L_000000000292eb20, C4<1>, C4<1>;
L_000000000289e310 .functor AND 1, L_0000000002930880, L_000000000292ea80, C4<1>, C4<1>;
L_000000000289e460 .functor OR 1, L_000000000289e380, L_000000000289e310, C4<0>, C4<0>;
L_000000000289e4d0 .functor AND 1, L_000000000292eb20, L_000000000292ea80, C4<1>, C4<1>;
L_000000000289e540 .functor OR 1, L_000000000289e460, L_000000000289e4d0, C4<0>, C4<0>;
v00000000028a1aa0_0 .net *"_s0", 0 0, L_000000000289e5b0;  1 drivers
v00000000028a11e0_0 .net *"_s10", 0 0, L_000000000289e4d0;  1 drivers
v00000000028a1280_0 .net *"_s4", 0 0, L_000000000289e380;  1 drivers
v00000000028a16e0_0 .net *"_s6", 0 0, L_000000000289e310;  1 drivers
v00000000028a1000_0 .net *"_s8", 0 0, L_000000000289e460;  1 drivers
v00000000028a1e60_0 .net "a", 0 0, L_0000000002930880;  1 drivers
v00000000028a1c80_0 .net "b", 0 0, L_000000000292eb20;  1 drivers
v00000000028a1320_0 .net "cin", 0 0, L_000000000292ea80;  1 drivers
v00000000028a2040_0 .net "cout", 0 0, L_000000000289e540;  1 drivers
v00000000028a2400_0 .net "sum", 0 0, L_000000000289e3f0;  1 drivers
S_000000000290d970 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac820 .param/l "i" 0 5 15, +C4<01000>;
S_000000000290daf0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000290d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000289e2a0 .functor XOR 1, L_000000000292f520, L_0000000002930380, C4<0>, C4<0>;
L_000000000277d690 .functor XOR 1, L_000000000289e2a0, L_000000000292ebc0, C4<0>, C4<0>;
L_000000000277da10 .functor AND 1, L_000000000292f520, L_0000000002930380, C4<1>, C4<1>;
L_000000000277db60 .functor AND 1, L_000000000292f520, L_000000000292ebc0, C4<1>, C4<1>;
L_000000000277dc40 .functor OR 1, L_000000000277da10, L_000000000277db60, C4<0>, C4<0>;
L_000000000277dcb0 .functor AND 1, L_0000000002930380, L_000000000292ebc0, C4<1>, C4<1>;
L_0000000002879c50 .functor OR 1, L_000000000277dc40, L_000000000277dcb0, C4<0>, C4<0>;
v00000000028a2540_0 .net *"_s0", 0 0, L_000000000289e2a0;  1 drivers
v00000000028a0ec0_0 .net *"_s10", 0 0, L_000000000277dcb0;  1 drivers
v00000000028a13c0_0 .net *"_s4", 0 0, L_000000000277da10;  1 drivers
v00000000028a1500_0 .net *"_s6", 0 0, L_000000000277db60;  1 drivers
v0000000002842c20_0 .net *"_s8", 0 0, L_000000000277dc40;  1 drivers
v0000000002862d80_0 .net "a", 0 0, L_000000000292f520;  1 drivers
v0000000002910c50_0 .net "b", 0 0, L_0000000002930380;  1 drivers
v0000000002911470_0 .net "cin", 0 0, L_000000000292ebc0;  1 drivers
v0000000002911150_0 .net "cout", 0 0, L_0000000002879c50;  1 drivers
v0000000002910d90_0 .net "sum", 0 0, L_000000000277d690;  1 drivers
S_000000000290d070 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028aba60 .param/l "i" 0 5 15, +C4<01001>;
S_000000000290ddf0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000290d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002941640 .functor XOR 1, L_000000000292e3a0, L_000000000292e120, C4<0>, C4<0>;
L_00000000029414f0 .functor XOR 1, L_0000000002941640, L_000000000292f660, C4<0>, C4<0>;
L_0000000002941870 .functor AND 1, L_000000000292e3a0, L_000000000292e120, C4<1>, C4<1>;
L_00000000029416b0 .functor AND 1, L_000000000292e3a0, L_000000000292f660, C4<1>, C4<1>;
L_00000000029401b0 .functor OR 1, L_0000000002941870, L_00000000029416b0, C4<0>, C4<0>;
L_0000000002941720 .functor AND 1, L_000000000292e120, L_000000000292f660, C4<1>, C4<1>;
L_0000000002941560 .functor OR 1, L_00000000029401b0, L_0000000002941720, C4<0>, C4<0>;
v0000000002910e30_0 .net *"_s0", 0 0, L_0000000002941640;  1 drivers
v00000000029111f0_0 .net *"_s10", 0 0, L_0000000002941720;  1 drivers
v0000000002910bb0_0 .net *"_s4", 0 0, L_0000000002941870;  1 drivers
v0000000002911c90_0 .net *"_s6", 0 0, L_00000000029416b0;  1 drivers
v0000000002911510_0 .net *"_s8", 0 0, L_00000000029401b0;  1 drivers
v0000000002911830_0 .net "a", 0 0, L_000000000292e3a0;  1 drivers
v0000000002911290_0 .net "b", 0 0, L_000000000292e120;  1 drivers
v0000000002910b10_0 .net "cin", 0 0, L_000000000292f660;  1 drivers
v0000000002911d30_0 .net "cout", 0 0, L_0000000002941560;  1 drivers
v0000000002911a10_0 .net "sum", 0 0, L_00000000029414f0;  1 drivers
S_000000000290d1f0 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac860 .param/l "i" 0 5 15, +C4<01010>;
S_000000000290d670 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000290d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002941090 .functor XOR 1, L_000000000292fac0, L_000000000292fc00, C4<0>, C4<0>;
L_0000000002940a00 .functor XOR 1, L_0000000002941090, L_000000000292f700, C4<0>, C4<0>;
L_00000000029404c0 .functor AND 1, L_000000000292fac0, L_000000000292fc00, C4<1>, C4<1>;
L_0000000002940680 .functor AND 1, L_000000000292fac0, L_000000000292f700, C4<1>, C4<1>;
L_0000000002940bc0 .functor OR 1, L_00000000029404c0, L_0000000002940680, C4<0>, C4<0>;
L_0000000002941100 .functor AND 1, L_000000000292fc00, L_000000000292f700, C4<1>, C4<1>;
L_0000000002940530 .functor OR 1, L_0000000002940bc0, L_0000000002941100, C4<0>, C4<0>;
v00000000029115b0_0 .net *"_s0", 0 0, L_0000000002941090;  1 drivers
v0000000002911b50_0 .net *"_s10", 0 0, L_0000000002941100;  1 drivers
v0000000002911330_0 .net *"_s4", 0 0, L_00000000029404c0;  1 drivers
v0000000002910a70_0 .net *"_s6", 0 0, L_0000000002940680;  1 drivers
v00000000029116f0_0 .net *"_s8", 0 0, L_0000000002940bc0;  1 drivers
v0000000002911650_0 .net "a", 0 0, L_000000000292fac0;  1 drivers
v0000000002910cf0_0 .net "b", 0 0, L_000000000292fc00;  1 drivers
v0000000002910890_0 .net "cin", 0 0, L_000000000292f700;  1 drivers
v0000000002911790_0 .net "cout", 0 0, L_0000000002940530;  1 drivers
v0000000002910ed0_0 .net "sum", 0 0, L_0000000002940a00;  1 drivers
S_000000000290d4f0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ac8a0 .param/l "i" 0 5 15, +C4<01011>;
S_0000000002913d10 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000290d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002940ca0 .functor XOR 1, L_000000000292f840, L_000000000292e260, C4<0>, C4<0>;
L_0000000002940760 .functor XOR 1, L_0000000002940ca0, L_000000000292e580, C4<0>, C4<0>;
L_0000000002941170 .functor AND 1, L_000000000292f840, L_000000000292e260, C4<1>, C4<1>;
L_00000000029412c0 .functor AND 1, L_000000000292f840, L_000000000292e580, C4<1>, C4<1>;
L_0000000002940990 .functor OR 1, L_0000000002941170, L_00000000029412c0, C4<0>, C4<0>;
L_0000000002940d10 .functor AND 1, L_000000000292e260, L_000000000292e580, C4<1>, C4<1>;
L_0000000002940a70 .functor OR 1, L_0000000002940990, L_0000000002940d10, C4<0>, C4<0>;
v00000000029113d0_0 .net *"_s0", 0 0, L_0000000002940ca0;  1 drivers
v0000000002911010_0 .net *"_s10", 0 0, L_0000000002940d10;  1 drivers
v0000000002910f70_0 .net *"_s4", 0 0, L_0000000002941170;  1 drivers
v00000000029118d0_0 .net *"_s6", 0 0, L_00000000029412c0;  1 drivers
v0000000002911bf0_0 .net *"_s8", 0 0, L_0000000002940990;  1 drivers
v0000000002911f10_0 .net "a", 0 0, L_000000000292f840;  1 drivers
v00000000029110b0_0 .net "b", 0 0, L_000000000292e260;  1 drivers
v0000000002911970_0 .net "cin", 0 0, L_000000000292e580;  1 drivers
v0000000002911ab0_0 .net "cout", 0 0, L_0000000002940a70;  1 drivers
v0000000002911dd0_0 .net "sum", 0 0, L_0000000002940760;  1 drivers
S_0000000002912510 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028ab9e0 .param/l "i" 0 5 15, +C4<01100>;
S_0000000002913890 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002912510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002940290 .functor XOR 1, L_000000000292f8e0, L_000000000292f980, C4<0>, C4<0>;
L_0000000002941bf0 .functor XOR 1, L_0000000002940290, L_000000000292fa20, C4<0>, C4<0>;
L_0000000002940d80 .functor AND 1, L_000000000292f8e0, L_000000000292f980, C4<1>, C4<1>;
L_0000000002941c60 .functor AND 1, L_000000000292f8e0, L_000000000292fa20, C4<1>, C4<1>;
L_0000000002940ae0 .functor OR 1, L_0000000002940d80, L_0000000002941c60, C4<0>, C4<0>;
L_00000000029411e0 .functor AND 1, L_000000000292f980, L_000000000292fa20, C4<1>, C4<1>;
L_0000000002940e60 .functor OR 1, L_0000000002940ae0, L_00000000029411e0, C4<0>, C4<0>;
v0000000002911e70_0 .net *"_s0", 0 0, L_0000000002940290;  1 drivers
v0000000002910930_0 .net *"_s10", 0 0, L_00000000029411e0;  1 drivers
v00000000029109d0_0 .net *"_s4", 0 0, L_0000000002940d80;  1 drivers
v000000000290f030_0 .net *"_s6", 0 0, L_0000000002941c60;  1 drivers
v000000000290f3f0_0 .net *"_s8", 0 0, L_0000000002940ae0;  1 drivers
v000000000290fe90_0 .net "a", 0 0, L_000000000292f8e0;  1 drivers
v000000000290e1d0_0 .net "b", 0 0, L_000000000292f980;  1 drivers
v000000000290ee50_0 .net "cin", 0 0, L_000000000292fa20;  1 drivers
v000000000290fc10_0 .net "cout", 0 0, L_0000000002940e60;  1 drivers
v000000000290f8f0_0 .net "sum", 0 0, L_0000000002941bf0;  1 drivers
S_0000000002913710 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028abaa0 .param/l "i" 0 5 15, +C4<01101>;
S_0000000002912990 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002913710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029406f0 .functor XOR 1, L_00000000029325e0, L_0000000002932540, C4<0>, C4<0>;
L_0000000002941250 .functor XOR 1, L_00000000029406f0, L_0000000002931b40, C4<0>, C4<0>;
L_0000000002941790 .functor AND 1, L_00000000029325e0, L_0000000002932540, C4<1>, C4<1>;
L_0000000002940ed0 .functor AND 1, L_00000000029325e0, L_0000000002931b40, C4<1>, C4<1>;
L_0000000002940840 .functor OR 1, L_0000000002941790, L_0000000002940ed0, C4<0>, C4<0>;
L_0000000002941cd0 .functor AND 1, L_0000000002932540, L_0000000002931b40, C4<1>, C4<1>;
L_0000000002940220 .functor OR 1, L_0000000002940840, L_0000000002941cd0, C4<0>, C4<0>;
v000000000290e770_0 .net *"_s0", 0 0, L_00000000029406f0;  1 drivers
v000000000290f0d0_0 .net *"_s10", 0 0, L_0000000002941cd0;  1 drivers
v000000000290fa30_0 .net *"_s4", 0 0, L_0000000002941790;  1 drivers
v0000000002910570_0 .net *"_s6", 0 0, L_0000000002940ed0;  1 drivers
v000000000290ffd0_0 .net *"_s8", 0 0, L_0000000002940840;  1 drivers
v000000000290e810_0 .net "a", 0 0, L_00000000029325e0;  1 drivers
v0000000002910750_0 .net "b", 0 0, L_0000000002932540;  1 drivers
v000000000290f670_0 .net "cin", 0 0, L_0000000002931b40;  1 drivers
v000000000290f530_0 .net "cout", 0 0, L_0000000002940220;  1 drivers
v000000000290fcb0_0 .net "sum", 0 0, L_0000000002941250;  1 drivers
S_0000000002913e90 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028abae0 .param/l "i" 0 5 15, +C4<01110>;
S_0000000002912b10 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002913e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002941330 .functor XOR 1, L_0000000002931dc0, L_0000000002932a40, C4<0>, C4<0>;
L_00000000029415d0 .functor XOR 1, L_0000000002941330, L_0000000002930c40, C4<0>, C4<0>;
L_00000000029413a0 .functor AND 1, L_0000000002931dc0, L_0000000002932a40, C4<1>, C4<1>;
L_0000000002941800 .functor AND 1, L_0000000002931dc0, L_0000000002930c40, C4<1>, C4<1>;
L_00000000029418e0 .functor OR 1, L_00000000029413a0, L_0000000002941800, C4<0>, C4<0>;
L_0000000002941950 .functor AND 1, L_0000000002932a40, L_0000000002930c40, C4<1>, C4<1>;
L_0000000002940450 .functor OR 1, L_00000000029418e0, L_0000000002941950, C4<0>, C4<0>;
v000000000290e130_0 .net *"_s0", 0 0, L_0000000002941330;  1 drivers
v000000000290f490_0 .net *"_s10", 0 0, L_0000000002941950;  1 drivers
v000000000290f5d0_0 .net *"_s4", 0 0, L_00000000029413a0;  1 drivers
v000000000290e310_0 .net *"_s6", 0 0, L_0000000002941800;  1 drivers
v000000000290e950_0 .net *"_s8", 0 0, L_00000000029418e0;  1 drivers
v000000000290f710_0 .net "a", 0 0, L_0000000002931dc0;  1 drivers
v0000000002910430_0 .net "b", 0 0, L_0000000002932a40;  1 drivers
v000000000290e590_0 .net "cin", 0 0, L_0000000002930c40;  1 drivers
v000000000290eef0_0 .net "cout", 0 0, L_0000000002940450;  1 drivers
v000000000290fb70_0 .net "sum", 0 0, L_00000000029415d0;  1 drivers
S_0000000002912e10 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_0000000000f7e3c0;
 .timescale 0 0;
P_00000000028abb20 .param/l "i" 0 5 15, +C4<01111>;
S_0000000002912390 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002912e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029419c0 .functor XOR 1, L_0000000002932400, L_0000000002931be0, C4<0>, C4<0>;
L_0000000002940b50 .functor XOR 1, L_00000000029419c0, L_0000000002930e20, C4<0>, C4<0>;
L_00000000029407d0 .functor AND 1, L_0000000002932400, L_0000000002931be0, C4<1>, C4<1>;
L_00000000029408b0 .functor AND 1, L_0000000002932400, L_0000000002930e20, C4<1>, C4<1>;
L_0000000002940300 .functor OR 1, L_00000000029407d0, L_00000000029408b0, C4<0>, C4<0>;
L_0000000002940920 .functor AND 1, L_0000000002931be0, L_0000000002930e20, C4<1>, C4<1>;
L_0000000002941a30 .functor OR 1, L_0000000002940300, L_0000000002940920, C4<0>, C4<0>;
v000000000290f7b0_0 .net *"_s0", 0 0, L_00000000029419c0;  1 drivers
v000000000290e630_0 .net *"_s10", 0 0, L_0000000002940920;  1 drivers
v000000000290fd50_0 .net *"_s4", 0 0, L_00000000029407d0;  1 drivers
v000000000290fdf0_0 .net *"_s6", 0 0, L_00000000029408b0;  1 drivers
v00000000029107f0_0 .net *"_s8", 0 0, L_0000000002940300;  1 drivers
v000000000290e6d0_0 .net "a", 0 0, L_0000000002932400;  1 drivers
v000000000290e3b0_0 .net "b", 0 0, L_0000000002931be0;  1 drivers
v0000000002910390_0 .net "cin", 0 0, L_0000000002930e20;  1 drivers
v0000000002910110_0 .net "cout", 0 0, L_0000000002941a30;  1 drivers
v000000000290f850_0 .net "sum", 0 0, L_0000000002940b50;  1 drivers
S_0000000002912c90 .scope module, "andd" "nbit_and" 4 30, 5 73 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028abb60 .param/l "size" 0 5 74, +C4<00000000000000000000000000010000>;
L_0000000002993e00 .functor AND 16, v0000000002934020_0, v0000000002934980_0, C4<1111111111111111>, C4<1111111111111111>;
L_00000000029443e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290e090_0 .net/2u *"_s12", 0 0, L_00000000029443e8;  1 drivers
v000000000290edb0_0 .net *"_s18", 0 0, L_0000000002997270;  1 drivers
v000000000290ec70_0 .net *"_s5", 0 0, L_0000000002997f90;  1 drivers
L_00000000029443a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290e270_0 .net/2u *"_s8", 0 0, L_00000000029443a0;  1 drivers
v000000000290e450_0 .net "f", 3 0, L_00000000029988f0;  alias, 1 drivers
v000000000290e4f0_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v000000000290f210_0 .net "in2", 15 0, v0000000002934980_0;  alias, 1 drivers
v000000000290e8b0_0 .net "return1", 15 0, L_0000000002993e00;  alias, 1 drivers
L_0000000002997f90 .part L_0000000002993e00, 15, 1;
L_00000000029988f0 .concat8 [ 1 1 1 1], L_0000000002997f90, L_00000000029443a0, L_0000000002997270, L_00000000029443e8;
L_0000000002997270 .reduce/nor L_0000000002993e00;
S_0000000002913a10 .scope module, "ls" "nbit_left_shift" 4 32, 5 102 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_00000000028abba0 .param/l "size" 0 5 103, +C4<00000000000000000000000000010000>;
v000000000290e9f0_0 .net *"_s10", 31 0, L_0000000002998530;  1 drivers
L_0000000002944508 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000290ea90_0 .net *"_s13", 27 0, L_0000000002944508;  1 drivers
v000000000290f350_0 .net *"_s14", 31 0, L_0000000002997bd0;  1 drivers
v000000000290eb30_0 .net *"_s17", 0 0, L_0000000002998df0;  1 drivers
L_0000000002944550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290ebd0_0 .net/2u *"_s20", 0 0, L_0000000002944550;  1 drivers
v000000000290ed10_0 .net *"_s26", 0 0, L_0000000002997a90;  1 drivers
v0000000002918f70_0 .net *"_s5", 0 0, L_00000000029983f0;  1 drivers
L_00000000029444c0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000000002918610_0 .net/2u *"_s8", 31 0, L_00000000029444c0;  1 drivers
v0000000002917e90_0 .net "f", 3 0, L_00000000029979f0;  alias, 1 drivers
v00000000029189d0_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002918d90_0 .net "return1", 15 0, L_0000000002996a50;  alias, 1 drivers
v00000000029187f0_0 .net "shiftb", 3 0, L_0000000002930420;  alias, 1 drivers
L_0000000002996a50 .shift/l 16, v0000000002934020_0, L_0000000002930420;
L_00000000029983f0 .part L_0000000002996a50, 15, 1;
L_0000000002998530 .concat [ 4 28 0 0], L_0000000002930420, L_0000000002944508;
L_0000000002997bd0 .arith/sub 32, L_00000000029444c0, L_0000000002998530;
L_0000000002998df0 .part/v v0000000002934020_0, L_0000000002997bd0, 1;
L_00000000029979f0 .concat8 [ 1 1 1 1], L_00000000029983f0, L_0000000002998df0, L_0000000002997a90, L_0000000002944550;
L_0000000002997a90 .reduce/nor L_0000000002996a50;
S_0000000002913110 .scope module, "mult" "nbit_multiplier" 4 28, 5 47 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028abca0 .param/l "size" 0 5 48, +C4<00000000000000000000000000010000>;
v00000000029172b0_0 .net *"_s0", 0 0, L_0000000002998850;  1 drivers
L_0000000002944280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002918ed0_0 .net *"_s12", 0 0, L_0000000002944280;  1 drivers
v00000000029182f0_0 .net *"_s14", 16 0, L_0000000002998c10;  1 drivers
v00000000029184d0_0 .net *"_s5", 16 0, L_0000000002997950;  1 drivers
L_0000000002944238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002917530_0 .net *"_s8", 0 0, L_0000000002944238;  1 drivers
v0000000002916ef0_0 .net *"_s9", 16 0, L_0000000002996af0;  1 drivers
v0000000002917c10_0 .net8 "f", 3 0, RS_00000000028b7038;  alias, 2 drivers
v0000000002918c50_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002917170_0 .net "in2", 15 0, v0000000002934980_0;  alias, 1 drivers
v00000000029178f0_0 .net "return1", 15 0, L_00000000029978b0;  alias, 1 drivers
L_0000000002998350 .part/pv L_0000000002998850, 0, 1, 4;
L_0000000002998850 .part L_0000000002998c10, 16, 1;
L_00000000029978b0 .part L_0000000002998c10, 0, 16;
L_0000000002997950 .concat [ 16 1 0 0], v0000000002934020_0, L_0000000002944238;
L_0000000002996af0 .concat [ 16 1 0 0], v0000000002934980_0, L_0000000002944280;
L_0000000002998c10 .arith/mult 17, L_0000000002997950, L_0000000002996af0;
S_0000000002913b90 .scope module, "mx" "mux" 4 37, 5 158 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 16 "e"
    .port_info 5 /INPUT 16 "f"
    .port_info 6 /INPUT 16 "g"
    .port_info 7 /INPUT 16 "h"
    .port_info 8 /INPUT 16 "i"
    .port_info 9 /INPUT 4 "sel"
    .port_info 10 /OUTPUT 16 "return1"
    .port_info 11 /INPUT 1 "execute"
v0000000002917030_0 .net "a", 15 0, L_0000000002932d60;  alias, 1 drivers
v0000000002918250_0 .net "b", 15 0, L_0000000002994b10;  alias, 1 drivers
v0000000002918890_0 .net "c", 15 0, L_00000000029978b0;  alias, 1 drivers
v0000000002918a70_0 .net "d", 15 0, L_0000000002993fc0;  alias, 1 drivers
v0000000002916d10_0 .net "e", 15 0, L_0000000002993e00;  alias, 1 drivers
v0000000002916f90_0 .net "execute", 0 0, v000000000292e1c0_0;  alias, 1 drivers
v00000000029173f0_0 .net "f", 15 0, L_0000000002993a10;  alias, 1 drivers
v0000000002916db0_0 .net "g", 15 0, L_00000000029985d0;  alias, 1 drivers
v0000000002917850_0 .net "h", 15 0, L_0000000002996a50;  alias, 1 drivers
v0000000002919010_0 .net "i", 15 0, L_0000000002998990;  alias, 1 drivers
v0000000002917990_0 .var "return1", 15 0;
v0000000002917a30_0 .net "sel", 3 0, L_000000000292f020;  alias, 1 drivers
E_00000000028abd20 .event posedge, v0000000002916f90_0;
S_0000000002913410 .scope module, "mxf" "fourbit_mux" 4 38, 5 183 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a2"
    .port_info 1 /INPUT 4 "b2"
    .port_info 2 /INPUT 4 "c2"
    .port_info 3 /INPUT 4 "d2"
    .port_info 4 /INPUT 4 "e2"
    .port_info 5 /INPUT 4 "f2"
    .port_info 6 /INPUT 4 "g2"
    .port_info 7 /INPUT 4 "h2"
    .port_info 8 /INPUT 4 "i2"
    .port_info 9 /INPUT 4 "sel2"
    .port_info 10 /OUTPUT 4 "return1"
    .port_info 11 /INPUT 1 "execute"
v0000000002916e50_0 .net "a2", 3 0, L_00000000029329a0;  alias, 1 drivers
v00000000029168b0_0 .net "b2", 3 0, L_0000000002997d10;  alias, 1 drivers
v0000000002917ad0_0 .net8 "c2", 3 0, RS_00000000028b7038;  alias, 2 drivers
v0000000002918390_0 .net "d2", 3 0, L_0000000002997ef0;  alias, 1 drivers
v0000000002917210_0 .net "e2", 3 0, L_00000000029988f0;  alias, 1 drivers
v0000000002918570_0 .net "execute", 0 0, v000000000292e1c0_0;  alias, 1 drivers
v00000000029181b0_0 .net "f2", 3 0, L_0000000002998d50;  alias, 1 drivers
v0000000002917fd0_0 .net "g2", 3 0, L_0000000002998fd0;  alias, 1 drivers
v0000000002917490_0 .net "h2", 3 0, L_00000000029979f0;  alias, 1 drivers
v00000000029170d0_0 .net "i2", 3 0, L_0000000002998030;  alias, 1 drivers
v0000000002918cf0_0 .var "return1", 3 0;
v0000000002918930_0 .net "sel2", 3 0, L_000000000292f020;  alias, 1 drivers
S_0000000002912f90 .scope module, "orr" "nbit_or" 4 29, 5 59 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028abd60 .param/l "size" 0 5 60, +C4<00000000000000000000000000010000>;
L_0000000002993fc0 .functor OR 16, v0000000002934020_0, v0000000002934980_0, C4<0000000000000000>, C4<0000000000000000>;
L_0000000002944358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002917d50_0 .net/2u *"_s12", 0 0, L_0000000002944358;  1 drivers
v0000000002917df0_0 .net *"_s18", 0 0, L_0000000002998670;  1 drivers
v00000000029175d0_0 .net *"_s5", 0 0, L_0000000002997e50;  1 drivers
L_0000000002944310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029186b0_0 .net/2u *"_s8", 0 0, L_0000000002944310;  1 drivers
v0000000002918bb0_0 .net "f", 3 0, L_0000000002997ef0;  alias, 1 drivers
v0000000002918110_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002917350_0 .net "in2", 15 0, v0000000002934980_0;  alias, 1 drivers
v0000000002917b70_0 .net "return1", 15 0, L_0000000002993fc0;  alias, 1 drivers
L_0000000002997e50 .part L_0000000002993fc0, 15, 1;
L_0000000002997ef0 .concat8 [ 1 1 1 1], L_0000000002997e50, L_0000000002944310, L_0000000002998670, L_0000000002944358;
L_0000000002998670 .reduce/nor L_0000000002993fc0;
S_0000000002912690 .scope module, "rr" "nbit_right_rotate" 4 34, 5 135 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_00000000028abda0 .param/l "size" 0 5 136, +C4<00000000000000000000000000010000>;
v0000000002918430_0 .net *"_s0", 31 0, L_0000000002996eb0;  1 drivers
v0000000002917670_0 .net *"_s12", 31 0, L_0000000002998f30;  1 drivers
L_0000000002944670 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002918750_0 .net *"_s15", 27 0, L_0000000002944670;  1 drivers
L_00000000029446b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002917cb0_0 .net/2u *"_s16", 31 0, L_00000000029446b8;  1 drivers
v0000000002918b10_0 .net *"_s18", 31 0, L_0000000002997c70;  1 drivers
v0000000002918e30_0 .net *"_s21", 0 0, L_0000000002999110;  1 drivers
L_0000000002944700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029177b0_0 .net/2u *"_s24", 0 0, L_0000000002944700;  1 drivers
v0000000002917f30_0 .net *"_s30", 0 0, L_0000000002998a30;  1 drivers
v0000000002917710_0 .net *"_s9", 0 0, L_0000000002997810;  1 drivers
v0000000002916bd0_0 .net "f", 3 0, L_0000000002998030;  alias, 1 drivers
v0000000002916950_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v00000000029169f0_0 .net "return1", 15 0, L_0000000002998990;  alias, 1 drivers
v0000000002918070_0 .net "shiftb", 3 0, L_0000000002930420;  alias, 1 drivers
v0000000002916a90_0 .net "tmp", 31 0, L_0000000002997db0;  1 drivers
L_0000000002996eb0 .concat [ 16 16 0 0], v0000000002934020_0, v0000000002934020_0;
L_0000000002997db0 .shift/r 32, L_0000000002996eb0, L_0000000002930420;
L_0000000002998990 .part L_0000000002997db0, 0, 16;
L_0000000002997810 .part L_0000000002998990, 15, 1;
L_0000000002998f30 .concat [ 4 28 0 0], L_0000000002930420, L_0000000002944670;
L_0000000002997c70 .arith/sub 32, L_0000000002998f30, L_00000000029446b8;
L_0000000002999110 .part/v v0000000002934020_0, L_0000000002997c70, 1;
L_0000000002998030 .concat8 [ 1 1 1 1], L_0000000002997810, L_0000000002999110, L_0000000002998a30, L_0000000002944700;
L_0000000002998a30 .reduce/nor L_0000000002998990;
S_0000000002912090 .scope module, "rs" "nbit_right_shift" 4 33, 5 118 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_00000000028abde0 .param/l "size" 0 5 119, +C4<00000000000000000000000000010000>;
L_0000000002944598 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002916b30_0 .net *"_s11", 27 0, L_0000000002944598;  1 drivers
L_00000000029445e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002916c70_0 .net/2u *"_s12", 31 0, L_00000000029445e0;  1 drivers
v0000000002919d30_0 .net *"_s14", 31 0, L_0000000002996e10;  1 drivers
v00000000029196f0_0 .net *"_s17", 0 0, L_0000000002998710;  1 drivers
L_0000000002944628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000291a410_0 .net/2u *"_s20", 0 0, L_0000000002944628;  1 drivers
v000000000291a550_0 .net *"_s26", 0 0, L_0000000002997b30;  1 drivers
v0000000002919bf0_0 .net *"_s5", 0 0, L_0000000002997770;  1 drivers
v000000000291a0f0_0 .net *"_s8", 31 0, L_0000000002998e90;  1 drivers
v0000000002919c90_0 .net "f", 3 0, L_0000000002998fd0;  alias, 1 drivers
v000000000291a5f0_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002919510_0 .net "return1", 15 0, L_00000000029985d0;  alias, 1 drivers
v0000000002919e70_0 .net "shiftb", 3 0, L_0000000002930420;  alias, 1 drivers
L_00000000029985d0 .shift/r 16, v0000000002934020_0, L_0000000002930420;
L_0000000002997770 .part L_00000000029985d0, 15, 1;
L_0000000002998e90 .concat [ 4 28 0 0], L_0000000002930420, L_0000000002944598;
L_0000000002996e10 .arith/sub 32, L_0000000002998e90, L_00000000029445e0;
L_0000000002998710 .part/v v0000000002934020_0, L_0000000002996e10, 1;
L_0000000002998fd0 .concat8 [ 1 1 1 1], L_0000000002997770, L_0000000002998710, L_0000000002997b30, L_0000000002944628;
L_0000000002997b30 .reduce/nor L_00000000029985d0;
S_0000000002913590 .scope module, "sub" "nbit_subtractor" 4 27, 5 24 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028abe20 .param/l "size" 0 5 25, +C4<00000000000000000000000000010000>;
L_0000000002940610 .functor NOT 16, v0000000002934980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000029343e0_0 .net "f", 3 0, L_0000000002997d10;  alias, 1 drivers
v00000000029356a0_0 .net "f_intermediate", 3 0, L_0000000002995650;  1 drivers
v0000000002934f20_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002933da0_0 .net "in2", 15 0, v0000000002934980_0;  alias, 1 drivers
v0000000002935740_0 .net "in2_inverse", 15 0, L_0000000002940610;  1 drivers
v00000000029357e0_0 .net "in2_negative", 15 0, L_00000000029967d0;  1 drivers
v0000000002933580_0 .net "return1", 15 0, L_0000000002994b10;  alias, 1 drivers
S_0000000002912210 .scope module, "add" "nbit_adder" 5 37, 5 1 0, S_0000000002913590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028acba0 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_0000000002990600 .functor XOR 1, L_0000000002996690, L_0000000002994f70, C4<0>, C4<0>;
L_0000000002944160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002926900_0 .net/2s *"_s116", 0 0, L_0000000002944160;  1 drivers
v00000000029285c0_0 .net *"_s121", 0 0, L_0000000002995470;  1 drivers
v00000000029287a0_0 .net *"_s125", 0 0, L_0000000002996690;  1 drivers
v0000000002927760_0 .net *"_s127", 0 0, L_0000000002994f70;  1 drivers
v0000000002927bc0_0 .net *"_s128", 0 0, L_0000000002990600;  1 drivers
v0000000002926ea0_0 .net *"_s132", 31 0, L_0000000002994890;  1 drivers
v0000000002927e40_0 .net *"_s135", 0 0, L_0000000002996050;  1 drivers
v0000000002928660_0 .net *"_s140", 0 0, L_0000000002994e30;  1 drivers
v0000000002928980_0 .net "carry", 16 0, L_0000000002995fb0;  1 drivers
v0000000002928020_0 .net "f", 3 0, L_0000000002995650;  alias, 1 drivers
v0000000002928c00_0 .net "in1", 15 0, L_0000000002940610;  alias, 1 drivers
L_00000000029441a8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002928e80_0 .net "in2", 15 0, L_00000000029441a8;  1 drivers
v00000000029280c0_0 .net "return1", 15 0, L_00000000029967d0;  alias, 1 drivers
L_0000000002931c80 .part L_0000000002940610, 0, 1;
L_00000000029316e0 .part L_00000000029441a8, 0, 1;
L_0000000002931aa0 .part L_0000000002995fb0, 0, 1;
L_00000000029315a0 .part L_0000000002940610, 1, 1;
L_0000000002932e00 .part L_00000000029441a8, 1, 1;
L_00000000029322c0 .part L_0000000002995fb0, 1, 1;
L_0000000002931d20 .part L_0000000002940610, 2, 1;
L_00000000029327c0 .part L_00000000029441a8, 2, 1;
L_0000000002932680 .part L_0000000002995fb0, 2, 1;
L_00000000029310a0 .part L_0000000002940610, 3, 1;
L_0000000002932ae0 .part L_00000000029441a8, 3, 1;
L_0000000002931e60 .part L_0000000002995fb0, 3, 1;
L_0000000002931780 .part L_0000000002940610, 4, 1;
L_0000000002932b80 .part L_00000000029441a8, 4, 1;
L_0000000002931960 .part L_0000000002995fb0, 4, 1;
L_0000000002930a60 .part L_0000000002940610, 5, 1;
L_0000000002931f00 .part L_00000000029441a8, 5, 1;
L_0000000002931000 .part L_0000000002995fb0, 5, 1;
L_0000000002932f40 .part L_0000000002940610, 6, 1;
L_0000000002931140 .part L_00000000029441a8, 6, 1;
L_0000000002932180 .part L_0000000002995fb0, 6, 1;
L_0000000002931820 .part L_0000000002940610, 7, 1;
L_0000000002931fa0 .part L_00000000029441a8, 7, 1;
L_0000000002932ea0 .part L_0000000002995fb0, 7, 1;
L_0000000002931a00 .part L_0000000002940610, 8, 1;
L_0000000002932c20 .part L_00000000029441a8, 8, 1;
L_0000000002932fe0 .part L_0000000002995fb0, 8, 1;
L_00000000029320e0 .part L_0000000002940610, 9, 1;
L_0000000002932720 .part L_00000000029441a8, 9, 1;
L_0000000002932360 .part L_0000000002995fb0, 9, 1;
L_0000000002930f60 .part L_0000000002940610, 10, 1;
L_0000000002932860 .part L_00000000029441a8, 10, 1;
L_0000000002932cc0 .part L_0000000002995fb0, 10, 1;
L_0000000002933080 .part L_0000000002940610, 11, 1;
L_0000000002930920 .part L_00000000029441a8, 11, 1;
L_00000000029309c0 .part L_0000000002995fb0, 11, 1;
L_0000000002930b00 .part L_0000000002940610, 12, 1;
L_0000000002930ba0 .part L_00000000029441a8, 12, 1;
L_0000000002930ce0 .part L_0000000002995fb0, 12, 1;
L_0000000002930d80 .part L_0000000002940610, 13, 1;
L_00000000029311e0 .part L_00000000029441a8, 13, 1;
L_0000000002931280 .part L_0000000002995fb0, 13, 1;
L_0000000002931320 .part L_0000000002940610, 14, 1;
L_00000000029313c0 .part L_00000000029441a8, 14, 1;
L_0000000002931460 .part L_0000000002995fb0, 14, 1;
L_0000000002996910 .part L_0000000002940610, 15, 1;
L_00000000029955b0 .part L_00000000029441a8, 15, 1;
L_0000000002994d90 .part L_0000000002995fb0, 15, 1;
LS_00000000029967d0_0_0 .concat8 [ 1 1 1 1], L_0000000002940370, L_0000000002941020, L_0000000002941e90, L_000000000298cc60;
LS_00000000029967d0_0_4 .concat8 [ 1 1 1 1], L_000000000298c8e0, L_000000000298ce20, L_000000000298d050, L_000000000298dbb0;
LS_00000000029967d0_0_8 .concat8 [ 1 1 1 1], L_000000000298c1e0, L_000000000298c330, L_000000000298c3a0, L_000000000298d280;
LS_00000000029967d0_0_12 .concat8 [ 1 1 1 1], L_000000000298dde0, L_000000000298dd70, L_0000000002990a60, L_0000000002991160;
L_00000000029967d0 .concat8 [ 4 4 4 4], LS_00000000029967d0_0_0, LS_00000000029967d0_0_4, LS_00000000029967d0_0_8, LS_00000000029967d0_0_12;
LS_0000000002995fb0_0_0 .concat8 [ 1 1 1 1], L_0000000002944160, L_00000000029403e0, L_0000000002941db0, L_0000000002941fe0;
LS_0000000002995fb0_0_4 .concat8 [ 1 1 1 1], L_000000000298c4f0, L_000000000298d3d0, L_000000000298c410, L_000000000298c950;
LS_0000000002995fb0_0_8 .concat8 [ 1 1 1 1], L_000000000298d980, L_000000000298cd40, L_000000000298d210, L_000000000298cf00;
LS_0000000002995fb0_0_12 .concat8 [ 1 1 1 1], L_000000000298d2f0, L_000000000298dfa0, L_0000000002990210, L_0000000002990280;
LS_0000000002995fb0_0_16 .concat8 [ 1 0 0 0], L_00000000029919b0;
LS_0000000002995fb0_1_0 .concat8 [ 4 4 4 4], LS_0000000002995fb0_0_0, LS_0000000002995fb0_0_4, LS_0000000002995fb0_0_8, LS_0000000002995fb0_0_12;
LS_0000000002995fb0_1_4 .concat8 [ 1 0 0 0], LS_0000000002995fb0_0_16;
L_0000000002995fb0 .concat8 [ 16 1 0 0], LS_0000000002995fb0_1_0, LS_0000000002995fb0_1_4;
L_0000000002995470 .part L_0000000002995fb0, 16, 1;
L_0000000002996690 .part L_0000000002995fb0, 16, 1;
L_0000000002994f70 .part L_0000000002995fb0, 15, 1;
L_0000000002994890 .concat [ 16 16 0 0], L_00000000029441a8, L_0000000002940610;
L_0000000002996050 .reduce/nor L_0000000002994890;
L_0000000002995650 .concat8 [ 1 1 1 1], L_0000000002994e30, L_0000000002995470, L_0000000002996050, L_0000000002990600;
L_0000000002994e30 .part L_00000000029967d0, 15, 1;
S_0000000002913290 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ace20 .param/l "i" 0 5 15, +C4<00>;
S_0000000002912810 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002913290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002940f40 .functor XOR 1, L_0000000002931c80, L_00000000029316e0, C4<0>, C4<0>;
L_0000000002940370 .functor XOR 1, L_0000000002940f40, L_0000000002931aa0, C4<0>, C4<0>;
L_0000000002940140 .functor AND 1, L_0000000002931c80, L_00000000029316e0, C4<1>, C4<1>;
L_0000000002940df0 .functor AND 1, L_0000000002931c80, L_0000000002931aa0, C4<1>, C4<1>;
L_0000000002941410 .functor OR 1, L_0000000002940140, L_0000000002940df0, C4<0>, C4<0>;
L_0000000002940c30 .functor AND 1, L_00000000029316e0, L_0000000002931aa0, C4<1>, C4<1>;
L_00000000029403e0 .functor OR 1, L_0000000002941410, L_0000000002940c30, C4<0>, C4<0>;
v000000000291ac30_0 .net *"_s0", 0 0, L_0000000002940f40;  1 drivers
v0000000002919830_0 .net *"_s10", 0 0, L_0000000002940c30;  1 drivers
v000000000291b130_0 .net *"_s4", 0 0, L_0000000002940140;  1 drivers
v000000000291ad70_0 .net *"_s6", 0 0, L_0000000002940df0;  1 drivers
v00000000029190b0_0 .net *"_s8", 0 0, L_0000000002941410;  1 drivers
v000000000291acd0_0 .net "a", 0 0, L_0000000002931c80;  1 drivers
v000000000291aa50_0 .net "b", 0 0, L_00000000029316e0;  1 drivers
v000000000291af50_0 .net "cin", 0 0, L_0000000002931aa0;  1 drivers
v000000000291b1d0_0 .net "cout", 0 0, L_00000000029403e0;  1 drivers
v000000000291a190_0 .net "sum", 0 0, L_0000000002940370;  1 drivers
S_000000000291efc0 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028acc60 .param/l "i" 0 5 15, +C4<01>;
S_000000000291e9c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002940fb0 .functor XOR 1, L_00000000029315a0, L_0000000002932e00, C4<0>, C4<0>;
L_0000000002941020 .functor XOR 1, L_0000000002940fb0, L_00000000029322c0, C4<0>, C4<0>;
L_0000000002941480 .functor AND 1, L_00000000029315a0, L_0000000002932e00, C4<1>, C4<1>;
L_0000000002941aa0 .functor AND 1, L_00000000029315a0, L_00000000029322c0, C4<1>, C4<1>;
L_0000000002941b10 .functor OR 1, L_0000000002941480, L_0000000002941aa0, C4<0>, C4<0>;
L_0000000002941b80 .functor AND 1, L_0000000002932e00, L_00000000029322c0, C4<1>, C4<1>;
L_0000000002941db0 .functor OR 1, L_0000000002941b10, L_0000000002941b80, C4<0>, C4<0>;
v000000000291b630_0 .net *"_s0", 0 0, L_0000000002940fb0;  1 drivers
v000000000291a230_0 .net *"_s10", 0 0, L_0000000002941b80;  1 drivers
v000000000291a730_0 .net *"_s4", 0 0, L_0000000002941480;  1 drivers
v0000000002919470_0 .net *"_s6", 0 0, L_0000000002941aa0;  1 drivers
v0000000002919f10_0 .net *"_s8", 0 0, L_0000000002941b10;  1 drivers
v0000000002919fb0_0 .net "a", 0 0, L_00000000029315a0;  1 drivers
v000000000291a4b0_0 .net "b", 0 0, L_0000000002932e00;  1 drivers
v00000000029191f0_0 .net "cin", 0 0, L_00000000029322c0;  1 drivers
v000000000291a2d0_0 .net "cout", 0 0, L_0000000002941db0;  1 drivers
v0000000002919dd0_0 .net "sum", 0 0, L_0000000002941020;  1 drivers
S_000000000291eb40 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028acda0 .param/l "i" 0 5 15, +C4<010>;
S_000000000291ecc0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002942050 .functor XOR 1, L_0000000002931d20, L_00000000029327c0, C4<0>, C4<0>;
L_0000000002941e90 .functor XOR 1, L_0000000002942050, L_0000000002932680, C4<0>, C4<0>;
L_0000000002941d40 .functor AND 1, L_0000000002931d20, L_00000000029327c0, C4<1>, C4<1>;
L_0000000002941e20 .functor AND 1, L_0000000002931d20, L_0000000002932680, C4<1>, C4<1>;
L_0000000002941f00 .functor OR 1, L_0000000002941d40, L_0000000002941e20, C4<0>, C4<0>;
L_0000000002941f70 .functor AND 1, L_00000000029327c0, L_0000000002932680, C4<1>, C4<1>;
L_0000000002941fe0 .functor OR 1, L_0000000002941f00, L_0000000002941f70, C4<0>, C4<0>;
v0000000002919790_0 .net *"_s0", 0 0, L_0000000002942050;  1 drivers
v00000000029193d0_0 .net *"_s10", 0 0, L_0000000002941f70;  1 drivers
v000000000291a050_0 .net *"_s4", 0 0, L_0000000002941d40;  1 drivers
v000000000291a370_0 .net *"_s6", 0 0, L_0000000002941e20;  1 drivers
v000000000291ae10_0 .net *"_s8", 0 0, L_0000000002941f00;  1 drivers
v00000000029198d0_0 .net "a", 0 0, L_0000000002931d20;  1 drivers
v000000000291a910_0 .net "b", 0 0, L_00000000029327c0;  1 drivers
v000000000291a690_0 .net "cin", 0 0, L_0000000002932680;  1 drivers
v000000000291a7d0_0 .net "cout", 0 0, L_0000000002941fe0;  1 drivers
v000000000291aeb0_0 .net "sum", 0 0, L_0000000002941e90;  1 drivers
S_000000000291e240 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028acfe0 .param/l "i" 0 5 15, +C4<011>;
S_000000000291f140 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298c870 .functor XOR 1, L_00000000029310a0, L_0000000002932ae0, C4<0>, C4<0>;
L_000000000298cc60 .functor XOR 1, L_000000000298c870, L_0000000002931e60, C4<0>, C4<0>;
L_000000000298d750 .functor AND 1, L_00000000029310a0, L_0000000002932ae0, C4<1>, C4<1>;
L_000000000298dad0 .functor AND 1, L_00000000029310a0, L_0000000002931e60, C4<1>, C4<1>;
L_000000000298d6e0 .functor OR 1, L_000000000298d750, L_000000000298dad0, C4<0>, C4<0>;
L_000000000298d440 .functor AND 1, L_0000000002932ae0, L_0000000002931e60, C4<1>, C4<1>;
L_000000000298c4f0 .functor OR 1, L_000000000298d6e0, L_000000000298d440, C4<0>, C4<0>;
v00000000029195b0_0 .net *"_s0", 0 0, L_000000000298c870;  1 drivers
v000000000291a870_0 .net *"_s10", 0 0, L_000000000298d440;  1 drivers
v0000000002919650_0 .net *"_s4", 0 0, L_000000000298d750;  1 drivers
v0000000002919970_0 .net *"_s6", 0 0, L_000000000298dad0;  1 drivers
v000000000291a9b0_0 .net *"_s8", 0 0, L_000000000298d6e0;  1 drivers
v000000000291b6d0_0 .net "a", 0 0, L_00000000029310a0;  1 drivers
v0000000002919ab0_0 .net "b", 0 0, L_0000000002932ae0;  1 drivers
v000000000291b770_0 .net "cin", 0 0, L_0000000002931e60;  1 drivers
v000000000291b810_0 .net "cout", 0 0, L_000000000298c4f0;  1 drivers
v000000000291b450_0 .net "sum", 0 0, L_000000000298cc60;  1 drivers
S_000000000291ee40 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028acf20 .param/l "i" 0 5 15, +C4<0100>;
S_000000000291f2c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298d130 .functor XOR 1, L_0000000002931780, L_0000000002932b80, C4<0>, C4<0>;
L_000000000298c8e0 .functor XOR 1, L_000000000298d130, L_0000000002931960, C4<0>, C4<0>;
L_000000000298d4b0 .functor AND 1, L_0000000002931780, L_0000000002932b80, C4<1>, C4<1>;
L_000000000298d520 .functor AND 1, L_0000000002931780, L_0000000002931960, C4<1>, C4<1>;
L_000000000298d9f0 .functor OR 1, L_000000000298d4b0, L_000000000298d520, C4<0>, C4<0>;
L_000000000298d590 .functor AND 1, L_0000000002932b80, L_0000000002931960, C4<1>, C4<1>;
L_000000000298d3d0 .functor OR 1, L_000000000298d9f0, L_000000000298d590, C4<0>, C4<0>;
v000000000291aff0_0 .net *"_s0", 0 0, L_000000000298d130;  1 drivers
v0000000002919a10_0 .net *"_s10", 0 0, L_000000000298d590;  1 drivers
v000000000291aaf0_0 .net *"_s4", 0 0, L_000000000298d4b0;  1 drivers
v0000000002919b50_0 .net *"_s6", 0 0, L_000000000298d520;  1 drivers
v000000000291ab90_0 .net *"_s8", 0 0, L_000000000298d9f0;  1 drivers
v000000000291b090_0 .net "a", 0 0, L_0000000002931780;  1 drivers
v000000000291b270_0 .net "b", 0 0, L_0000000002932b80;  1 drivers
v000000000291b4f0_0 .net "cin", 0 0, L_0000000002931960;  1 drivers
v000000000291b310_0 .net "cout", 0 0, L_000000000298d3d0;  1 drivers
v000000000291b3b0_0 .net "sum", 0 0, L_000000000298c8e0;  1 drivers
S_000000000291f440 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad7e0 .param/l "i" 0 5 15, +C4<0101>;
S_000000000291e840 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291f440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298ccd0 .functor XOR 1, L_0000000002930a60, L_0000000002931f00, C4<0>, C4<0>;
L_000000000298ce20 .functor XOR 1, L_000000000298ccd0, L_0000000002931000, C4<0>, C4<0>;
L_000000000298c5d0 .functor AND 1, L_0000000002930a60, L_0000000002931f00, C4<1>, C4<1>;
L_000000000298da60 .functor AND 1, L_0000000002930a60, L_0000000002931000, C4<1>, C4<1>;
L_000000000298db40 .functor OR 1, L_000000000298c5d0, L_000000000298da60, C4<0>, C4<0>;
L_000000000298d1a0 .functor AND 1, L_0000000002931f00, L_0000000002931000, C4<1>, C4<1>;
L_000000000298c410 .functor OR 1, L_000000000298db40, L_000000000298d1a0, C4<0>, C4<0>;
v0000000002919150_0 .net *"_s0", 0 0, L_000000000298ccd0;  1 drivers
v000000000291b590_0 .net *"_s10", 0 0, L_000000000298d1a0;  1 drivers
v0000000002919290_0 .net *"_s4", 0 0, L_000000000298c5d0;  1 drivers
v0000000002919330_0 .net *"_s6", 0 0, L_000000000298da60;  1 drivers
v000000000291ba90_0 .net *"_s8", 0 0, L_000000000298db40;  1 drivers
v000000000291b950_0 .net "a", 0 0, L_0000000002930a60;  1 drivers
v000000000291b8b0_0 .net "b", 0 0, L_0000000002931f00;  1 drivers
v000000000291be50_0 .net "cin", 0 0, L_0000000002931000;  1 drivers
v000000000291bef0_0 .net "cout", 0 0, L_000000000298c410;  1 drivers
v000000000291bbd0_0 .net "sum", 0 0, L_000000000298ce20;  1 drivers
S_000000000291f5c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad1a0 .param/l "i" 0 5 15, +C4<0110>;
S_000000000291f740 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291f5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298c6b0 .functor XOR 1, L_0000000002932f40, L_0000000002931140, C4<0>, C4<0>;
L_000000000298d050 .functor XOR 1, L_000000000298c6b0, L_0000000002932180, C4<0>, C4<0>;
L_000000000298ce90 .functor AND 1, L_0000000002932f40, L_0000000002931140, C4<1>, C4<1>;
L_000000000298dc20 .functor AND 1, L_0000000002932f40, L_0000000002932180, C4<1>, C4<1>;
L_000000000298c640 .functor OR 1, L_000000000298ce90, L_000000000298dc20, C4<0>, C4<0>;
L_000000000298d670 .functor AND 1, L_0000000002931140, L_0000000002932180, C4<1>, C4<1>;
L_000000000298c950 .functor OR 1, L_000000000298c640, L_000000000298d670, C4<0>, C4<0>;
v000000000291bb30_0 .net *"_s0", 0 0, L_000000000298c6b0;  1 drivers
v000000000291bc70_0 .net *"_s10", 0 0, L_000000000298d670;  1 drivers
v000000000291bd10_0 .net *"_s4", 0 0, L_000000000298ce90;  1 drivers
v000000000291bdb0_0 .net *"_s6", 0 0, L_000000000298dc20;  1 drivers
v000000000291bf90_0 .net *"_s8", 0 0, L_000000000298c640;  1 drivers
v000000000291b9f0_0 .net "a", 0 0, L_0000000002932f40;  1 drivers
v0000000002914470_0 .net "b", 0 0, L_0000000002931140;  1 drivers
v00000000029154b0_0 .net "cin", 0 0, L_0000000002932180;  1 drivers
v00000000029150f0_0 .net "cout", 0 0, L_000000000298c950;  1 drivers
v0000000002914f10_0 .net "sum", 0 0, L_000000000298d050;  1 drivers
S_000000000291e540 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028acea0 .param/l "i" 0 5 15, +C4<0111>;
S_000000000291f8c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298cb10 .functor XOR 1, L_0000000002931820, L_0000000002931fa0, C4<0>, C4<0>;
L_000000000298dbb0 .functor XOR 1, L_000000000298cb10, L_0000000002932ea0, C4<0>, C4<0>;
L_000000000298c2c0 .functor AND 1, L_0000000002931820, L_0000000002931fa0, C4<1>, C4<1>;
L_000000000298d600 .functor AND 1, L_0000000002931820, L_0000000002932ea0, C4<1>, C4<1>;
L_000000000298dc90 .functor OR 1, L_000000000298c2c0, L_000000000298d600, C4<0>, C4<0>;
L_000000000298dd00 .functor AND 1, L_0000000002931fa0, L_0000000002932ea0, C4<1>, C4<1>;
L_000000000298d980 .functor OR 1, L_000000000298dc90, L_000000000298dd00, C4<0>, C4<0>;
v0000000002915d70_0 .net *"_s0", 0 0, L_000000000298cb10;  1 drivers
v0000000002914bf0_0 .net *"_s10", 0 0, L_000000000298dd00;  1 drivers
v00000000029161d0_0 .net *"_s4", 0 0, L_000000000298c2c0;  1 drivers
v0000000002915050_0 .net *"_s6", 0 0, L_000000000298d600;  1 drivers
v0000000002915410_0 .net *"_s8", 0 0, L_000000000298dc90;  1 drivers
v0000000002915eb0_0 .net "a", 0 0, L_0000000002931820;  1 drivers
v00000000029141f0_0 .net "b", 0 0, L_0000000002931fa0;  1 drivers
v0000000002914e70_0 .net "cin", 0 0, L_0000000002932ea0;  1 drivers
v0000000002915c30_0 .net "cout", 0 0, L_000000000298d980;  1 drivers
v0000000002915910_0 .net "sum", 0 0, L_000000000298dbb0;  1 drivers
S_000000000291fa40 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad820 .param/l "i" 0 5 15, +C4<01000>;
S_000000000291fbc0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298c170 .functor XOR 1, L_0000000002931a00, L_0000000002932c20, C4<0>, C4<0>;
L_000000000298c1e0 .functor XOR 1, L_000000000298c170, L_0000000002932fe0, C4<0>, C4<0>;
L_000000000298d830 .functor AND 1, L_0000000002931a00, L_0000000002932c20, C4<1>, C4<1>;
L_000000000298d7c0 .functor AND 1, L_0000000002931a00, L_0000000002932fe0, C4<1>, C4<1>;
L_000000000298c250 .functor OR 1, L_000000000298d830, L_000000000298d7c0, C4<0>, C4<0>;
L_000000000298c790 .functor AND 1, L_0000000002932c20, L_0000000002932fe0, C4<1>, C4<1>;
L_000000000298cd40 .functor OR 1, L_000000000298c250, L_000000000298c790, C4<0>, C4<0>;
v0000000002914fb0_0 .net *"_s0", 0 0, L_000000000298c170;  1 drivers
v0000000002915690_0 .net *"_s10", 0 0, L_000000000298c790;  1 drivers
v0000000002916270_0 .net *"_s4", 0 0, L_000000000298d830;  1 drivers
v0000000002916770_0 .net *"_s6", 0 0, L_000000000298d7c0;  1 drivers
v0000000002915f50_0 .net *"_s8", 0 0, L_000000000298c250;  1 drivers
v0000000002915ff0_0 .net "a", 0 0, L_0000000002931a00;  1 drivers
v0000000002914650_0 .net "b", 0 0, L_0000000002932c20;  1 drivers
v0000000002914510_0 .net "cin", 0 0, L_0000000002932fe0;  1 drivers
v00000000029145b0_0 .net "cout", 0 0, L_000000000298cd40;  1 drivers
v00000000029166d0_0 .net "sum", 0 0, L_000000000298c1e0;  1 drivers
S_000000000291e6c0 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad120 .param/l "i" 0 5 15, +C4<01001>;
S_000000000291e0c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298cb80 .functor XOR 1, L_00000000029320e0, L_0000000002932720, C4<0>, C4<0>;
L_000000000298c330 .functor XOR 1, L_000000000298cb80, L_0000000002932360, C4<0>, C4<0>;
L_000000000298d8a0 .functor AND 1, L_00000000029320e0, L_0000000002932720, C4<1>, C4<1>;
L_000000000298cbf0 .functor AND 1, L_00000000029320e0, L_0000000002932360, C4<1>, C4<1>;
L_000000000298c720 .functor OR 1, L_000000000298d8a0, L_000000000298cbf0, C4<0>, C4<0>;
L_000000000298cf70 .functor AND 1, L_0000000002932720, L_0000000002932360, C4<1>, C4<1>;
L_000000000298d210 .functor OR 1, L_000000000298c720, L_000000000298cf70, C4<0>, C4<0>;
v00000000029146f0_0 .net *"_s0", 0 0, L_000000000298cb80;  1 drivers
v0000000002915550_0 .net *"_s10", 0 0, L_000000000298cf70;  1 drivers
v0000000002914970_0 .net *"_s4", 0 0, L_000000000298d8a0;  1 drivers
v0000000002915190_0 .net *"_s6", 0 0, L_000000000298cbf0;  1 drivers
v0000000002914c90_0 .net *"_s8", 0 0, L_000000000298c720;  1 drivers
v00000000029155f0_0 .net "a", 0 0, L_00000000029320e0;  1 drivers
v0000000002914790_0 .net "b", 0 0, L_0000000002932720;  1 drivers
v0000000002915730_0 .net "cin", 0 0, L_0000000002932360;  1 drivers
v0000000002914d30_0 .net "cout", 0 0, L_000000000298d210;  1 drivers
v0000000002914830_0 .net "sum", 0 0, L_000000000298c330;  1 drivers
S_000000000291fd40 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad720 .param/l "i" 0 5 15, +C4<01010>;
S_000000000291fec0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298c800 .functor XOR 1, L_0000000002930f60, L_0000000002932860, C4<0>, C4<0>;
L_000000000298c3a0 .functor XOR 1, L_000000000298c800, L_0000000002932cc0, C4<0>, C4<0>;
L_000000000298d910 .functor AND 1, L_0000000002930f60, L_0000000002932860, C4<1>, C4<1>;
L_000000000298c9c0 .functor AND 1, L_0000000002930f60, L_0000000002932cc0, C4<1>, C4<1>;
L_000000000298cdb0 .functor OR 1, L_000000000298d910, L_000000000298c9c0, C4<0>, C4<0>;
L_000000000298d0c0 .functor AND 1, L_0000000002932860, L_0000000002932cc0, C4<1>, C4<1>;
L_000000000298cf00 .functor OR 1, L_000000000298cdb0, L_000000000298d0c0, C4<0>, C4<0>;
v0000000002914dd0_0 .net *"_s0", 0 0, L_000000000298c800;  1 drivers
v00000000029157d0_0 .net *"_s10", 0 0, L_000000000298d0c0;  1 drivers
v0000000002915870_0 .net *"_s4", 0 0, L_000000000298d910;  1 drivers
v0000000002916130_0 .net *"_s6", 0 0, L_000000000298c9c0;  1 drivers
v0000000002915230_0 .net *"_s8", 0 0, L_000000000298cdb0;  1 drivers
v0000000002916090_0 .net "a", 0 0, L_0000000002930f60;  1 drivers
v0000000002914a10_0 .net "b", 0 0, L_0000000002932860;  1 drivers
v00000000029159b0_0 .net "cin", 0 0, L_0000000002932cc0;  1 drivers
v00000000029152d0_0 .net "cout", 0 0, L_000000000298cf00;  1 drivers
v0000000002915e10_0 .net "sum", 0 0, L_000000000298c3a0;  1 drivers
S_000000000291e3c0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad920 .param/l "i" 0 5 15, +C4<01011>;
S_0000000002920fd0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000291e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298c480 .functor XOR 1, L_0000000002933080, L_0000000002930920, C4<0>, C4<0>;
L_000000000298d280 .functor XOR 1, L_000000000298c480, L_00000000029309c0, C4<0>, C4<0>;
L_000000000298c560 .functor AND 1, L_0000000002933080, L_0000000002930920, C4<1>, C4<1>;
L_000000000298cfe0 .functor AND 1, L_0000000002933080, L_00000000029309c0, C4<1>, C4<1>;
L_000000000298ca30 .functor OR 1, L_000000000298c560, L_000000000298cfe0, C4<0>, C4<0>;
L_000000000298caa0 .functor AND 1, L_0000000002930920, L_00000000029309c0, C4<1>, C4<1>;
L_000000000298d2f0 .functor OR 1, L_000000000298ca30, L_000000000298caa0, C4<0>, C4<0>;
v0000000002915370_0 .net *"_s0", 0 0, L_000000000298c480;  1 drivers
v0000000002916310_0 .net *"_s10", 0 0, L_000000000298caa0;  1 drivers
v00000000029148d0_0 .net *"_s4", 0 0, L_000000000298c560;  1 drivers
v0000000002915a50_0 .net *"_s6", 0 0, L_000000000298cfe0;  1 drivers
v0000000002916810_0 .net *"_s8", 0 0, L_000000000298ca30;  1 drivers
v0000000002916450_0 .net "a", 0 0, L_0000000002933080;  1 drivers
v0000000002915af0_0 .net "b", 0 0, L_0000000002930920;  1 drivers
v00000000029163b0_0 .net "cin", 0 0, L_00000000029309c0;  1 drivers
v0000000002915b90_0 .net "cout", 0 0, L_000000000298d2f0;  1 drivers
v0000000002915cd0_0 .net "sum", 0 0, L_000000000298d280;  1 drivers
S_0000000002920b50 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028aca60 .param/l "i" 0 5 15, +C4<01100>;
S_0000000002920550 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002920b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298d360 .functor XOR 1, L_0000000002930b00, L_0000000002930ba0, C4<0>, C4<0>;
L_000000000298dde0 .functor XOR 1, L_000000000298d360, L_0000000002930ce0, C4<0>, C4<0>;
L_000000000298e010 .functor AND 1, L_0000000002930b00, L_0000000002930ba0, C4<1>, C4<1>;
L_000000000298de50 .functor AND 1, L_0000000002930b00, L_0000000002930ce0, C4<1>, C4<1>;
L_000000000298dec0 .functor OR 1, L_000000000298e010, L_000000000298de50, C4<0>, C4<0>;
L_000000000298df30 .functor AND 1, L_0000000002930ba0, L_0000000002930ce0, C4<1>, C4<1>;
L_000000000298dfa0 .functor OR 1, L_000000000298dec0, L_000000000298df30, C4<0>, C4<0>;
v00000000029164f0_0 .net *"_s0", 0 0, L_000000000298d360;  1 drivers
v0000000002916590_0 .net *"_s10", 0 0, L_000000000298df30;  1 drivers
v0000000002916630_0 .net *"_s4", 0 0, L_000000000298e010;  1 drivers
v00000000029140b0_0 .net *"_s6", 0 0, L_000000000298de50;  1 drivers
v0000000002914150_0 .net *"_s8", 0 0, L_000000000298dec0;  1 drivers
v0000000002914290_0 .net "a", 0 0, L_0000000002930b00;  1 drivers
v0000000002914330_0 .net "b", 0 0, L_0000000002930ba0;  1 drivers
v00000000029143d0_0 .net "cin", 0 0, L_0000000002930ce0;  1 drivers
v0000000002914ab0_0 .net "cout", 0 0, L_000000000298dfa0;  1 drivers
v0000000002914b50_0 .net "sum", 0 0, L_000000000298dde0;  1 drivers
S_00000000029200d0 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad1e0 .param/l "i" 0 5 15, +C4<01101>;
S_0000000002921750 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029200d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000298e080 .functor XOR 1, L_0000000002930d80, L_00000000029311e0, C4<0>, C4<0>;
L_000000000298dd70 .functor XOR 1, L_000000000298e080, L_0000000002931280, C4<0>, C4<0>;
L_0000000002990e50 .functor AND 1, L_0000000002930d80, L_00000000029311e0, C4<1>, C4<1>;
L_00000000029916a0 .functor AND 1, L_0000000002930d80, L_0000000002931280, C4<1>, C4<1>;
L_0000000002991010 .functor OR 1, L_0000000002990e50, L_00000000029916a0, C4<0>, C4<0>;
L_00000000029908a0 .functor AND 1, L_00000000029311e0, L_0000000002931280, C4<1>, C4<1>;
L_0000000002990210 .functor OR 1, L_0000000002991010, L_00000000029908a0, C4<0>, C4<0>;
v0000000002926ae0_0 .net *"_s0", 0 0, L_000000000298e080;  1 drivers
v0000000002928ac0_0 .net *"_s10", 0 0, L_00000000029908a0;  1 drivers
v00000000029278a0_0 .net *"_s4", 0 0, L_0000000002990e50;  1 drivers
v00000000029282a0_0 .net *"_s6", 0 0, L_00000000029916a0;  1 drivers
v0000000002928700_0 .net *"_s8", 0 0, L_0000000002991010;  1 drivers
v0000000002928840_0 .net "a", 0 0, L_0000000002930d80;  1 drivers
v0000000002928f20_0 .net "b", 0 0, L_00000000029311e0;  1 drivers
v0000000002927080_0 .net "cin", 0 0, L_0000000002931280;  1 drivers
v0000000002928fc0_0 .net "cout", 0 0, L_0000000002990210;  1 drivers
v0000000002926d60_0 .net "sum", 0 0, L_000000000298dd70;  1 drivers
S_0000000002921150 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad8a0 .param/l "i" 0 5 15, +C4<01110>;
S_00000000029212d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002921150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002991710 .functor XOR 1, L_0000000002931320, L_00000000029313c0, C4<0>, C4<0>;
L_0000000002990a60 .functor XOR 1, L_0000000002991710, L_0000000002931460, C4<0>, C4<0>;
L_0000000002990980 .functor AND 1, L_0000000002931320, L_00000000029313c0, C4<1>, C4<1>;
L_00000000029912b0 .functor AND 1, L_0000000002931320, L_0000000002931460, C4<1>, C4<1>;
L_0000000002991a20 .functor OR 1, L_0000000002990980, L_00000000029912b0, C4<0>, C4<0>;
L_00000000029914e0 .functor AND 1, L_00000000029313c0, L_0000000002931460, C4<1>, C4<1>;
L_0000000002990280 .functor OR 1, L_0000000002991a20, L_00000000029914e0, C4<0>, C4<0>;
v00000000029269a0_0 .net *"_s0", 0 0, L_0000000002991710;  1 drivers
v0000000002926a40_0 .net *"_s10", 0 0, L_00000000029914e0;  1 drivers
v0000000002927c60_0 .net *"_s4", 0 0, L_0000000002990980;  1 drivers
v0000000002927da0_0 .net *"_s6", 0 0, L_00000000029912b0;  1 drivers
v00000000029288e0_0 .net *"_s8", 0 0, L_0000000002991a20;  1 drivers
v00000000029271c0_0 .net "a", 0 0, L_0000000002931320;  1 drivers
v0000000002926f40_0 .net "b", 0 0, L_00000000029313c0;  1 drivers
v0000000002927d00_0 .net "cin", 0 0, L_0000000002931460;  1 drivers
v0000000002928ca0_0 .net "cout", 0 0, L_0000000002990280;  1 drivers
v0000000002927ee0_0 .net "sum", 0 0, L_0000000002990a60;  1 drivers
S_00000000029206d0 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_0000000002912210;
 .timescale 0 0;
P_00000000028ad160 .param/l "i" 0 5 15, +C4<01111>;
S_0000000002921ed0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029206d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002990c20 .functor XOR 1, L_0000000002996910, L_00000000029955b0, C4<0>, C4<0>;
L_0000000002991160 .functor XOR 1, L_0000000002990c20, L_0000000002994d90, C4<0>, C4<0>;
L_0000000002990910 .functor AND 1, L_0000000002996910, L_00000000029955b0, C4<1>, C4<1>;
L_0000000002991470 .functor AND 1, L_0000000002996910, L_0000000002994d90, C4<1>, C4<1>;
L_0000000002991550 .functor OR 1, L_0000000002990910, L_0000000002991470, C4<0>, C4<0>;
L_0000000002991a90 .functor AND 1, L_00000000029955b0, L_0000000002994d90, C4<1>, C4<1>;
L_00000000029919b0 .functor OR 1, L_0000000002991550, L_0000000002991a90, C4<0>, C4<0>;
v0000000002927b20_0 .net *"_s0", 0 0, L_0000000002990c20;  1 drivers
v0000000002927f80_0 .net *"_s10", 0 0, L_0000000002991a90;  1 drivers
v0000000002926e00_0 .net *"_s4", 0 0, L_0000000002990910;  1 drivers
v0000000002928480_0 .net *"_s6", 0 0, L_0000000002991470;  1 drivers
v0000000002929060_0 .net *"_s8", 0 0, L_0000000002991550;  1 drivers
v00000000029274e0_0 .net "a", 0 0, L_0000000002996910;  1 drivers
v0000000002928520_0 .net "b", 0 0, L_00000000029955b0;  1 drivers
v00000000029276c0_0 .net "cin", 0 0, L_0000000002994d90;  1 drivers
v0000000002927120_0 .net "cout", 0 0, L_00000000029919b0;  1 drivers
v0000000002928200_0 .net "sum", 0 0, L_0000000002991160;  1 drivers
S_0000000002921450 .scope module, "add2" "nbit_adder" 5 39, 5 1 0, S_0000000002913590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028ad220 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_0000000002993a80 .functor XOR 1, L_0000000002999070, L_00000000029973b0, C4<0>, C4<0>;
L_00000000029441f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029246a0_0 .net/2s *"_s116", 0 0, L_00000000029441f0;  1 drivers
v0000000002934fc0_0 .net *"_s121", 0 0, L_00000000029987b0;  1 drivers
v00000000029352e0_0 .net *"_s125", 0 0, L_0000000002999070;  1 drivers
v0000000002934e80_0 .net *"_s127", 0 0, L_00000000029973b0;  1 drivers
v0000000002933b20_0 .net *"_s128", 0 0, L_0000000002993a80;  1 drivers
v00000000029340c0_0 .net *"_s132", 31 0, L_0000000002998210;  1 drivers
v0000000002933f80_0 .net *"_s135", 0 0, L_00000000029982b0;  1 drivers
v0000000002933940_0 .net *"_s140", 0 0, L_0000000002998cb0;  1 drivers
v00000000029339e0_0 .net "carry", 16 0, L_0000000002994c50;  1 drivers
v0000000002934de0_0 .net "f", 3 0, L_0000000002997d10;  alias, 1 drivers
v0000000002935560_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002935420_0 .net "in2", 15 0, L_00000000029967d0;  alias, 1 drivers
v0000000002933120_0 .net "return1", 15 0, L_0000000002994b10;  alias, 1 drivers
L_00000000029953d0 .part v0000000002934020_0, 0, 1;
L_0000000002995b50 .part L_00000000029967d0, 0, 1;
L_00000000029960f0 .part L_0000000002994c50, 0, 1;
L_0000000002996190 .part v0000000002934020_0, 1, 1;
L_0000000002994ed0 .part L_00000000029967d0, 1, 1;
L_0000000002996870 .part L_0000000002994c50, 1, 1;
L_00000000029965f0 .part v0000000002934020_0, 2, 1;
L_00000000029950b0 .part L_00000000029967d0, 2, 1;
L_0000000002994390 .part L_0000000002994c50, 2, 1;
L_0000000002995010 .part v0000000002934020_0, 3, 1;
L_0000000002996230 .part L_00000000029967d0, 3, 1;
L_00000000029951f0 .part L_0000000002994c50, 3, 1;
L_00000000029941b0 .part v0000000002934020_0, 4, 1;
L_0000000002995dd0 .part L_00000000029967d0, 4, 1;
L_0000000002995510 .part L_0000000002994c50, 4, 1;
L_0000000002995150 .part v0000000002934020_0, 5, 1;
L_0000000002994250 .part L_00000000029967d0, 5, 1;
L_0000000002995290 .part L_0000000002994c50, 5, 1;
L_0000000002994610 .part v0000000002934020_0, 6, 1;
L_00000000029942f0 .part L_00000000029967d0, 6, 1;
L_0000000002994bb0 .part L_0000000002994c50, 6, 1;
L_0000000002996730 .part v0000000002934020_0, 7, 1;
L_0000000002995330 .part L_00000000029967d0, 7, 1;
L_0000000002995d30 .part L_0000000002994c50, 7, 1;
L_00000000029956f0 .part v0000000002934020_0, 8, 1;
L_0000000002994930 .part L_00000000029967d0, 8, 1;
L_00000000029964b0 .part L_0000000002994c50, 8, 1;
L_0000000002995790 .part v0000000002934020_0, 9, 1;
L_0000000002996550 .part L_00000000029967d0, 9, 1;
L_00000000029949d0 .part L_0000000002994c50, 9, 1;
L_0000000002995e70 .part v0000000002934020_0, 10, 1;
L_0000000002994a70 .part L_00000000029967d0, 10, 1;
L_0000000002995830 .part L_0000000002994c50, 10, 1;
L_0000000002994430 .part v0000000002934020_0, 11, 1;
L_00000000029944d0 .part L_00000000029967d0, 11, 1;
L_0000000002996370 .part L_0000000002994c50, 11, 1;
L_00000000029962d0 .part v0000000002934020_0, 12, 1;
L_00000000029958d0 .part L_00000000029967d0, 12, 1;
L_0000000002995970 .part L_0000000002994c50, 12, 1;
L_0000000002996410 .part v0000000002934020_0, 13, 1;
L_0000000002995c90 .part L_00000000029967d0, 13, 1;
L_0000000002994570 .part L_0000000002994c50, 13, 1;
L_0000000002995f10 .part v0000000002934020_0, 14, 1;
L_0000000002995a10 .part L_00000000029967d0, 14, 1;
L_0000000002995ab0 .part L_0000000002994c50, 14, 1;
L_0000000002995bf0 .part v0000000002934020_0, 15, 1;
L_00000000029946b0 .part L_00000000029967d0, 15, 1;
L_0000000002994750 .part L_0000000002994c50, 15, 1;
LS_0000000002994b10_0_0 .concat8 [ 1 1 1 1], L_0000000002991630, L_0000000002991be0, L_00000000029909f0, L_0000000002990ad0;
LS_0000000002994b10_0_4 .concat8 [ 1 1 1 1], L_0000000002991080, L_00000000029903d0, L_0000000002991400, L_00000000029931c0;
LS_0000000002994b10_0_8 .concat8 [ 1 1 1 1], L_0000000002992d60, L_0000000002991e10, L_0000000002993000, L_0000000002992970;
LS_0000000002994b10_0_12 .concat8 [ 1 1 1 1], L_0000000002993070, L_00000000029926d0, L_0000000002991f60, L_0000000002992200;
L_0000000002994b10 .concat8 [ 4 4 4 4], LS_0000000002994b10_0_0, LS_0000000002994b10_0_4, LS_0000000002994b10_0_8, LS_0000000002994b10_0_12;
LS_0000000002994c50_0_0 .concat8 [ 1 1 1 1], L_00000000029441f0, L_0000000002990f30, L_00000000029918d0, L_0000000002991b00;
LS_0000000002994c50_0_4 .concat8 [ 1 1 1 1], L_0000000002991c50, L_00000000029901a0, L_0000000002991320, L_00000000029932a0;
LS_0000000002994c50_0_8 .concat8 [ 1 1 1 1], L_0000000002993700, L_0000000002993460, L_00000000029923c0, L_0000000002993380;
LS_0000000002994c50_0_12 .concat8 [ 1 1 1 1], L_00000000029937e0, L_0000000002991e80, L_0000000002991ef0, L_0000000002992120;
LS_0000000002994c50_0_16 .concat8 [ 1 0 0 0], L_0000000002993f50;
LS_0000000002994c50_1_0 .concat8 [ 4 4 4 4], LS_0000000002994c50_0_0, LS_0000000002994c50_0_4, LS_0000000002994c50_0_8, LS_0000000002994c50_0_12;
LS_0000000002994c50_1_4 .concat8 [ 1 0 0 0], LS_0000000002994c50_0_16;
L_0000000002994c50 .concat8 [ 16 1 0 0], LS_0000000002994c50_1_0, LS_0000000002994c50_1_4;
L_00000000029987b0 .part L_0000000002994c50, 16, 1;
L_0000000002999070 .part L_0000000002994c50, 16, 1;
L_00000000029973b0 .part L_0000000002994c50, 15, 1;
L_0000000002998210 .concat [ 16 16 0 0], L_00000000029967d0, v0000000002934020_0;
L_00000000029982b0 .reduce/nor L_0000000002998210;
L_0000000002997d10 .concat8 [ 1 1 1 1], L_0000000002998cb0, L_00000000029987b0, L_00000000029982b0, L_0000000002993a80;
L_0000000002998cb0 .part L_0000000002994b10, 15, 1;
S_00000000029218d0 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad0e0 .param/l "i" 0 5 15, +C4<00>;
S_00000000029215d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029218d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002990830 .functor XOR 1, L_00000000029953d0, L_0000000002995b50, C4<0>, C4<0>;
L_0000000002991630 .functor XOR 1, L_0000000002990830, L_00000000029960f0, C4<0>, C4<0>;
L_0000000002991940 .functor AND 1, L_00000000029953d0, L_0000000002995b50, C4<1>, C4<1>;
L_00000000029907c0 .functor AND 1, L_00000000029953d0, L_00000000029960f0, C4<1>, C4<1>;
L_0000000002990c90 .functor OR 1, L_0000000002991940, L_00000000029907c0, C4<0>, C4<0>;
L_00000000029902f0 .functor AND 1, L_0000000002995b50, L_00000000029960f0, C4<1>, C4<1>;
L_0000000002990f30 .functor OR 1, L_0000000002990c90, L_00000000029902f0, C4<0>, C4<0>;
v0000000002928a20_0 .net *"_s0", 0 0, L_0000000002990830;  1 drivers
v0000000002928b60_0 .net *"_s10", 0 0, L_00000000029902f0;  1 drivers
v0000000002926b80_0 .net *"_s4", 0 0, L_0000000002991940;  1 drivers
v0000000002928160_0 .net *"_s6", 0 0, L_00000000029907c0;  1 drivers
v0000000002928d40_0 .net *"_s8", 0 0, L_0000000002990c90;  1 drivers
v0000000002928de0_0 .net "a", 0 0, L_00000000029953d0;  1 drivers
v0000000002928340_0 .net "b", 0 0, L_0000000002995b50;  1 drivers
v0000000002926c20_0 .net "cin", 0 0, L_00000000029960f0;  1 drivers
v0000000002927260_0 .net "cout", 0 0, L_0000000002990f30;  1 drivers
v0000000002926fe0_0 .net "sum", 0 0, L_0000000002991630;  1 drivers
S_0000000002920250 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028acee0 .param/l "i" 0 5 15, +C4<01>;
S_00000000029203d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002920250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002990d00 .functor XOR 1, L_0000000002996190, L_0000000002994ed0, C4<0>, C4<0>;
L_0000000002991be0 .functor XOR 1, L_0000000002990d00, L_0000000002996870, C4<0>, C4<0>;
L_0000000002990670 .functor AND 1, L_0000000002996190, L_0000000002994ed0, C4<1>, C4<1>;
L_0000000002990b40 .functor AND 1, L_0000000002996190, L_0000000002996870, C4<1>, C4<1>;
L_00000000029915c0 .functor OR 1, L_0000000002990670, L_0000000002990b40, C4<0>, C4<0>;
L_00000000029906e0 .functor AND 1, L_0000000002994ed0, L_0000000002996870, C4<1>, C4<1>;
L_00000000029918d0 .functor OR 1, L_00000000029915c0, L_00000000029906e0, C4<0>, C4<0>;
v0000000002926cc0_0 .net *"_s0", 0 0, L_0000000002990d00;  1 drivers
v0000000002927300_0 .net *"_s10", 0 0, L_00000000029906e0;  1 drivers
v00000000029283e0_0 .net *"_s4", 0 0, L_0000000002990670;  1 drivers
v00000000029273a0_0 .net *"_s6", 0 0, L_0000000002990b40;  1 drivers
v0000000002927440_0 .net *"_s8", 0 0, L_00000000029915c0;  1 drivers
v0000000002927580_0 .net "a", 0 0, L_0000000002996190;  1 drivers
v0000000002927620_0 .net "b", 0 0, L_0000000002994ed0;  1 drivers
v0000000002927800_0 .net "cin", 0 0, L_0000000002996870;  1 drivers
v0000000002927940_0 .net "cout", 0 0, L_00000000029918d0;  1 drivers
v00000000029279e0_0 .net "sum", 0 0, L_0000000002991be0;  1 drivers
S_0000000002921a50 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad8e0 .param/l "i" 0 5 15, +C4<010>;
S_0000000002921bd0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002921a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002990750 .functor XOR 1, L_00000000029965f0, L_00000000029950b0, C4<0>, C4<0>;
L_00000000029909f0 .functor XOR 1, L_0000000002990750, L_0000000002994390, C4<0>, C4<0>;
L_0000000002990d70 .functor AND 1, L_00000000029965f0, L_00000000029950b0, C4<1>, C4<1>;
L_0000000002990bb0 .functor AND 1, L_00000000029965f0, L_0000000002994390, C4<1>, C4<1>;
L_00000000029910f0 .functor OR 1, L_0000000002990d70, L_0000000002990bb0, C4<0>, C4<0>;
L_0000000002990ec0 .functor AND 1, L_00000000029950b0, L_0000000002994390, C4<1>, C4<1>;
L_0000000002991b00 .functor OR 1, L_00000000029910f0, L_0000000002990ec0, C4<0>, C4<0>;
v0000000002927a80_0 .net *"_s0", 0 0, L_0000000002990750;  1 drivers
v00000000029291a0_0 .net *"_s10", 0 0, L_0000000002990ec0;  1 drivers
v000000000292a460_0 .net *"_s4", 0 0, L_0000000002990d70;  1 drivers
v000000000292a5a0_0 .net *"_s6", 0 0, L_0000000002990bb0;  1 drivers
v000000000292b040_0 .net *"_s8", 0 0, L_00000000029910f0;  1 drivers
v00000000029299c0_0 .net "a", 0 0, L_00000000029965f0;  1 drivers
v0000000002929740_0 .net "b", 0 0, L_00000000029950b0;  1 drivers
v000000000292a500_0 .net "cin", 0 0, L_0000000002994390;  1 drivers
v000000000292b4a0_0 .net "cout", 0 0, L_0000000002991b00;  1 drivers
v000000000292a6e0_0 .net "sum", 0 0, L_00000000029909f0;  1 drivers
S_0000000002920cd0 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad260 .param/l "i" 0 5 15, +C4<011>;
S_0000000002920850 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002920cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029911d0 .functor XOR 1, L_0000000002995010, L_0000000002996230, C4<0>, C4<0>;
L_0000000002990ad0 .functor XOR 1, L_00000000029911d0, L_00000000029951f0, C4<0>, C4<0>;
L_0000000002991780 .functor AND 1, L_0000000002995010, L_0000000002996230, C4<1>, C4<1>;
L_00000000029917f0 .functor AND 1, L_0000000002995010, L_00000000029951f0, C4<1>, C4<1>;
L_0000000002991b70 .functor OR 1, L_0000000002991780, L_00000000029917f0, C4<0>, C4<0>;
L_0000000002991860 .functor AND 1, L_0000000002996230, L_00000000029951f0, C4<1>, C4<1>;
L_0000000002991c50 .functor OR 1, L_0000000002991b70, L_0000000002991860, C4<0>, C4<0>;
v000000000292a320_0 .net *"_s0", 0 0, L_00000000029911d0;  1 drivers
v000000000292a780_0 .net *"_s10", 0 0, L_0000000002991860;  1 drivers
v0000000002929600_0 .net *"_s4", 0 0, L_0000000002991780;  1 drivers
v000000000292ac80_0 .net *"_s6", 0 0, L_00000000029917f0;  1 drivers
v000000000292b7c0_0 .net *"_s8", 0 0, L_0000000002991b70;  1 drivers
v0000000002929ce0_0 .net "a", 0 0, L_0000000002995010;  1 drivers
v000000000292ad20_0 .net "b", 0 0, L_0000000002996230;  1 drivers
v0000000002929ec0_0 .net "cin", 0 0, L_00000000029951f0;  1 drivers
v0000000002929880_0 .net "cout", 0 0, L_0000000002991c50;  1 drivers
v000000000292aa00_0 .net "sum", 0 0, L_0000000002990ad0;  1 drivers
S_00000000029209d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028acbe0 .param/l "i" 0 5 15, +C4<0100>;
S_0000000002920e50 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029209d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002990fa0 .functor XOR 1, L_00000000029941b0, L_0000000002995dd0, C4<0>, C4<0>;
L_0000000002991080 .functor XOR 1, L_0000000002990fa0, L_0000000002995510, C4<0>, C4<0>;
L_0000000002990360 .functor AND 1, L_00000000029941b0, L_0000000002995dd0, C4<1>, C4<1>;
L_0000000002991cc0 .functor AND 1, L_00000000029941b0, L_0000000002995510, C4<1>, C4<1>;
L_0000000002991240 .functor OR 1, L_0000000002990360, L_0000000002991cc0, C4<0>, C4<0>;
L_0000000002991d30 .functor AND 1, L_0000000002995dd0, L_0000000002995510, C4<1>, C4<1>;
L_00000000029901a0 .functor OR 1, L_0000000002991240, L_0000000002991d30, C4<0>, C4<0>;
v00000000029297e0_0 .net *"_s0", 0 0, L_0000000002990fa0;  1 drivers
v000000000292a820_0 .net *"_s10", 0 0, L_0000000002991d30;  1 drivers
v000000000292a3c0_0 .net *"_s4", 0 0, L_0000000002990360;  1 drivers
v0000000002929920_0 .net *"_s6", 0 0, L_0000000002991cc0;  1 drivers
v00000000029292e0_0 .net *"_s8", 0 0, L_0000000002991240;  1 drivers
v0000000002929560_0 .net "a", 0 0, L_00000000029941b0;  1 drivers
v000000000292b720_0 .net "b", 0 0, L_0000000002995dd0;  1 drivers
v000000000292b680_0 .net "cin", 0 0, L_0000000002995510;  1 drivers
v000000000292b540_0 .net "cout", 0 0, L_00000000029901a0;  1 drivers
v000000000292b0e0_0 .net "sum", 0 0, L_0000000002991080;  1 drivers
S_0000000002921d50 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028acca0 .param/l "i" 0 5 15, +C4<0101>;
S_000000000292c580 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002921d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002990de0 .functor XOR 1, L_0000000002995150, L_0000000002994250, C4<0>, C4<0>;
L_00000000029903d0 .functor XOR 1, L_0000000002990de0, L_0000000002995290, C4<0>, C4<0>;
L_0000000002990440 .functor AND 1, L_0000000002995150, L_0000000002994250, C4<1>, C4<1>;
L_00000000029904b0 .functor AND 1, L_0000000002995150, L_0000000002995290, C4<1>, C4<1>;
L_0000000002990520 .functor OR 1, L_0000000002990440, L_00000000029904b0, C4<0>, C4<0>;
L_0000000002990590 .functor AND 1, L_0000000002994250, L_0000000002995290, C4<1>, C4<1>;
L_0000000002991320 .functor OR 1, L_0000000002990520, L_0000000002990590, C4<0>, C4<0>;
v0000000002929e20_0 .net *"_s0", 0 0, L_0000000002990de0;  1 drivers
v000000000292a280_0 .net *"_s10", 0 0, L_0000000002990590;  1 drivers
v0000000002929d80_0 .net *"_s4", 0 0, L_0000000002990440;  1 drivers
v000000000292adc0_0 .net *"_s6", 0 0, L_00000000029904b0;  1 drivers
v000000000292b400_0 .net *"_s8", 0 0, L_0000000002990520;  1 drivers
v000000000292a960_0 .net "a", 0 0, L_0000000002995150;  1 drivers
v000000000292b5e0_0 .net "b", 0 0, L_0000000002994250;  1 drivers
v000000000292b860_0 .net "cin", 0 0, L_0000000002995290;  1 drivers
v000000000292b2c0_0 .net "cout", 0 0, L_0000000002991320;  1 drivers
v000000000292af00_0 .net "sum", 0 0, L_00000000029903d0;  1 drivers
S_000000000292cd00 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad3a0 .param/l "i" 0 5 15, +C4<0110>;
S_000000000292c700 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002991390 .functor XOR 1, L_0000000002994610, L_00000000029942f0, C4<0>, C4<0>;
L_0000000002991400 .functor XOR 1, L_0000000002991390, L_0000000002994bb0, C4<0>, C4<0>;
L_0000000002993230 .functor AND 1, L_0000000002994610, L_00000000029942f0, C4<1>, C4<1>;
L_0000000002992cf0 .functor AND 1, L_0000000002994610, L_0000000002994bb0, C4<1>, C4<1>;
L_0000000002992660 .functor OR 1, L_0000000002993230, L_0000000002992cf0, C4<0>, C4<0>;
L_0000000002992e40 .functor AND 1, L_00000000029942f0, L_0000000002994bb0, C4<1>, C4<1>;
L_00000000029932a0 .functor OR 1, L_0000000002992660, L_0000000002992e40, C4<0>, C4<0>;
v00000000029296a0_0 .net *"_s0", 0 0, L_0000000002991390;  1 drivers
v0000000002929100_0 .net *"_s10", 0 0, L_0000000002992e40;  1 drivers
v0000000002929380_0 .net *"_s4", 0 0, L_0000000002993230;  1 drivers
v000000000292b360_0 .net *"_s6", 0 0, L_0000000002992cf0;  1 drivers
v000000000292a640_0 .net *"_s8", 0 0, L_0000000002992660;  1 drivers
v0000000002929240_0 .net "a", 0 0, L_0000000002994610;  1 drivers
v000000000292b220_0 .net "b", 0 0, L_00000000029942f0;  1 drivers
v000000000292afa0_0 .net "cin", 0 0, L_0000000002994bb0;  1 drivers
v0000000002929420_0 .net "cout", 0 0, L_00000000029932a0;  1 drivers
v000000000292b180_0 .net "sum", 0 0, L_0000000002991400;  1 drivers
S_000000000292c400 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad520 .param/l "i" 0 5 15, +C4<0111>;
S_000000000292d000 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002992ac0 .functor XOR 1, L_0000000002996730, L_0000000002995330, C4<0>, C4<0>;
L_00000000029931c0 .functor XOR 1, L_0000000002992ac0, L_0000000002995d30, C4<0>, C4<0>;
L_0000000002992c80 .functor AND 1, L_0000000002996730, L_0000000002995330, C4<1>, C4<1>;
L_0000000002993310 .functor AND 1, L_0000000002996730, L_0000000002995d30, C4<1>, C4<1>;
L_00000000029922e0 .functor OR 1, L_0000000002992c80, L_0000000002993310, C4<0>, C4<0>;
L_0000000002992900 .functor AND 1, L_0000000002995330, L_0000000002995d30, C4<1>, C4<1>;
L_0000000002993700 .functor OR 1, L_00000000029922e0, L_0000000002992900, C4<0>, C4<0>;
v0000000002929a60_0 .net *"_s0", 0 0, L_0000000002992ac0;  1 drivers
v000000000292a8c0_0 .net *"_s10", 0 0, L_0000000002992900;  1 drivers
v00000000029294c0_0 .net *"_s4", 0 0, L_0000000002992c80;  1 drivers
v0000000002929b00_0 .net *"_s6", 0 0, L_0000000002993310;  1 drivers
v0000000002929ba0_0 .net *"_s8", 0 0, L_00000000029922e0;  1 drivers
v0000000002929c40_0 .net "a", 0 0, L_0000000002996730;  1 drivers
v0000000002929f60_0 .net "b", 0 0, L_0000000002995330;  1 drivers
v000000000292a000_0 .net "cin", 0 0, L_0000000002995d30;  1 drivers
v000000000292a140_0 .net "cout", 0 0, L_0000000002993700;  1 drivers
v000000000292a0a0_0 .net "sum", 0 0, L_00000000029931c0;  1 drivers
S_000000000292d180 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028acce0 .param/l "i" 0 5 15, +C4<01000>;
S_000000000292d480 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002992350 .functor XOR 1, L_00000000029956f0, L_0000000002994930, C4<0>, C4<0>;
L_0000000002992d60 .functor XOR 1, L_0000000002992350, L_00000000029964b0, C4<0>, C4<0>;
L_00000000029934d0 .functor AND 1, L_00000000029956f0, L_0000000002994930, C4<1>, C4<1>;
L_0000000002992dd0 .functor AND 1, L_00000000029956f0, L_00000000029964b0, C4<1>, C4<1>;
L_00000000029933f0 .functor OR 1, L_00000000029934d0, L_0000000002992dd0, C4<0>, C4<0>;
L_0000000002992eb0 .functor AND 1, L_0000000002994930, L_00000000029964b0, C4<1>, C4<1>;
L_0000000002993460 .functor OR 1, L_00000000029933f0, L_0000000002992eb0, C4<0>, C4<0>;
v000000000292a1e0_0 .net *"_s0", 0 0, L_0000000002992350;  1 drivers
v000000000292aaa0_0 .net *"_s10", 0 0, L_0000000002992eb0;  1 drivers
v000000000292ab40_0 .net *"_s4", 0 0, L_00000000029934d0;  1 drivers
v000000000292abe0_0 .net *"_s6", 0 0, L_0000000002992dd0;  1 drivers
v000000000292ae60_0 .net *"_s8", 0 0, L_00000000029933f0;  1 drivers
v000000000292be00_0 .net "a", 0 0, L_00000000029956f0;  1 drivers
v000000000292bd60_0 .net "b", 0 0, L_0000000002994930;  1 drivers
v000000000292bea0_0 .net "cin", 0 0, L_00000000029964b0;  1 drivers
v000000000292bb80_0 .net "cout", 0 0, L_0000000002993460;  1 drivers
v000000000292bf40_0 .net "sum", 0 0, L_0000000002992d60;  1 drivers
S_000000000292da80 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad560 .param/l "i" 0 5 15, +C4<01001>;
S_000000000292d600 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292da80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002993540 .functor XOR 1, L_0000000002995790, L_0000000002996550, C4<0>, C4<0>;
L_0000000002991e10 .functor XOR 1, L_0000000002993540, L_00000000029949d0, C4<0>, C4<0>;
L_0000000002992ba0 .functor AND 1, L_0000000002995790, L_0000000002996550, C4<1>, C4<1>;
L_0000000002992f20 .functor AND 1, L_0000000002995790, L_00000000029949d0, C4<1>, C4<1>;
L_0000000002992890 .functor OR 1, L_0000000002992ba0, L_0000000002992f20, C4<0>, C4<0>;
L_0000000002992a50 .functor AND 1, L_0000000002996550, L_00000000029949d0, C4<1>, C4<1>;
L_00000000029923c0 .functor OR 1, L_0000000002992890, L_0000000002992a50, C4<0>, C4<0>;
v000000000292bfe0_0 .net *"_s0", 0 0, L_0000000002993540;  1 drivers
v000000000292b900_0 .net *"_s10", 0 0, L_0000000002992a50;  1 drivers
v000000000292bae0_0 .net *"_s4", 0 0, L_0000000002992ba0;  1 drivers
v000000000292b9a0_0 .net *"_s6", 0 0, L_0000000002992f20;  1 drivers
v000000000292ba40_0 .net *"_s8", 0 0, L_0000000002992890;  1 drivers
v000000000292bc20_0 .net "a", 0 0, L_0000000002995790;  1 drivers
v000000000292bcc0_0 .net "b", 0 0, L_0000000002996550;  1 drivers
v00000000029242e0_0 .net "cin", 0 0, L_00000000029949d0;  1 drivers
v0000000002925320_0 .net "cout", 0 0, L_00000000029923c0;  1 drivers
v0000000002926400_0 .net "sum", 0 0, L_0000000002991e10;  1 drivers
S_000000000292d900 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad4a0 .param/l "i" 0 5 15, +C4<01010>;
S_000000000292dd80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002992f90 .functor XOR 1, L_0000000002995e70, L_0000000002994a70, C4<0>, C4<0>;
L_0000000002993000 .functor XOR 1, L_0000000002992f90, L_0000000002995830, C4<0>, C4<0>;
L_0000000002993770 .functor AND 1, L_0000000002995e70, L_0000000002994a70, C4<1>, C4<1>;
L_0000000002993930 .functor AND 1, L_0000000002995e70, L_0000000002995830, C4<1>, C4<1>;
L_0000000002992270 .functor OR 1, L_0000000002993770, L_0000000002993930, C4<0>, C4<0>;
L_0000000002992740 .functor AND 1, L_0000000002994a70, L_0000000002995830, C4<1>, C4<1>;
L_0000000002993380 .functor OR 1, L_0000000002992270, L_0000000002992740, C4<0>, C4<0>;
v0000000002924240_0 .net *"_s0", 0 0, L_0000000002992f90;  1 drivers
v0000000002925d20_0 .net *"_s10", 0 0, L_0000000002992740;  1 drivers
v0000000002925fa0_0 .net *"_s4", 0 0, L_0000000002993770;  1 drivers
v0000000002924ec0_0 .net *"_s6", 0 0, L_0000000002993930;  1 drivers
v0000000002925640_0 .net *"_s8", 0 0, L_0000000002992270;  1 drivers
v0000000002924880_0 .net "a", 0 0, L_0000000002995e70;  1 drivers
v00000000029253c0_0 .net "b", 0 0, L_0000000002994a70;  1 drivers
v0000000002924a60_0 .net "cin", 0 0, L_0000000002995830;  1 drivers
v00000000029264a0_0 .net "cout", 0 0, L_0000000002993380;  1 drivers
v0000000002925460_0 .net "sum", 0 0, L_0000000002993000;  1 drivers
S_000000000292c280 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad960 .param/l "i" 0 5 15, +C4<01011>;
S_000000000292c880 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029935b0 .functor XOR 1, L_0000000002994430, L_00000000029944d0, C4<0>, C4<0>;
L_0000000002992970 .functor XOR 1, L_00000000029935b0, L_0000000002996370, C4<0>, C4<0>;
L_00000000029938c0 .functor AND 1, L_0000000002994430, L_00000000029944d0, C4<1>, C4<1>;
L_00000000029929e0 .functor AND 1, L_0000000002994430, L_0000000002996370, C4<1>, C4<1>;
L_0000000002992430 .functor OR 1, L_00000000029938c0, L_00000000029929e0, C4<0>, C4<0>;
L_00000000029925f0 .functor AND 1, L_00000000029944d0, L_0000000002996370, C4<1>, C4<1>;
L_00000000029937e0 .functor OR 1, L_0000000002992430, L_00000000029925f0, C4<0>, C4<0>;
v0000000002924f60_0 .net *"_s0", 0 0, L_00000000029935b0;  1 drivers
v0000000002925960_0 .net *"_s10", 0 0, L_00000000029925f0;  1 drivers
v0000000002924ce0_0 .net *"_s4", 0 0, L_00000000029938c0;  1 drivers
v0000000002926540_0 .net *"_s6", 0 0, L_00000000029929e0;  1 drivers
v00000000029258c0_0 .net *"_s8", 0 0, L_0000000002992430;  1 drivers
v0000000002925f00_0 .net "a", 0 0, L_0000000002994430;  1 drivers
v0000000002925e60_0 .net "b", 0 0, L_00000000029944d0;  1 drivers
v0000000002925000_0 .net "cin", 0 0, L_0000000002996370;  1 drivers
v0000000002925500_0 .net "cout", 0 0, L_00000000029937e0;  1 drivers
v00000000029250a0_0 .net "sum", 0 0, L_0000000002992970;  1 drivers
S_000000000292ca00 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028acc20 .param/l "i" 0 5 15, +C4<01100>;
S_000000000292cb80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002993620 .functor XOR 1, L_00000000029962d0, L_00000000029958d0, C4<0>, C4<0>;
L_0000000002993070 .functor XOR 1, L_0000000002993620, L_0000000002995970, C4<0>, C4<0>;
L_0000000002992b30 .functor AND 1, L_00000000029962d0, L_00000000029958d0, C4<1>, C4<1>;
L_0000000002993690 .functor AND 1, L_00000000029962d0, L_0000000002995970, C4<1>, C4<1>;
L_0000000002992c10 .functor OR 1, L_0000000002992b30, L_0000000002993690, C4<0>, C4<0>;
L_00000000029924a0 .functor AND 1, L_00000000029958d0, L_0000000002995970, C4<1>, C4<1>;
L_0000000002991e80 .functor OR 1, L_0000000002992c10, L_00000000029924a0, C4<0>, C4<0>;
v0000000002926680_0 .net *"_s0", 0 0, L_0000000002993620;  1 drivers
v0000000002924b00_0 .net *"_s10", 0 0, L_00000000029924a0;  1 drivers
v0000000002926720_0 .net *"_s4", 0 0, L_0000000002992b30;  1 drivers
v0000000002925b40_0 .net *"_s6", 0 0, L_0000000002993690;  1 drivers
v0000000002924380_0 .net *"_s8", 0 0, L_0000000002992c10;  1 drivers
v0000000002924d80_0 .net "a", 0 0, L_00000000029962d0;  1 drivers
v00000000029256e0_0 .net "b", 0 0, L_00000000029958d0;  1 drivers
v0000000002924740_0 .net "cin", 0 0, L_0000000002995970;  1 drivers
v0000000002924920_0 .net "cout", 0 0, L_0000000002991e80;  1 drivers
v00000000029251e0_0 .net "sum", 0 0, L_0000000002993070;  1 drivers
S_000000000292df00 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad020 .param/l "i" 0 5 15, +C4<01101>;
S_000000000292ce80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002993850 .functor XOR 1, L_0000000002996410, L_0000000002995c90, C4<0>, C4<0>;
L_00000000029926d0 .functor XOR 1, L_0000000002993850, L_0000000002994570, C4<0>, C4<0>;
L_0000000002992580 .functor AND 1, L_0000000002996410, L_0000000002995c90, C4<1>, C4<1>;
L_00000000029930e0 .functor AND 1, L_0000000002996410, L_0000000002994570, C4<1>, C4<1>;
L_0000000002991da0 .functor OR 1, L_0000000002992580, L_00000000029930e0, C4<0>, C4<0>;
L_0000000002993150 .functor AND 1, L_0000000002995c90, L_0000000002994570, C4<1>, C4<1>;
L_0000000002991ef0 .functor OR 1, L_0000000002991da0, L_0000000002993150, C4<0>, C4<0>;
v0000000002925c80_0 .net *"_s0", 0 0, L_0000000002993850;  1 drivers
v00000000029241a0_0 .net *"_s10", 0 0, L_0000000002993150;  1 drivers
v0000000002925780_0 .net *"_s4", 0 0, L_0000000002992580;  1 drivers
v0000000002925be0_0 .net *"_s6", 0 0, L_00000000029930e0;  1 drivers
v0000000002924560_0 .net *"_s8", 0 0, L_0000000002991da0;  1 drivers
v0000000002924420_0 .net "a", 0 0, L_0000000002996410;  1 drivers
v00000000029247e0_0 .net "b", 0 0, L_0000000002995c90;  1 drivers
v0000000002924c40_0 .net "cin", 0 0, L_0000000002994570;  1 drivers
v00000000029260e0_0 .net "cout", 0 0, L_0000000002991ef0;  1 drivers
v0000000002924ba0_0 .net "sum", 0 0, L_00000000029926d0;  1 drivers
S_000000000292d300 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad4e0 .param/l "i" 0 5 15, +C4<01110>;
S_000000000292d780 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002992820 .functor XOR 1, L_0000000002995f10, L_0000000002995a10, C4<0>, C4<0>;
L_0000000002991f60 .functor XOR 1, L_0000000002992820, L_0000000002995ab0, C4<0>, C4<0>;
L_0000000002992510 .functor AND 1, L_0000000002995f10, L_0000000002995a10, C4<1>, C4<1>;
L_0000000002991fd0 .functor AND 1, L_0000000002995f10, L_0000000002995ab0, C4<1>, C4<1>;
L_0000000002992040 .functor OR 1, L_0000000002992510, L_0000000002991fd0, C4<0>, C4<0>;
L_00000000029920b0 .functor AND 1, L_0000000002995a10, L_0000000002995ab0, C4<1>, C4<1>;
L_0000000002992120 .functor OR 1, L_0000000002992040, L_00000000029920b0, C4<0>, C4<0>;
v0000000002926360_0 .net *"_s0", 0 0, L_0000000002992820;  1 drivers
v0000000002926220_0 .net *"_s10", 0 0, L_00000000029920b0;  1 drivers
v00000000029255a0_0 .net *"_s4", 0 0, L_0000000002992510;  1 drivers
v0000000002924e20_0 .net *"_s6", 0 0, L_0000000002991fd0;  1 drivers
v0000000002926180_0 .net *"_s8", 0 0, L_0000000002992040;  1 drivers
v00000000029249c0_0 .net "a", 0 0, L_0000000002995f10;  1 drivers
v0000000002925140_0 .net "b", 0 0, L_0000000002995a10;  1 drivers
v0000000002925820_0 .net "cin", 0 0, L_0000000002995ab0;  1 drivers
v0000000002925280_0 .net "cout", 0 0, L_0000000002992120;  1 drivers
v0000000002925a00_0 .net "sum", 0 0, L_0000000002991f60;  1 drivers
S_000000000292dc00 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_0000000002921450;
 .timescale 0 0;
P_00000000028ad9a0 .param/l "i" 0 5 15, +C4<01111>;
S_000000000292c100 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000292dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002992190 .functor XOR 1, L_0000000002995bf0, L_00000000029946b0, C4<0>, C4<0>;
L_0000000002992200 .functor XOR 1, L_0000000002992190, L_0000000002994750, C4<0>, C4<0>;
L_00000000029927b0 .functor AND 1, L_0000000002995bf0, L_00000000029946b0, C4<1>, C4<1>;
L_0000000002993ee0 .functor AND 1, L_0000000002995bf0, L_0000000002994750, C4<1>, C4<1>;
L_0000000002993bd0 .functor OR 1, L_00000000029927b0, L_0000000002993ee0, C4<0>, C4<0>;
L_0000000002993d90 .functor AND 1, L_00000000029946b0, L_0000000002994750, C4<1>, C4<1>;
L_0000000002993f50 .functor OR 1, L_0000000002993bd0, L_0000000002993d90, C4<0>, C4<0>;
v0000000002925aa0_0 .net *"_s0", 0 0, L_0000000002992190;  1 drivers
v0000000002925dc0_0 .net *"_s10", 0 0, L_0000000002993d90;  1 drivers
v0000000002926040_0 .net *"_s4", 0 0, L_00000000029927b0;  1 drivers
v0000000002926860_0 .net *"_s6", 0 0, L_0000000002993ee0;  1 drivers
v00000000029262c0_0 .net *"_s8", 0 0, L_0000000002993bd0;  1 drivers
v00000000029265e0_0 .net "a", 0 0, L_0000000002995bf0;  1 drivers
v00000000029267c0_0 .net "b", 0 0, L_00000000029946b0;  1 drivers
v0000000002924100_0 .net "cin", 0 0, L_0000000002994750;  1 drivers
v00000000029244c0_0 .net "cout", 0 0, L_0000000002993f50;  1 drivers
v0000000002924600_0 .net "sum", 0 0, L_0000000002992200;  1 drivers
S_0000000002937aa0 .scope module, "xorr" "nbit_xor" 4 31, 5 88 0, S_0000000000f7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028acb20 .param/l "size" 0 5 89, +C4<00000000000000000000000000010000>;
L_0000000002993a10 .functor XOR 16, v0000000002934020_0, v0000000002934980_0, C4<0000000000000000>, C4<0000000000000000>;
L_0000000002944478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002933260_0 .net/2u *"_s12", 0 0, L_0000000002944478;  1 drivers
v0000000002933e40_0 .net *"_s18", 0 0, L_0000000002998490;  1 drivers
v00000000029331c0_0 .net *"_s5", 0 0, L_0000000002997310;  1 drivers
L_0000000002944430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002934480_0 .net/2u *"_s8", 0 0, L_0000000002944430;  1 drivers
v00000000029354c0_0 .net "f", 3 0, L_0000000002998d50;  alias, 1 drivers
v0000000002935060_0 .net "in1", 15 0, v0000000002934020_0;  alias, 1 drivers
v0000000002934160_0 .net "in2", 15 0, v0000000002934980_0;  alias, 1 drivers
v0000000002933a80_0 .net "return1", 15 0, L_0000000002993a10;  alias, 1 drivers
L_0000000002997310 .part L_0000000002993a10, 15, 1;
L_0000000002998d50 .concat8 [ 1 1 1 1], L_0000000002997310, L_0000000002944430, L_0000000002998490, L_0000000002944478;
L_0000000002998490 .reduce/nor L_0000000002993a10;
S_00000000029377a0 .scope module, "ram" "RAM" 3 82, 6 1 0, S_00000000028b18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /INPUT 1 "chip_enable"
    .port_info 2 /INPUT 3 "enable"
    .port_info 3 /INPUT 3 "select1"
    .port_info 4 /INPUT 3 "select2"
    .port_info 5 /INPUT 16 "dataIn"
    .port_info 6 /OUTPUT 16 "source1"
    .port_info 7 /OUTPUT 16 "source2"
    .port_info 8 /INPUT 4 "opcode"
    .port_info 9 /INPUT 3 "dest"
v0000000002934340_0 .net "chip_enable", 0 0, v0000000002936000_0;  1 drivers
v0000000002933440_0 .net "dataIn", 15 0, v0000000002917990_0;  alias, 1 drivers
v00000000029347a0_0 .net "dest", 2 0, L_000000000292e300;  alias, 1 drivers
v00000000029334e0_0 .net "enable", 2 0, L_000000000292e300;  alias, 1 drivers
v00000000029348e0 .array "mem", 7 0, 15 0;
v0000000002933760_0 .net "opcode", 3 0, L_000000000292f020;  alias, 1 drivers
v0000000002933800_0 .net "rw", 0 0, v000000000292ec60_0;  1 drivers
v00000000029338a0_0 .net "select1", 2 0, L_000000000292f7a0;  alias, 1 drivers
v0000000002933d00_0 .net "select2", 2 0, L_000000000292e760;  1 drivers
v0000000002934020_0 .var "source1", 15 0;
v0000000002934980_0 .var "source2", 15 0;
v00000000029348e0_0 .array/port v00000000029348e0, 0;
E_00000000028ac4a0/0 .event edge, v0000000002934340_0, v0000000002933800_0, v00000000029338a0_0, v00000000029348e0_0;
v00000000029348e0_1 .array/port v00000000029348e0, 1;
v00000000029348e0_2 .array/port v00000000029348e0, 2;
v00000000029348e0_3 .array/port v00000000029348e0, 3;
v00000000029348e0_4 .array/port v00000000029348e0, 4;
E_00000000028ac4a0/1 .event edge, v00000000029348e0_1, v00000000029348e0_2, v00000000029348e0_3, v00000000029348e0_4;
v00000000029348e0_5 .array/port v00000000029348e0, 5;
v00000000029348e0_6 .array/port v00000000029348e0, 6;
v00000000029348e0_7 .array/port v00000000029348e0, 7;
E_00000000028ac4a0/2 .event edge, v00000000029348e0_5, v00000000029348e0_6, v00000000029348e0_7, v0000000002933d00_0;
E_00000000028ac4a0 .event/or E_00000000028ac4a0/0, E_00000000028ac4a0/1, E_00000000028ac4a0/2;
S_0000000002937920 .scope module, "rom" "ROM" 3 67, 7 5 0, S_00000000028b18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oeb"
    .port_info 1 /OUTPUT 16 "inst"
    .port_info 2 /INPUT 3 "pc"
P_00000000028b1a60 .param/l "Awidth" 0 7 6, +C4<00000000000000000000000000000100>;
P_00000000028b1a98 .param/l "Dwidth" 0 7 6, +C4<00000000000000000000000000010000>;
P_00000000028b1ad0 .param/l "Length" 1 7 14, +C4<000000000000000000000000000000010000>;
v0000000002934a20_0 .var "inst", 15 0;
v0000000002935ba0 .array "mem", 15 0, 15 0;
v0000000002935920_0 .net "oeb", 0 0, v0000000002930560_0;  1 drivers
v0000000002935c40_0 .net "pc", 2 0, v0000000002930060_0;  1 drivers
v0000000002935ec0_0 .var "rw", 0 0;
E_00000000028acde0 .event posedge, v0000000002935920_0;
S_00000000029374a0 .scope module, "split" "splitter" 3 73, 8 5 0, S_00000000028b18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v00000000029359c0_0 .net "cond", 1 0, L_0000000002930600;  alias, 1 drivers
v0000000002935f60_0 .net "dest", 2 0, L_000000000292e300;  alias, 1 drivers
v0000000002935ce0_0 .net "inst", 15 0, v0000000002934a20_0;  alias, 1 drivers
v0000000002935a60_0 .net "opcd", 3 0, L_000000000292f020;  alias, 1 drivers
v0000000002935b00_0 .net "source", 2 0, L_000000000292f7a0;  alias, 1 drivers
v0000000002935d80_0 .net "source2", 3 0, L_0000000002930420;  alias, 1 drivers
L_0000000002930600 .part v0000000002934a20_0, 14, 2;
L_000000000292f020 .part v0000000002934a20_0, 10, 4;
L_000000000292e300 .part v0000000002934a20_0, 7, 3;
L_000000000292f7a0 .part v0000000002934a20_0, 4, 3;
L_0000000002930420 .part v0000000002934a20_0, 0, 4;
    .scope S_0000000002937920;
T_0 ;
    %wait E_00000000028acde0;
    %load/vec4 v0000000002935920_0;
    %store/vec4 v0000000002935ec0_0, 0, 1;
    %load/vec4 v0000000002935ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000002935c40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002935ba0, 4;
    %store/vec4 v0000000002934a20_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000029377a0;
T_1 ;
    %wait E_00000000028ac4a0;
    %load/vec4 v0000000002934340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002933800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000029338a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000029348e0, 4;
    %store/vec4 v0000000002934020_0, 0, 16;
    %load/vec4 v0000000002933d00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000029348e0, 4;
    %store/vec4 v0000000002934980_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000000002934020_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000000002934980_0, 0, 16;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002913b90;
T_2 ;
    %wait E_00000000028abd20;
    %load/vec4 v0000000002917a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0000000002917030_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0000000002917030_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0000000002918250_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000000002918890_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000000002918a70_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000000002916d10_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v00000000029173f0_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000000002916db0_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000000002917850_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0000000002919010_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000000002918250_0;
    %store/vec4 v0000000002917990_0, 0, 16;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002913410;
T_3 ;
    %wait E_00000000028abd20;
    %load/vec4 v0000000002918930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0000000002916e50_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0000000002916e50_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v00000000029168b0_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000000002917ad0_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0000000002918390_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0000000002917210_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v00000000029181b0_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000000002917fd0_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0000000002917490_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v00000000029170d0_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v00000000029168b0_0;
    %store/vec4 v0000000002918cf0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000028b18e0;
T_4 ;
    %wait E_00000000028ac3a0;
    %load/vec4 v000000000292fde0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000292e440_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000292eda0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v000000000292e440_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000292eda0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.5, 9;
T_4.4 ; End of true expr.
    %load/vec4 v000000000292e440_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000292eda0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_4.6, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.7, 10;
T_4.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.7, 10;
 ; End of false expr.
    %blend;
T_4.7;
    %jmp/0 T_4.5, 9;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v000000000292e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000292fe80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002930560_0, 0, 1;
    %load/vec4 v0000000002930060_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000002930060_0, 0, 3;
    %load/vec4 v000000000292e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 1;
    %store/vec4 v0000000002936000_0, 0, 1;
    %load/vec4 v000000000292e9e0_0;
    %cmpi/ne 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v000000000292ec60_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000292fde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v000000000292fde0_0;
    %addi 1, 0, 2;
    %store/vec4 v000000000292fe80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002930560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e1c0_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v000000000292fde0_0;
    %addi 1, 0, 2;
    %store/vec4 v000000000292fe80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002930560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ec60_0, 0, 1;
T_4.13 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028b18e0;
T_5 ;
    %wait E_00000000028ac6a0;
    %load/vec4 v000000000292fe80_0;
    %store/vec4 v000000000292fde0_0, 0, 2;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000028b0d50;
T_6 ;
    %vpi_call 2 13 "$dumpfile", "CPU_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000028b0d50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000292fde0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002930060_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002930560_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002917990_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e1c0_0, 0, 1;
    %vpi_call 2 29 "$readmemh", "lib/milestone3_instructions_bonus.txt", v0000000002935ba0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292e6c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000000000292e6c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 33 "$display", "rom-data[%d] = %h", v000000000292e6c0_0, &A<v0000000002935ba0, v000000000292e6c0_0 > {0 0 0};
    %load/vec4 v000000000292e6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000292e6c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 38 "$readmemh", "lib/milestone3_ram_bonusinitial.txt", v00000000029348e0 {0 0 0};
    %vpi_call 2 40 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292f340_0, 0, 32;
T_6.2 ;
    %load/vec4 v000000000292f340_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call 2 45 "$display", "ram-data[%d] = %h", v000000000292f340_0, &A<v00000000029348e0, v000000000292f340_0 > {0 0 0};
    %load/vec4 v000000000292f340_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000292f340_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 50 "$display", "\012" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000028b0d50;
T_7 ;
    %load/vec4 v000000000292e8a0_0;
    %inv;
    %store/vec4 v000000000292e8a0_0, 0, 1;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000028b0d50;
T_8 ;
    %vpi_call 2 70 "$monitor", "state =%d, opcode =%b, source1 =%h, source2 =%h, ALU_output = %h, flags = %b, R0 = %h, R1=%h, R2=%h, R3=%h", v000000000292fde0_0, v000000000292e9e0_0, v000000000292e620_0, v000000000292eee0_0, v0000000002935e20_0, v000000000292eda0_0, &A<v00000000029348e0, 0>, &A<v00000000029348e0, 1>, &A<v00000000029348e0, 2>, &A<v00000000029348e0, 3> {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./\ALU\ALU_main.v";
    "./ALU/ALU.v";
    "./\Memory\Register Bank\RAM.v";
    "./\Memory\ROM\ROM.v";
    "./\Memory\splitter\splitter.v";
