# do assign_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:05 on Mar 02,2024
# vlog -work work assign_adder.vo 
# -- Compiling module assign_adder
# 
# Top level modules:
# 	assign_adder
# End time: 18:49:05 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:05 on Mar 02,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module assign_adder_vlg_vec_tst
# 
# Top level modules:
# 	assign_adder_vlg_vec_tst
# End time: 18:49:06 on Mar 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.assign_adder_vlg_vec_tst 
# Start time: 18:49:06 on Mar 02,2024
# Loading work.assign_adder_vlg_vec_tst
# Loading work.assign_adder
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(50)
#    Time: 80 ns  Iteration: 0  Instance: /assign_adder_vlg_vec_tst
# End time: 18:49:06 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
