// Seed: 3077095492
module module_0 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2
);
  wire id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output tri id_2,
    output tri0 id_3,
    output tri1 id_4,
    output supply0 id_5,
    output logic id_6,
    output wand id_7,
    input wand id_8,
    input uwire id_9,
    input wire id_10,
    output logic id_11,
    output wand id_12,
    input tri0 id_13,
    input wand id_14,
    output logic id_15
);
  wire id_17;
  integer id_18;
  ;
  final id_15 <= 1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_10
  );
  final
    if (1) begin : LABEL_0
      id_11 <= -1;
      begin : LABEL_1
        wait (id_14)
          casex (1)
            "": id_6 = 1 - id_8;
            id_14: id_0 <= -1 - 1;
          endcase
      end
    end
endmodule
