// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pgrnk_pgrnk_entry3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        num_verts,
        num_edges,
        vertices,
        edges,
        inputs,
        outputs,
        num_verts_out_din,
        num_verts_out_full_n,
        num_verts_out_write,
        num_verts_out1_din,
        num_verts_out1_full_n,
        num_verts_out1_write,
        num_edges_out_din,
        num_edges_out_full_n,
        num_edges_out_write,
        vertices_out_din,
        vertices_out_full_n,
        vertices_out_write,
        edges_out_din,
        edges_out_full_n,
        edges_out_write,
        inputs_out_din,
        inputs_out_full_n,
        inputs_out_write,
        outputs_out_din,
        outputs_out_full_n,
        outputs_out_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] num_verts;
input  [63:0] num_edges;
input  [63:0] vertices;
input  [63:0] edges;
input  [63:0] inputs;
input  [63:0] outputs;
output  [63:0] num_verts_out_din;
input   num_verts_out_full_n;
output   num_verts_out_write;
output  [63:0] num_verts_out1_din;
input   num_verts_out1_full_n;
output   num_verts_out1_write;
output  [63:0] num_edges_out_din;
input   num_edges_out_full_n;
output   num_edges_out_write;
output  [63:0] vertices_out_din;
input   vertices_out_full_n;
output   vertices_out_write;
output  [63:0] edges_out_din;
input   edges_out_full_n;
output   edges_out_write;
output  [63:0] inputs_out_din;
input   inputs_out_full_n;
output   inputs_out_write;
output  [63:0] outputs_out_din;
input   outputs_out_full_n;
output   outputs_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg num_verts_out_write;
reg num_verts_out1_write;
reg num_edges_out_write;
reg vertices_out_write;
reg edges_out_write;
reg inputs_out_write;
reg outputs_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    num_verts_out_blk_n;
reg    num_verts_out1_blk_n;
reg    num_edges_out_blk_n;
reg    vertices_out_blk_n;
reg    edges_out_blk_n;
reg    inputs_out_blk_n;
reg    outputs_out_blk_n;
reg    ap_block_state1;
reg   [0:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        edges_out_blk_n = edges_out_full_n;
    end else begin
        edges_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        edges_out_write = 1'b1;
    end else begin
        edges_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inputs_out_blk_n = inputs_out_full_n;
    end else begin
        inputs_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inputs_out_write = 1'b1;
    end else begin
        inputs_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_edges_out_blk_n = num_edges_out_full_n;
    end else begin
        num_edges_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_edges_out_write = 1'b1;
    end else begin
        num_edges_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_verts_out1_blk_n = num_verts_out1_full_n;
    end else begin
        num_verts_out1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_verts_out1_write = 1'b1;
    end else begin
        num_verts_out1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_verts_out_blk_n = num_verts_out_full_n;
    end else begin
        num_verts_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_verts_out_write = 1'b1;
    end else begin
        num_verts_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_out_blk_n = outputs_out_full_n;
    end else begin
        outputs_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_out_write = 1'b1;
    end else begin
        outputs_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        vertices_out_blk_n = vertices_out_full_n;
    end else begin
        vertices_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        vertices_out_write = 1'b1;
    end else begin
        vertices_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (outputs_out_full_n == 1'b0) | (inputs_out_full_n == 1'b0) | (edges_out_full_n == 1'b0) | (vertices_out_full_n == 1'b0) | (num_edges_out_full_n == 1'b0) | (num_verts_out1_full_n == 1'b0) | (num_verts_out_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign edges_out_din = edges;

assign inputs_out_din = inputs;

assign num_edges_out_din = num_edges;

assign num_verts_out1_din = num_verts;

assign num_verts_out_din = num_verts;

assign outputs_out_din = outputs;

assign start_out = real_start;

assign vertices_out_din = vertices;

endmodule //pgrnk_pgrnk_entry3
