<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond8011_fu_62_p2" SOURCE="" VARIABLE="exitcond8011" MODULE="gau_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_68_p2" SOURCE="" VARIABLE="empty_38" MODULE="gau_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="mask_fu_97_p2" SOURCE="" VARIABLE="mask" MODULE="gau_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_272_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32" VARIABLE="icmp_ln32" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_278_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32" VARIABLE="add_ln32" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_287_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33" VARIABLE="icmp_ln33" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_293_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32" VARIABLE="select_ln32" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_1_fu_386_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32" VARIABLE="select_ln32_1" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_2_fu_560_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32" VARIABLE="select_ln32_2" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_310_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45" VARIABLE="icmp_ln45" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_459_p2" SOURCE="" VARIABLE="tmp1" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_469_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41" VARIABLE="tmp2" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp146_fu_479_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41" VARIABLE="tmp146" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_497_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63" VARIABLE="add_ln63" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_503_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63" VARIABLE="add_ln63_2" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_513_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63" VARIABLE="add_ln63_3" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln63_1_fu_581_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63" VARIABLE="add_ln63_1" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="pix_gauss_1_fu_586_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63" VARIABLE="pix_gauss_1" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_316_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71" VARIABLE="icmp_ln71" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_322_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33" VARIABLE="add_ln33" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_628_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71" VARIABLE="select_ln71" MODULE="gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:21" VARIABLE="line_buf" MODULE="gau" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="gau" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="gau" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="gau" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
