# system info nios_base on 2011.08.26.15:35:10
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1314387278
#
#
# Files generated for nios_base on 2011.08.26.15:35:10
files:
filepath,kind,attributes,module,is_top
nios_base/simulation/nios_base.v,VERILOG,,nios_base,true
nios_base/simulation/submodules/nios_base_onchip_ram.v,VERILOG,,nios_base_onchip_ram,false
nios_base/simulation/submodules/nios_base_onchip_ram.hex,HEX,,nios_base_onchip_ram,false
nios_base/simulation/submodules/nios_base_jtag_uart.v,VERILOG,,nios_base_jtag_uart,false
nios_base/simulation/submodules/nios_base_jtag_uart_output_stream.dat,OTHER,,nios_base_jtag_uart,false
nios_base/simulation/submodules/nios_base_jtag_uart_input_mutex.dat,OTHER,,nios_base_jtag_uart,false
nios_base/simulation/submodules/nios_base_jtag_uart_input_stream.dat,OTHER,,nios_base_jtag_uart,false
nios_base/simulation/submodules/nios_base_sys_clk_timer.v,VERILOG,,nios_base_sys_clk_timer,false
nios_base/simulation/submodules/nios_base_cpu_oci_test_bench.v,VERILOG,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_rf_ram_a.mif,MIF,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu.sdc,SDC,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_jtag_debug_module_tck.v,VERILOG,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_rf_ram_b.dat,DAT,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_ociram_default_contents.dat,DAT,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu.v,VERILOG,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_jtag_debug_module_wrapper.v,VERILOG,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_rf_ram_a.hex,HEX,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_test_bench.v,VERILOG,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_ociram_default_contents.hex,HEX,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_rf_ram_b.mif,MIF,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_jtag_debug_module_sysclk.v,VERILOG,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_rf_ram_a.dat,DAT,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_ociram_default_contents.mif,MIF,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu_rf_ram_b.hex,HEX,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_cpu.do,OTHER,,nios_base_cpu,false
nios_base/simulation/submodules/nios_base_sysid.vo,VERILOG,,nios_base_sysid,false
nios_base/simulation/submodules/latency_aware_read_master.v,VERILOG,,latency_aware_read_master,false
nios_base/simulation/submodules/write_master.v,VERILOG,,write_master,false
nios_base/simulation/submodules/nios_base_ext_ctrl.v,VERILOG,,nios_base_ext_ctrl,false
nios_base/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
nios_base/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
nios_base/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
nios_base/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios_base/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios_base/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
nios_base/simulation/submodules/nios_base_addr_router.sv,SYSTEM_VERILOG,,nios_base_addr_router,false
nios_base/simulation/submodules/nios_base_addr_router_001.sv,SYSTEM_VERILOG,,nios_base_addr_router_001,false
nios_base/simulation/submodules/nios_base_id_router.sv,SYSTEM_VERILOG,,nios_base_id_router,false
nios_base/simulation/submodules/nios_base_id_router_002.sv,SYSTEM_VERILOG,,nios_base_id_router_002,false
nios_base/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nios_base/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_merlin_traffic_limiter,false
nios_base/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
nios_base/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
nios_base/simulation/submodules/nios_base_cmd_xbar_demux.sv,SYSTEM_VERILOG,,nios_base_cmd_xbar_demux,false
nios_base/simulation/submodules/nios_base_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,nios_base_cmd_xbar_demux_001,false
nios_base/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_base_cmd_xbar_mux,false
nios_base/simulation/submodules/nios_base_cmd_xbar_mux.sv,SYSTEM_VERILOG,,nios_base_cmd_xbar_mux,false
nios_base/simulation/submodules/nios_base_rsp_xbar_demux.sv,SYSTEM_VERILOG,,nios_base_rsp_xbar_demux,false
nios_base/simulation/submodules/nios_base_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,nios_base_rsp_xbar_demux_002,false
nios_base/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_base_rsp_xbar_mux,false
nios_base/simulation/submodules/nios_base_rsp_xbar_mux.sv,SYSTEM_VERILOG,,nios_base_rsp_xbar_mux,false
nios_base/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_base_rsp_xbar_mux_001,false
nios_base/simulation/submodules/nios_base_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,nios_base_rsp_xbar_mux_001,false
nios_base/simulation/submodules/nios_base_irq_mapper.sv,SYSTEM_VERILOG,,nios_base_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_base.onchip_ram,nios_base_onchip_ram
nios_base.jtag_uart,nios_base_jtag_uart
nios_base.sys_clk_timer,nios_base_sys_clk_timer
nios_base.cpu,nios_base_cpu
nios_base.sysid,nios_base_sysid
nios_base.avalon_read_master,latency_aware_read_master
nios_base.avalon_write_master,write_master
nios_base.ext_ctrl,nios_base_ext_ctrl
nios_base.cpu_data_master_translator,altera_merlin_master_translator
nios_base.cpu_instruction_master_translator,altera_merlin_master_translator
nios_base.onchip_ram_s1_translator,altera_merlin_slave_translator
nios_base.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
nios_base.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_base.sys_clk_timer_s1_translator,altera_merlin_slave_translator
nios_base.sysid_control_slave_translator,altera_merlin_slave_translator
nios_base.avalon_read_master_csr_translator,altera_merlin_slave_translator
nios_base.avalon_write_master_csr_translator,altera_merlin_slave_translator
nios_base.ext_ctrl_s1_translator,altera_merlin_slave_translator
nios_base.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios_base.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios_base.onchip_ram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.avalon_read_master_csr_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.avalon_write_master_csr_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.ext_ctrl_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_base.onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.avalon_read_master_csr_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.avalon_write_master_csr_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.ext_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios_base.addr_router,nios_base_addr_router
nios_base.addr_router_001,nios_base_addr_router_001
nios_base.id_router,nios_base_id_router
nios_base.id_router_001,nios_base_id_router
nios_base.id_router_002,nios_base_id_router_002
nios_base.id_router_003,nios_base_id_router_002
nios_base.id_router_004,nios_base_id_router_002
nios_base.id_router_005,nios_base_id_router_002
nios_base.id_router_006,nios_base_id_router_002
nios_base.id_router_007,nios_base_id_router_002
nios_base.limiter,altera_merlin_traffic_limiter
nios_base.limiter_001,altera_merlin_traffic_limiter
nios_base.rst_controller,altera_reset_controller
nios_base.cmd_xbar_demux,nios_base_cmd_xbar_demux
nios_base.cmd_xbar_demux_001,nios_base_cmd_xbar_demux_001
nios_base.cmd_xbar_mux,nios_base_cmd_xbar_mux
nios_base.cmd_xbar_mux_001,nios_base_cmd_xbar_mux
nios_base.rsp_xbar_demux,nios_base_rsp_xbar_demux
nios_base.rsp_xbar_demux_001,nios_base_rsp_xbar_demux
nios_base.rsp_xbar_demux_002,nios_base_rsp_xbar_demux_002
nios_base.rsp_xbar_demux_003,nios_base_rsp_xbar_demux_002
nios_base.rsp_xbar_demux_004,nios_base_rsp_xbar_demux_002
nios_base.rsp_xbar_demux_005,nios_base_rsp_xbar_demux_002
nios_base.rsp_xbar_demux_006,nios_base_rsp_xbar_demux_002
nios_base.rsp_xbar_demux_007,nios_base_rsp_xbar_demux_002
nios_base.rsp_xbar_mux,nios_base_rsp_xbar_mux
nios_base.rsp_xbar_mux_001,nios_base_rsp_xbar_mux_001
nios_base.irq_mapper,nios_base_irq_mapper
