// Seed: 2595977095
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  wor id_4;
  assign id_3[1'b0] = id_4;
  wor id_5, id_6;
  assign id_5 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    input logic id_4,
    output tri id_5,
    input supply1 id_6,
    output logic id_7,
    input supply1 id_8,
    output wand id_9
);
  wire id_11;
  assign id_0 = 1;
  final begin : LABEL_0
    id_7 <= id_4;
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
