\subsection{rtl Architecture Reference}
\label{classddr2__example__top__tb_1_1rtl}\index{rtl@{rtl}}


Collaboration diagram for rtl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=239pt]{de/d1c/classddr2__example__top__tb_1_1rtl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf \char`\"{}=\char`\"{}}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  , \textcolor{vhdlchar}{b\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf bool\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf \char`\"{}=\char`\"{}}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  , \textcolor{vhdlchar}{b\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf bool\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf \char`\"{}=\char`\"{}}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  , \textcolor{vhdlchar}{b\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf bool\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf auk\+\_\+to\+\_\+string}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{value\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{base\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{size\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf \char`\"{}=\char`\"{}}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  , \textcolor{vhdlchar}{b\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} {\bf bool\+\_\+to\+\_\+integer}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+76}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+77}{\bfseries  (  )}
\item 
{\bf endit}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+78}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+79}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+80}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+81}{\bfseries  (  )}
\item 
{\bf endit}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+82}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+83}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+84}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+85}{\bfseries  (  )}
\item 
{\bf endit}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+86}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+87}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+88}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+89}{\bfseries  (  )}
\item 
{\bf endit}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+90}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+91}{\bfseries  ( {\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+mem\+\_\+model}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}} \textcolor{vhdlchar}{$\ast$}\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}} \textcolor{vhdlchar}{$\ast$}\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}} \textcolor{vhdlchar}{ }} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS}} \textcolor{vhdlchar}{ }} 
\item 
{\bf M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{360} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{360} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bool\+\_\+to\+\_\+integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf cmd\+\_\+bus\+\_\+watcher\+\_\+enabled} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ba} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cs\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cke} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf odt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ras\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cas\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf we\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+err\+\_\+out\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ac\+\_\+parity} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+to\+\_\+sdram} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+to\+\_\+sdram\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+to\+\_\+ram} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+to\+\_\+ram\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf a\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ba\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cke\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf odt\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cs\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ras\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cas\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf we\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dm\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tdqs\+\_\+n\+\_\+unused} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf zero\+\_\+one} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+per\+\_\+byte} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf dut}  {\bfseries entity ddr2\+\_\+example\+\_\+top}   
\item 
{\bf ddr}  {\bfseries ddr2\+\_\+mem\+\_\+model}   
\item 
{\bf dut}  {\bfseries entity ddr2\+\_\+example\+\_\+top}   
\item 
{\bf ddr}  {\bfseries ddr2\+\_\+mem\+\_\+model}   
\item 
{\bf dut}  {\bfseries entity ddr2\+\_\+example\+\_\+top}   
\item 
{\bf ddr}  {\bfseries ddr2\+\_\+mem\+\_\+model}   
\item 
{\bf dut}  {\bfseries entity ddr2\+\_\+example\+\_\+top}   
\item 
{\bf ddr}  {\bfseries ddr2\+\_\+mem\+\_\+model}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 128} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!\char`\"{}=\char`\"{}@{""=""}}
\index{\char`\"{}=\char`\"{}@{""=""}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{""=""a,b,a,b,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \char`\"{}=\char`\"{}(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{b}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_ac6c1a52a4349a34240ce11ecb5adf716}


Definition at line {\bf 215} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!\char`\"{}=\char`\"{}@{""=""}}
\index{\char`\"{}=\char`\"{}@{""=""}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{""=""a,b,a,b,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \char`\"{}=\char`\"{}(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{b}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_ac6c1a52a4349a34240ce11ecb5adf716}


Definition at line {\bf 215} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!\char`\"{}=\char`\"{}@{""=""}}
\index{\char`\"{}=\char`\"{}@{""=""}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{""=""a,b,a,b,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \char`\"{}=\char`\"{}(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{b}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_ac6c1a52a4349a34240ce11ecb5adf716}


Definition at line {\bf 215} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!\char`\"{}=\char`\"{}@{""=""}}
\index{\char`\"{}=\char`\"{}@{""=""}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{""=""a,b,a,b,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \char`\"{}=\char`\"{}(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{b}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_ac6c1a52a4349a34240ce11ecb5adf716}


Definition at line {\bf 215} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}}
\index{auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+integervalue,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a303212257bc6c6db7f4a8c37d5c542b1}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}}
\index{auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+integervalue,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a303212257bc6c6db7f4a8c37d5c542b1}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}}
\index{auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+integervalue,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a303212257bc6c6db7f4a8c37d5c542b1}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}}
\index{auk\+\_\+to\+\_\+integer@{auk\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+integervalue,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a303212257bc6c6db7f4a8c37d5c542b1}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 154} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 154} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 154} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 154} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 207} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 207} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 207} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}}
\index{auk\+\_\+to\+\_\+string@{auk\+\_\+to\+\_\+string}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{auk\+\_\+to\+\_\+stringvalue,base,size,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} auk\+\_\+to\+\_\+string(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{value}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlkeyword}{base}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a4542ff7aced78f175db9430bd9e25971}


Definition at line {\bf 207} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}}
\index{bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{bool\+\_\+to\+\_\+integera,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} bool\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a0676075d9fa0855a4831c9ea3df30e2b}


Definition at line {\bf 234} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}}
\index{bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{bool\+\_\+to\+\_\+integera,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} bool\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a0676075d9fa0855a4831c9ea3df30e2b}


Definition at line {\bf 234} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}}
\index{bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{bool\+\_\+to\+\_\+integera,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} bool\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a0676075d9fa0855a4831c9ea3df30e2b}


Definition at line {\bf 234} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}}
\index{bool\+\_\+to\+\_\+integer@{bool\+\_\+to\+\_\+integer}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{bool\+\_\+to\+\_\+integera,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} bool\+\_\+to\+\_\+integer(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf a}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__example__top__tb_1_1rtl_a0676075d9fa0855a4831c9ea3df30e2b}


Definition at line {\bf 234} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!endit@{endit}}
\index{endit@{endit}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{endit}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} endit ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a78360dc8a50a2c414004a7c06c65a907}


Definition at line {\bf 464} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!endit@{endit}}
\index{endit@{endit}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{endit}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} endit ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a78360dc8a50a2c414004a7c06c65a907}


Definition at line {\bf 464} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!endit@{endit}}
\index{endit@{endit}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{endit}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} endit ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a78360dc8a50a2c414004a7c06c65a907}


Definition at line {\bf 464} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!endit@{endit}}
\index{endit@{endit}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{endit}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} endit ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a78360dc8a50a2c414004a7c06c65a907}


Definition at line {\bf 464} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+76@{P\+R\+O\+C\+E\+S\+S\+\_\+76}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+76@{P\+R\+O\+C\+E\+S\+S\+\_\+76}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+76}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+76 (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{classddr2__example__top__tb_1_1rtl_a4da76e6272499788c55e3c8e8498f17e}


Definition at line {\bf 412} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+77@{P\+R\+O\+C\+E\+S\+S\+\_\+77}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+77@{P\+R\+O\+C\+E\+S\+S\+\_\+77}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+77}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+77 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a096179ce69b587eef46e90cea29572c9}


Definition at line {\bf 432} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+78@{P\+R\+O\+C\+E\+S\+S\+\_\+78}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+78@{P\+R\+O\+C\+E\+S\+S\+\_\+78}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+78clk\+\_\+to\+\_\+sdram(0),reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+78(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a81772f05a478ad6baae570b8c9e7d01d}


Definition at line {\bf 495} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+79@{P\+R\+O\+C\+E\+S\+S\+\_\+79}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+79@{P\+R\+O\+C\+E\+S\+S\+\_\+79}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+79clk\+\_\+to\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+79(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a547471d7960a50297abd38fb82aed5b1}


Definition at line {\bf 509} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+80@{P\+R\+O\+C\+E\+S\+S\+\_\+80}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+80@{P\+R\+O\+C\+E\+S\+S\+\_\+80}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+80}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+80 (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{classddr2__example__top__tb_1_1rtl_a486a2383da2c22e9c9ba325d3fcbb3a0}


Definition at line {\bf 412} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+81@{P\+R\+O\+C\+E\+S\+S\+\_\+81}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+81@{P\+R\+O\+C\+E\+S\+S\+\_\+81}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+81}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+81 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_af02a3d7dcbb95f74d55e624dd06fc687}


Definition at line {\bf 432} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+82@{P\+R\+O\+C\+E\+S\+S\+\_\+82}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+82@{P\+R\+O\+C\+E\+S\+S\+\_\+82}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+82clk\+\_\+to\+\_\+sdram(0),reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+82(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_aaa53740de26ef93f3c17077b202ad99e}


Definition at line {\bf 495} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+83@{P\+R\+O\+C\+E\+S\+S\+\_\+83}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+83@{P\+R\+O\+C\+E\+S\+S\+\_\+83}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+83clk\+\_\+to\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+83(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a849b86cd66ce73abb239cbcba2e396d8}


Definition at line {\bf 509} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+84@{P\+R\+O\+C\+E\+S\+S\+\_\+84}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+84@{P\+R\+O\+C\+E\+S\+S\+\_\+84}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+84}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+84 (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{classddr2__example__top__tb_1_1rtl_ab7eb6ba6ca86280e627ef8a356660ac2}


Definition at line {\bf 412} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+85@{P\+R\+O\+C\+E\+S\+S\+\_\+85}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+85@{P\+R\+O\+C\+E\+S\+S\+\_\+85}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+85}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+85 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a45ae8764e05616906bbf456a5d3d759d}


Definition at line {\bf 432} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+86@{P\+R\+O\+C\+E\+S\+S\+\_\+86}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+86@{P\+R\+O\+C\+E\+S\+S\+\_\+86}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+86clk\+\_\+to\+\_\+sdram(0),reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+86(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a595ee7aa5f4c4fdcd41a587c8a45152a}


Definition at line {\bf 495} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+87@{P\+R\+O\+C\+E\+S\+S\+\_\+87}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+87@{P\+R\+O\+C\+E\+S\+S\+\_\+87}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+87clk\+\_\+to\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+87(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_aba70a5618077135767a62c88971b0d41}


Definition at line {\bf 509} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+88@{P\+R\+O\+C\+E\+S\+S\+\_\+88}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+88@{P\+R\+O\+C\+E\+S\+S\+\_\+88}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+88}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+88 (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{classddr2__example__top__tb_1_1rtl_ae26dc0391430fb999a06fcebcb2ca1b3}


Definition at line {\bf 412} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+89@{P\+R\+O\+C\+E\+S\+S\+\_\+89}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+89@{P\+R\+O\+C\+E\+S\+S\+\_\+89}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+89}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+89 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_aaa458442da316cc7b423be9122c9c370}


Definition at line {\bf 432} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+90@{P\+R\+O\+C\+E\+S\+S\+\_\+90}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+90@{P\+R\+O\+C\+E\+S\+S\+\_\+90}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+90clk\+\_\+to\+\_\+sdram(0),reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+90(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+sdram}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_aa88e7d76fff6aa0f90f2e60c7fc08941}


Definition at line {\bf 495} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+91@{P\+R\+O\+C\+E\+S\+S\+\_\+91}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+91@{P\+R\+O\+C\+E\+S\+S\+\_\+91}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+91clk\+\_\+to\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+91(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+to\+\_\+ram}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__example__top__tb_1_1rtl_a9d334a30d3e6b23132a8628835b9dc73}


Definition at line {\bf 509} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!a@{a}}
\index{a@{a}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a7872cdb29f68330cdea0036a4f427f90}


Definition at line {\bf 299} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!a\+\_\+delayed@{a\+\_\+delayed}}
\index{a\+\_\+delayed@{a\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{a\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a3d1ec93a6d16e925269662a9b14f8a0d}


Definition at line {\bf 322} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ba@{ba}}
\index{ba@{ba}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ba} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_af6c36a4cca4dddf187a346c79edda2ff}


Definition at line {\bf 300} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ba\+\_\+delayed@{ba\+\_\+delayed}}
\index{ba\+\_\+delayed@{ba\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ba\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ba\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a913a5d280ac2d124753211de06e4628d}


Definition at line {\bf 323} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cas\+\_\+n@{cas\+\_\+n}}
\index{cas\+\_\+n@{cas\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cas\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_aed70e095f4de8229927983d138977f1c}


Definition at line {\bf 305} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cas\+\_\+n\+\_\+delayed@{cas\+\_\+n\+\_\+delayed}}
\index{cas\+\_\+n\+\_\+delayed@{cas\+\_\+n\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cas\+\_\+n\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cas\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ab86e9b9ebdc8493b3b57c22f95c38634}


Definition at line {\bf 328} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cke@{cke}}
\index{cke@{cke}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cke} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_af79110ac02f71baa607333bd79b2146f}


Definition at line {\bf 302} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cke\+\_\+delayed@{cke\+\_\+delayed}}
\index{cke\+\_\+delayed@{cke\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cke\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cke\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a919b17997ea83098fbfbc422aaf805ca}


Definition at line {\bf 324} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a80c6d2bedd6ee6dc3b651497f03af88c}


Definition at line {\bf 294} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!clk\+\_\+n@{clk\+\_\+n}}
\index{clk\+\_\+n@{clk\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ace6453dfe09a45078bfadd37ca79748a}


Definition at line {\bf 295} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!clk\+\_\+to\+\_\+ram@{clk\+\_\+to\+\_\+ram}}
\index{clk\+\_\+to\+\_\+ram@{clk\+\_\+to\+\_\+ram}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{clk\+\_\+to\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+to\+\_\+ram} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ab6e01584725ffce1135311ba541cc3e3}


Definition at line {\bf 319} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!clk\+\_\+to\+\_\+ram\+\_\+n@{clk\+\_\+to\+\_\+ram\+\_\+n}}
\index{clk\+\_\+to\+\_\+ram\+\_\+n@{clk\+\_\+to\+\_\+ram\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{clk\+\_\+to\+\_\+ram\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+to\+\_\+ram\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a8aee9c92bff691fa97097512932df204}


Definition at line {\bf 320} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!clk\+\_\+to\+\_\+sdram@{clk\+\_\+to\+\_\+sdram}}
\index{clk\+\_\+to\+\_\+sdram@{clk\+\_\+to\+\_\+sdram}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{clk\+\_\+to\+\_\+sdram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+to\+\_\+sdram} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a7fc9ccaa17c9c525cf5123e86fd235ff}


Definition at line {\bf 316} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!clk\+\_\+to\+\_\+sdram\+\_\+n@{clk\+\_\+to\+\_\+sdram\+\_\+n}}
\index{clk\+\_\+to\+\_\+sdram\+\_\+n@{clk\+\_\+to\+\_\+sdram\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{clk\+\_\+to\+\_\+sdram\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+to\+\_\+sdram\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a3bb01400c0856acf227c46e301ce0488}


Definition at line {\bf 317} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS@{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS}}
\index{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS@{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_aa24fcdb046d6bb7c9ba6c450f4916593}


Definition at line {\bf 282} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cmd\+\_\+bus\+\_\+watcher\+\_\+enabled@{cmd\+\_\+bus\+\_\+watcher\+\_\+enabled}}
\index{cmd\+\_\+bus\+\_\+watcher\+\_\+enabled@{cmd\+\_\+bus\+\_\+watcher\+\_\+enabled}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cmd\+\_\+bus\+\_\+watcher\+\_\+enabled}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+bus\+\_\+watcher\+\_\+enabled} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a90dbbfdbfd36868ca2b9e2a9f5dec72f}


Definition at line {\bf 292} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cs\+\_\+n@{cs\+\_\+n}}
\index{cs\+\_\+n@{cs\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cs\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a36cec5a62b85a7388c2ef2e7fceb8d87}


Definition at line {\bf 301} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!cs\+\_\+n\+\_\+delayed@{cs\+\_\+n\+\_\+delayed}}
\index{cs\+\_\+n\+\_\+delayed@{cs\+\_\+n\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{cs\+\_\+n\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cs\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a51e9aabb1f37a862ea0ed1b9919a5051}


Definition at line {\bf 326} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ddr@{ddr}}
\index{ddr@{ddr}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+mem\+\_\+model}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_ae36b1ebcd4ca31bf51d6c3d39490e490}


Definition at line {\bf 408} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ddr@{ddr}}
\index{ddr@{ddr}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+mem\+\_\+model}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_ae36b1ebcd4ca31bf51d6c3d39490e490}


Definition at line {\bf 408} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ddr@{ddr}}
\index{ddr@{ddr}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+mem\+\_\+model}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_ae36b1ebcd4ca31bf51d6c3d39490e490}


Definition at line {\bf 408} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ddr@{ddr}}
\index{ddr@{ddr}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+mem\+\_\+model}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_ae36b1ebcd4ca31bf51d6c3d39490e490}


Definition at line {\bf 408} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}}
\index{ddr2\+\_\+mem\+\_\+model@{ddr2\+\_\+mem\+\_\+model}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ddr2\+\_\+mem\+\_\+model}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+mem\+\_\+model} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__example__top__tb_1_1rtl_afe16036ffd7748d4204b2f237d147397}


Definition at line {\bf 247} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!dm@{dm}}
\index{dm@{dm}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a49223f5f3843407ba5e6057802059917}


Definition at line {\bf 312} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!dm\+\_\+delayed@{dm\+\_\+delayed}}
\index{dm\+\_\+delayed@{dm\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{dm\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dm\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ae662ced3fde1a96e65558762c4ffc4bb}


Definition at line {\bf 330} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!dut@{dut}}
\index{dut@{dut}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{dut}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+example\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_a623de4718fe48a8e036a1041bd516956}


Definition at line {\bf 388} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!dut@{dut}}
\index{dut@{dut}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{dut}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+example\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_a623de4718fe48a8e036a1041bd516956}


Definition at line {\bf 388} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!dut@{dut}}
\index{dut@{dut}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{dut}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+example\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_a623de4718fe48a8e036a1041bd516956}


Definition at line {\bf 388} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!dut@{dut}}
\index{dut@{dut}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{dut}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+example\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__example__top__tb_1_1rtl_a623de4718fe48a8e036a1041bd516956}


Definition at line {\bf 388} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY@{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}}
\index{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY@{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}} \textcolor{vhdlchar}{$\ast$}\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_ab3f49535b1473e3355652024ac55ceef}


Definition at line {\bf 275} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY@{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}}
\index{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY@{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+A\+T\+E\+\_\+\+B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}} \textcolor{vhdlchar}{$\ast$}\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_ab8e6c2ed64922a0cc76cb7b20dd57fcb}


Definition at line {\bf 274} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+PS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a876d9bef8adbfd8fc4ab9c6adb7dbf8b}


Definition at line {\bf 278} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+PS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a194e86d59bb8563dfe5834e1e40279fb}


Definition at line {\bf 280} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+PS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a30b49bb137d873aa76d3120895c85d34}


Definition at line {\bf 281} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+PS} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a79dfea227f47a824202d2cd9ce1fb280}


Definition at line {\bf 279} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS}}
\index{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+NS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_abf908f8b5bab526317ae8c417969fc48}


Definition at line {\bf 283} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS}}
\index{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+NS} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+NS}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a7a7ed6a1199ab1223039e30292e2e5b1}


Definition at line {\bf 284} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!mem\+\_\+ac\+\_\+parity@{mem\+\_\+ac\+\_\+parity}}
\index{mem\+\_\+ac\+\_\+parity@{mem\+\_\+ac\+\_\+parity}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{mem\+\_\+ac\+\_\+parity}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ac\+\_\+parity} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a6d3fae5b7b24fa29ed4292a7fbb79e71}


Definition at line {\bf 310} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY@{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}}
\index{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY@{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bool\+\_\+to\+\_\+integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a3a1e42bcaf3c60450372992b3b5fe0f9}


Definition at line {\bf 290} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO@{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO}}
\index{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO@{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{360} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{360} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_abfed4531072663a5d2ff8d57af92f228}


Definition at line {\bf 289} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!mem\+\_\+dq@{mem\+\_\+dq}}
\index{mem\+\_\+dq@{mem\+\_\+dq}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a8adc0f2fd294aaa56e9e08a38d678819}


Definition at line {\bf 332} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!mem\+\_\+dqs@{mem\+\_\+dqs}}
\index{mem\+\_\+dqs@{mem\+\_\+dqs}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a7290b2f31249644aba6b6f17f8e74b53}


Definition at line {\bf 333} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!mem\+\_\+dqs\+\_\+n@{mem\+\_\+dqs\+\_\+n}}
\index{mem\+\_\+dqs\+\_\+n@{mem\+\_\+dqs\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{mem\+\_\+dqs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ac27500d2872c9d6fc20bb168ca4e6465}


Definition at line {\bf 334} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!mem\+\_\+err\+\_\+out\+\_\+n@{mem\+\_\+err\+\_\+out\+\_\+n}}
\index{mem\+\_\+err\+\_\+out\+\_\+n@{mem\+\_\+err\+\_\+out\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{mem\+\_\+err\+\_\+out\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+err\+\_\+out\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a2b6b4689a147fd0ca72d0244e8a6704a}


Definition at line {\bf 309} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!mem\+\_\+reset\+\_\+n@{mem\+\_\+reset\+\_\+n}}
\index{mem\+\_\+reset\+\_\+n@{mem\+\_\+reset\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{mem\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ade1df39d1ea32fdb020e291d629c4f06}


Definition at line {\bf 298} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!odt@{odt}}
\index{odt@{odt}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf odt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ac604259089ec86a9d73de0e35c89b245}


Definition at line {\bf 303} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!odt\+\_\+delayed@{odt\+\_\+delayed}}
\index{odt\+\_\+delayed@{odt\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{odt\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf odt\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a6a0c9222a1f4ef3790482a077f9be984}


Definition at line {\bf 325} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!pnf@{pnf}}
\index{pnf@{pnf}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{pnf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a774de4229ea968c4ed1114561cfa8216}


Definition at line {\bf 344} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!pnf\+\_\+per\+\_\+byte@{pnf\+\_\+per\+\_\+byte}}
\index{pnf\+\_\+per\+\_\+byte@{pnf\+\_\+per\+\_\+byte}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{pnf\+\_\+per\+\_\+byte}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+per\+\_\+byte} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a4b132940d29003d427e41cc1b10caf5c}


Definition at line {\bf 345} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ras\+\_\+n@{ras\+\_\+n}}
\index{ras\+\_\+n@{ras\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ras\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ad868561881cecb3cd3fcea26c5023373}


Definition at line {\bf 304} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!ras\+\_\+n\+\_\+delayed@{ras\+\_\+n\+\_\+delayed}}
\index{ras\+\_\+n\+\_\+delayed@{ras\+\_\+n\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{ras\+\_\+n\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ras\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_aaeea1c9f18f66f0d6490d701c4033a1d}


Definition at line {\bf 327} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a58e75ee394415dfa49225782c39502e0}


Definition at line {\bf 297} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY@{S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY}}
\index{S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY@{S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+A\+M\+P\+L\+E\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__example__top__tb_1_1rtl_a89c638dfc360df9e72be7d62126d873f}


Definition at line {\bf 272} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!tdqs\+\_\+n\+\_\+unused@{tdqs\+\_\+n\+\_\+unused}}
\index{tdqs\+\_\+n\+\_\+unused@{tdqs\+\_\+n\+\_\+unused}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{tdqs\+\_\+n\+\_\+unused}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tdqs\+\_\+n\+\_\+unused} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_afa6c6d41a7367fb3ac09a1c60e37d93a}


Definition at line {\bf 335} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!test\+\_\+complete@{test\+\_\+complete}}
\index{test\+\_\+complete@{test\+\_\+complete}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_adc2e2232572d6c9d4f8f3c4455063932}


Definition at line {\bf 339} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!test\+\_\+complete\+\_\+count@{test\+\_\+complete\+\_\+count}}
\index{test\+\_\+complete\+\_\+count@{test\+\_\+complete\+\_\+count}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{test\+\_\+complete\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_ae2c31756d7ab2e3292674f91ddf15c1a}


Definition at line {\bf 342} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!test\+\_\+status@{test\+\_\+status}}
\index{test\+\_\+status@{test\+\_\+status}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{test\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a72357bb608d7c2c8857f5e56212f7181}


Definition at line {\bf 340} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!we\+\_\+n@{we\+\_\+n}}
\index{we\+\_\+n@{we\+\_\+n}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf we\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a8ef6da5af07acef07e9516105fc384c6}


Definition at line {\bf 306} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!we\+\_\+n\+\_\+delayed@{we\+\_\+n\+\_\+delayed}}
\index{we\+\_\+n\+\_\+delayed@{we\+\_\+n\+\_\+delayed}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{we\+\_\+n\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf we\+\_\+n\+\_\+delayed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a8a56fd4c556848ebfb983c65090d7c07}


Definition at line {\bf 329} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}!zero\+\_\+one@{zero\+\_\+one}}
\index{zero\+\_\+one@{zero\+\_\+one}!ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl@{ddr2\+\_\+example\+\_\+top\+\_\+tb\+::rtl}}
\paragraph[{zero\+\_\+one}]{\setlength{\rightskip}{0pt plus 5cm}{\bf zero\+\_\+one} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top__tb_1_1rtl_a6199b9e00210a9af878a5ed813c233cf}


Definition at line {\bf 337} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}\end{DoxyCompactItemize}
