"('xml',)",[['xml']]
"('thus', 'number', 'advanced')","[['thus', 'advanced', 'number']]"
"('ddr2 dram', 'bus master', 'dram controller')","[['bus master', 'ddr2 dram', 'dram controller']]"
"('1.7',)",[['1.7']]
"('logic.', 'interface.')","[['logic.', 'interface.']]"
"('device core', 'sram', 'csx700', 'purpose i/o')","[['device core', 'sram', 'csx700'], ['device core', 'sram', 'purpose i/o'], ['csx700', 'sram', 'purpose i/o']]"
"('inputs', 'feeding', 'radiated', 'receivers', 'except', 'tied', 'pci express base', 'unused', 'eliminate', 'class ii', 'inactive', 'emissions', 'tying', 'pull-up resistor', 'approximately', 'unconnected', 'still', 'typically', 'configure')","[['inputs', 'typically', 'tying', 'except', 'feeding'], ['inputs', 'typically', 'tying', 'except', 'radiated'], ['inputs', 'typically', 'receivers'], ['inputs', 'typically', 'tied'], ['inputs', 'typically', 'unused', 'pci express base'], ['inputs', 'typically', 'eliminate'], ['inputs', 'typically', 'class ii'], ['inputs', 'typically', 'tying', 'inactive'], ['inputs', 'typically', 'tying', 'except', 'emissions'], ['inputs', 'typically', 'unused', 'pull-up resistor'], ['inputs', 'typically', 'unused', 'approximately'], ['inputs', 'typically', 'tying', 'unconnected'], ['inputs', 'typically', 'tying', 'still'], ['inputs', 'typically', 'tying', 'configure'], ['feeding', 'except', 'radiated'], ['feeding', 'except', 'tying', 'typically', 'receivers'], ['feeding', 'except', 'tying', 'typically', 'tied'], ['feeding', 'except', 'tying', 'typically', 'unused', 'pci express base'], ['feeding', 'except', 'tying', 'typically', 'eliminate'], ['feeding', 'except', 'tying', 'typically', 'class ii'], ['feeding', 'except', 'tying', 'inactive'], ['feeding', 'except', 'emissions'], ['feeding', 'except', 'tying', 'typically', 'unused', 'pull-up resistor'], ['feeding', 'except', 'tying', 'typically', 'unused', 'approximately'], ['feeding', 'except', 'tying', 'unconnected'], ['feeding', 'except', 'tying', 'still'], ['feeding', 'except', 'tying', 'configure'], ['radiated', 'except', 'tying', 'typically', 'receivers'], ['radiated', 'except', 'tying', 'typically', 'tied'], ['radiated', 'except', 'tying', 'typically', 'unused', 'pci express base'], ['radiated', 'except', 'tying', 'typically', 'eliminate'], ['radiated', 'except', 'tying', 'typically', 'class ii'], ['radiated', 'except', 'tying', 'inactive'], ['radiated', 'except', 'emissions'], ['radiated', 'except', 'tying', 'typically', 'unused', 'pull-up resistor'], ['radiated', 'except', 'tying', 'typically', 'unused', 'approximately'], ['radiated', 'except', 'tying', 'unconnected'], ['radiated', 'except', 'tying', 'still'], ['radiated', 'except', 'tying', 'configure'], ['receivers', 'typically', 'tied'], ['receivers', 'typically', 'unused', 'pci express base'], ['receivers', 'typically', 'eliminate'], ['receivers', 'typically', 'class ii'], ['receivers', 'typically', 'tying', 'inactive'], ['receivers', 'typically', 'tying', 'except', 'emissions'], ['receivers', 'typically', 'unused', 'pull-up resistor'], ['receivers', 'typically', 'unused', 'approximately'], ['receivers', 'typically', 'tying', 'unconnected'], ['receivers', 'typically', 'tying', 'still'], ['receivers', 'typically', 'tying', 'configure'], ['tied', 'typically', 'unused', 'pci express base'], ['tied', 'typically', 'eliminate'], ['tied', 'typically', 'class ii'], ['tied', 'typically', 'tying', 'inactive'], ['tied', 'typically', 'tying', 'except', 'emissions'], ['tied', 'typically', 'unused', 'pull-up resistor'], ['tied', 'typically', 'unused', 'approximately'], ['tied', 'typically', 'tying', 'unconnected'], ['tied', 'typically', 'tying', 'still'], ['tied', 'typically', 'tying', 'configure'], ['pci express base', 'unused', 'typically', 'eliminate'], ['pci express base', 'unused', 'typically', 'class ii'], ['pci express base', 'unused', 'typically', 'tying', 'inactive'], ['pci express base', 'unused', 'typically', 'tying', 'except', 'emissions'], ['pci express base', 'unused', 'pull-up resistor'], ['pci express base', 'unused', 'approximately'], ['pci express base', 'unused', 'typically', 'tying', 'unconnected'], ['pci express base', 'unused', 'typically', 'tying', 'still'], ['pci express base', 'unused', 'typically', 'tying', 'configure'], ['eliminate', 'typically', 'class ii'], ['eliminate', 'typically', 'tying', 'inactive'], ['eliminate', 'typically', 'tying', 'except', 'emissions'], ['eliminate', 'typically', 'unused', 'pull-up resistor'], ['eliminate', 'typically', 'unused', 'approximately'], ['eliminate', 'typically', 'tying', 'unconnected'], ['eliminate', 'typically', 'tying', 'still'], ['eliminate', 'typically', 'tying', 'configure'], ['class ii', 'typically', 'tying', 'inactive'], ['class ii', 'typically', 'tying', 'except', 'emissions'], ['class ii', 'typically', 'unused', 'pull-up resistor'], ['class ii', 'typically', 'unused', 'approximately'], ['class ii', 'typically', 'tying', 'unconnected'], ['class ii', 'typically', 'tying', 'still'], ['class ii', 'typically', 'tying', 'configure'], ['inactive', 'tying', 'except', 'emissions'], ['inactive', 'tying', 'typically', 'unused', 'pull-up resistor'], ['inactive', 'tying', 'typically', 'unused', 'approximately'], ['inactive', 'tying', 'unconnected'], ['inactive', 'tying', 'still'], ['inactive', 'tying', 'configure'], ['emissions', 'except', 'tying', 'typically', 'unused', 'pull-up resistor'], ['emissions', 'except', 'tying', 'typically', 'unused', 'approximately'], ['emissions', 'except', 'tying', 'unconnected'], ['emissions', 'except', 'tying', 'still'], ['emissions', 'except', 'tying', 'configure'], ['pull-up resistor', 'unused', 'approximately'], ['pull-up resistor', 'unused', 'typically', 'tying', 'unconnected'], ['pull-up resistor', 'unused', 'typically', 'tying', 'still'], ['pull-up resistor', 'unused', 'typically', 'tying', 'configure'], ['approximately', 'unused', 'typically', 'tying', 'unconnected'], ['approximately', 'unused', 'typically', 'tying', 'still'], ['approximately', 'unused', 'typically', 'tying', 'configure'], ['unconnected', 'tying', 'still'], ['unconnected', 'tying', 'configure'], ['still', 'tying', 'configure']]"
"('supply.', 'include', 'provided.')","[['supply.', 'include', 'provided.']]"
"('1.1.3', 'mono execution unit')","[['1.1.3', 'mono execution unit']]"
"('checking', 'double', 'including')","[['checking', 'including', 'double']]"
"('always', 'shows')","[['always', 'shows']]"
"('engine', 'nearest', 'continuation', 'synchronization.', 'background', 'cores.', 'operation.', 'achieve')","[['engine', 'synchronization.', 'nearest', 'operation.', 'background'], ['engine', 'synchronization.', 'nearest', 'cores.'], ['engine', 'synchronization.', 'nearest', 'operation.', 'continuation', 'achieve'], ['background', 'operation.', 'nearest', 'cores.'], ['background', 'operation.', 'continuation', 'achieve'], ['cores.', 'nearest', 'operation.', 'continuation', 'achieve']]"
"('bmon', 'bus', 'dual-chip', '1.9', 'bus monitor')","[['bmon', 'bus monitor', 'bus', 'dual-chip'], ['bmon', 'bus monitor', 'bus', '1.9'], ['dual-chip', 'bus', '1.9']]"
"('include analog', 'point', 'developed', 'single-instruction multiple-data', 'second', 'floating', 'mtap', 'i/o power', 'issues', 'ground.', 'based', 'pe', 'bandwidth storage', 'product', 'processing multiple', 'csx700 floating point processor', 'csx700 floating point', 'multiple-data', 'putting', 'csx700 floating', 'put', 'blocking', 'address space', 'kept', 'compute power', 'backward compatibility', 'amount', 'avddn', 'pe contains:', 'processor')","[['include analog', 'ground.', 'address space', 'single-instruction multiple-data'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'mtap'], ['include analog', 'ground.', 'address space', 'i/o power'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'issues', 'second', 'developed', 'product', 'based'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'pe'], ['include analog', 'ground.', 'address space', 'bandwidth storage'], ['include analog', 'ground.', 'address space', 'processing multiple'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['include analog', 'ground.', 'compute power'], ['include analog', 'ground.', 'address space', 'backward compatibility'], ['include analog', 'ground.', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['include analog', 'ground.', 'avddn'], ['include analog', 'ground.', 'pe contains:'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'mtap'], ['single-instruction multiple-data', 'address space', 'i/o power'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'issues', 'second', 'developed', 'product', 'based'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'pe'], ['single-instruction multiple-data', 'address space', 'bandwidth storage'], ['single-instruction multiple-data', 'address space', 'processing multiple'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['single-instruction multiple-data', 'address space', 'ground.', 'compute power'], ['single-instruction multiple-data', 'address space', 'backward compatibility'], ['single-instruction multiple-data', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['single-instruction multiple-data', 'address space', 'ground.', 'avddn'], ['single-instruction multiple-data', 'address space', 'ground.', 'pe contains:'], ['mtap', 'processor', 'multiple-data', 'address space', 'i/o power'], ['mtap', 'processor', 'csx700 floating point', 'point', 'issues', 'second', 'developed', 'product', 'based'], ['mtap', 'processor', 'pe'], ['mtap', 'processor', 'multiple-data', 'address space', 'bandwidth storage'], ['mtap', 'processor', 'multiple-data', 'address space', 'processing multiple'], ['mtap', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['mtap', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['mtap', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['mtap', 'processor', 'multiple-data', 'address space', 'ground.', 'compute power'], ['mtap', 'processor', 'multiple-data', 'address space', 'backward compatibility'], ['mtap', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['mtap', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['mtap', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['i/o power', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'issues', 'second', 'developed', 'product', 'based'], ['i/o power', 'address space', 'multiple-data', 'processor', 'pe'], ['i/o power', 'address space', 'bandwidth storage'], ['i/o power', 'address space', 'processing multiple'], ['i/o power', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['i/o power', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['i/o power', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['i/o power', 'address space', 'ground.', 'compute power'], ['i/o power', 'address space', 'backward compatibility'], ['i/o power', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['i/o power', 'address space', 'ground.', 'avddn'], ['i/o power', 'address space', 'ground.', 'pe contains:'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'pe'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'bandwidth storage'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'processing multiple'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'floating', 'blocking', 'put', 'putting'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'floating', 'blocking', 'put', 'kept'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'compute power'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'backward compatibility'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'floating', 'blocking', 'put', 'amount'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['based', 'product', 'developed', 'second', 'issues', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['pe', 'processor', 'multiple-data', 'address space', 'bandwidth storage'], ['pe', 'processor', 'multiple-data', 'address space', 'processing multiple'], ['pe', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['pe', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['pe', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['pe', 'processor', 'multiple-data', 'address space', 'ground.', 'compute power'], ['pe', 'processor', 'multiple-data', 'address space', 'backward compatibility'], ['pe', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['pe', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['pe', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['bandwidth storage', 'address space', 'processing multiple'], ['bandwidth storage', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['bandwidth storage', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['bandwidth storage', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['bandwidth storage', 'address space', 'ground.', 'compute power'], ['bandwidth storage', 'address space', 'backward compatibility'], ['bandwidth storage', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['bandwidth storage', 'address space', 'ground.', 'avddn'], ['bandwidth storage', 'address space', 'ground.', 'pe contains:'], ['processing multiple', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'csx700 floating', 'csx700 floating point processor'], ['processing multiple', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['processing multiple', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['processing multiple', 'address space', 'ground.', 'compute power'], ['processing multiple', 'address space', 'backward compatibility'], ['processing multiple', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['processing multiple', 'address space', 'ground.', 'avddn'], ['processing multiple', 'address space', 'ground.', 'pe contains:'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'putting'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'kept'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'compute power'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'backward compatibility'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['csx700 floating point processor', 'csx700 floating', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['putting', 'put', 'kept'], ['putting', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'compute power'], ['putting', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'backward compatibility'], ['putting', 'put', 'amount'], ['putting', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['putting', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['kept', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'compute power'], ['kept', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'backward compatibility'], ['kept', 'put', 'amount'], ['kept', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['kept', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['compute power', 'ground.', 'address space', 'backward compatibility'], ['compute power', 'ground.', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['compute power', 'ground.', 'avddn'], ['compute power', 'ground.', 'pe contains:'], ['backward compatibility', 'address space', 'multiple-data', 'processor', 'csx700 floating point', 'point', 'floating', 'blocking', 'put', 'amount'], ['backward compatibility', 'address space', 'ground.', 'avddn'], ['backward compatibility', 'address space', 'ground.', 'pe contains:'], ['amount', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'avddn'], ['amount', 'put', 'blocking', 'floating', 'point', 'csx700 floating point', 'processor', 'multiple-data', 'address space', 'ground.', 'pe contains:'], ['avddn', 'ground.', 'pe contains:']]"
"('host system', 'csx700 device', 'processor debug', 'perform synchronization', 'synchronization events,', 'debug', 'multiplication ratio', 'multi-drop')","[['csx700 device', 'host system', 'debug', 'processor debug'], ['csx700 device', 'host system', 'debug', 'perform synchronization'], ['csx700 device', 'host system', 'debug', 'synchronization events,'], ['csx700 device', 'host system', 'debug', 'multiplication ratio'], ['csx700 device', 'host system', 'debug', 'multi-drop'], ['processor debug', 'debug', 'perform synchronization'], ['processor debug', 'debug', 'synchronization events,'], ['processor debug', 'debug', 'multiplication ratio'], ['processor debug', 'debug', 'multi-drop'], ['perform synchronization', 'debug', 'synchronization events,'], ['perform synchronization', 'debug', 'multiplication ratio'], ['perform synchronization', 'debug', 'multi-drop'], ['synchronization events,', 'debug', 'multiplication ratio'], ['synchronization events,', 'debug', 'multi-drop'], ['multiplication ratio', 'debug', 'multi-drop']]"
"('pcie bar apertures,', 'using', 'capable', 'links', 'certain')","[['pcie bar apertures,', 'using', 'capable'], ['pcie bar apertures,', 'using', 'links'], ['pcie bar apertures,', 'using', 'certain'], ['capable', 'using', 'links'], ['capable', 'using', 'certain'], ['links', 'using', 'certain']]"
"('model', 'contains', 'compute', 'embedded', 'backward')","[['contains', 'model', 'compute'], ['contains', 'model', 'embedded'], ['contains', 'model', 'backward'], ['compute', 'model', 'embedded'], ['compute', 'model', 'backward'], ['embedded', 'model', 'backward']]"
"('dram interfaces,', 'interface', '16')","[['dram interfaces,', 'interface', '16']]"
"('many', 'clock signal', 'order')","[['many', 'clock signal', 'order']]"
"('used', 'placed', 'series', 'signal', 'weak', 'rest', 'mark', 'sources', 'limit', 'hence', 'close', 'away', 'decoupled')","[['placed', 'used', 'series'], ['placed', 'used', 'hence', 'signal', 'rest'], ['placed', 'used', 'hence', 'mark'], ['placed', 'used', 'hence', 'decoupled', 'sources'], ['placed', 'used', 'hence', 'weak', 'away', 'limit'], ['placed', 'used', 'close'], ['series', 'used', 'hence', 'signal', 'rest'], ['series', 'used', 'hence', 'mark'], ['series', 'used', 'hence', 'decoupled', 'sources'], ['series', 'used', 'hence', 'weak', 'away', 'limit'], ['series', 'used', 'close'], ['rest', 'signal', 'hence', 'mark'], ['rest', 'signal', 'hence', 'decoupled', 'sources'], ['rest', 'signal', 'hence', 'weak', 'away', 'limit'], ['rest', 'signal', 'hence', 'used', 'close'], ['mark', 'hence', 'decoupled', 'sources'], ['mark', 'hence', 'weak', 'away', 'limit'], ['mark', 'hence', 'used', 'close'], ['sources', 'decoupled', 'hence', 'weak', 'away', 'limit'], ['sources', 'decoupled', 'hence', 'used', 'close'], ['limit', 'away', 'weak', 'hence', 'used', 'close']]"
"('tables', 'extended', 'give', 'slow', 'see', 'edge', 'loads')","[['extended', 'see', 'give'], ['extended', 'see', 'tables', 'slow'], ['extended', 'see', 'edge'], ['extended', 'see', 'loads'], ['give', 'see', 'tables', 'slow'], ['give', 'see', 'edge'], ['give', 'see', 'loads'], ['slow', 'tables', 'see', 'edge'], ['slow', 'tables', 'see', 'loads'], ['edge', 'see', 'loads']]"
"('environments.', 'registers.', 'hardware.', 'synchronization', 'master interface,', 'semaphore', 'slave interface,')","[['environments.', 'slave interface,', 'hardware.', 'master interface,', 'registers.'], ['environments.', 'slave interface,', 'hardware.', 'synchronization'], ['environments.', 'slave interface,', 'hardware.', 'semaphore'], ['registers.', 'master interface,', 'hardware.', 'synchronization'], ['registers.', 'master interface,', 'hardware.', 'semaphore'], ['synchronization', 'hardware.', 'semaphore']]"
"('request.', 'eight', 'downstream', 'collection', 'upstream')","[['request.', 'eight', 'downstream'], ['request.', 'eight', 'collection'], ['request.', 'eight', 'upstream'], ['downstream', 'eight', 'collection'], ['downstream', 'eight', 'upstream'], ['collection', 'eight', 'upstream']]"
"('2.1.4',)",[['2.1.4']]
"('die', 'integrated', 'accessed')","[['integrated', 'die', 'accessed']]"
"('external memory', 'duplex', 'correction', 'duplex port', 'minimize', 'error', 'pin count', 'reset control')","[['external memory', 'correction', 'duplex'], ['external memory', 'correction', 'duplex port'], ['external memory', 'correction', 'reset control', 'minimize'], ['external memory', 'correction', 'reset control', 'error'], ['external memory', 'correction', 'pin count'], ['duplex', 'correction', 'duplex port'], ['duplex', 'correction', 'reset control', 'minimize'], ['duplex', 'correction', 'reset control', 'error'], ['duplex', 'correction', 'pin count'], ['duplex port', 'correction', 'reset control', 'minimize'], ['duplex port', 'correction', 'reset control', 'error'], ['duplex port', 'correction', 'pin count'], ['minimize', 'reset control', 'error'], ['minimize', 'reset control', 'correction', 'pin count'], ['error', 'reset control', 'correction', 'pin count']]"
"('birq_n pin', 'birq_n', 'ccbr', 'ctap')","[['birq_n pin', 'birq_n', 'ctap', 'ccbr']]"
"('minimum length', 'instruction fetch', 'tolerate', 'tolerant.', 'well.', 'strobe', 'units.')","[['minimum length', 'units.', 'instruction fetch', 'tolerate'], ['minimum length', 'units.', 'instruction fetch', 'tolerant.'], ['minimum length', 'units.', 'well.'], ['minimum length', 'units.', 'strobe'], ['tolerate', 'instruction fetch', 'tolerant.'], ['tolerate', 'instruction fetch', 'units.', 'well.'], ['tolerate', 'instruction fetch', 'units.', 'strobe'], ['tolerant.', 'instruction fetch', 'units.', 'well.'], ['tolerant.', 'instruction fetch', 'units.', 'strobe'], ['well.', 'units.', 'strobe']]"
"('rate interface', 'control register')","[['rate interface', 'control register']]"
"('low-latency', 'ddr2-533', 'lvttl.')","[['ddr2-533', 'low-latency', 'lvttl.']]"
"('core clock,', 'input reference', 'i/o pads,', 'main core', 'reset whenever', 'ctap configuration', 'pll config', 'entire device', 'pcie plls')","[['core clock,', 'pcie plls', 'input reference'], ['core clock,', 'pcie plls', 'i/o pads,'], ['core clock,', 'pcie plls', 'reset whenever'], ['core clock,', 'pcie plls', 'main core', 'ctap configuration'], ['core clock,', 'pcie plls', 'pll config'], ['core clock,', 'pcie plls', 'entire device'], ['input reference', 'pcie plls', 'i/o pads,'], ['input reference', 'pcie plls', 'reset whenever'], ['input reference', 'pcie plls', 'main core', 'ctap configuration'], ['input reference', 'pcie plls', 'pll config'], ['input reference', 'pcie plls', 'entire device'], ['i/o pads,', 'pcie plls', 'reset whenever'], ['i/o pads,', 'pcie plls', 'main core', 'ctap configuration'], ['i/o pads,', 'pcie plls', 'pll config'], ['i/o pads,', 'pcie plls', 'entire device'], ['reset whenever', 'pcie plls', 'main core', 'ctap configuration'], ['reset whenever', 'pcie plls', 'pll config'], ['reset whenever', 'pcie plls', 'entire device'], ['ctap configuration', 'main core', 'pcie plls', 'pll config'], ['ctap configuration', 'main core', 'pcie plls', 'entire device'], ['pll config', 'pcie plls', 'entire device']]"
"('functions', 'apertures', 'negotiating')","[['apertures', 'functions', 'negotiating']]"
"('ac',)",[['ac']]
"('1.1.4',)",[['1.1.4']]
"('voltages', 'reference clock', '3.4', 'hclk', 'termination', 'voltage reference', 'vref')","[['voltages', 'termination', 'voltage reference', 'hclk', 'reference clock'], ['voltages', 'termination', '3.4'], ['voltages', 'termination', 'vref'], ['reference clock', 'hclk', 'voltage reference', 'termination', '3.4'], ['reference clock', 'hclk', 'voltage reference', 'termination', 'vref'], ['3.4', 'termination', 'vref']]"
"('errors', 'functional', 'accesses', 'indicated')","[['errors', 'accesses', 'functional'], ['errors', 'accesses', 'indicated'], ['functional', 'accesses', 'indicated']]"
"('layer', 'controlled', 'trap')","[['layer', 'controlled', 'trap']]"
"('in-circuit', 'figure8')","[['in-circuit', 'figure8']]"
"('simultaneously', 'respectively', 'since', 'simulation', 'disabled', 'common')","[['simultaneously', 'common', 'since'], ['simultaneously', 'common', 'simulation', 'respectively', 'disabled'], ['since', 'common', 'simulation', 'respectively', 'disabled']]"
"('available', '20', '50')","[['available', '50', '20']]"
"('whose', 'carry', 'transmit', 'clocks', 'mode', 'receiver', 'units', 'asynchronously', 'switching')","[['carry', 'units', 'clocks'], ['carry', 'units', 'transmit', 'mode'], ['carry', 'units', 'whose', 'receiver'], ['carry', 'units', 'asynchronously'], ['carry', 'units', 'transmit', 'switching'], ['clocks', 'units', 'transmit', 'mode'], ['clocks', 'units', 'whose', 'receiver'], ['clocks', 'units', 'asynchronously'], ['clocks', 'units', 'transmit', 'switching'], ['mode', 'transmit', 'units', 'whose', 'receiver'], ['mode', 'transmit', 'units', 'asynchronously'], ['mode', 'transmit', 'switching'], ['receiver', 'whose', 'units', 'asynchronously'], ['receiver', 'whose', 'units', 'transmit', 'switching'], ['asynchronously', 'units', 'transmit', 'switching']]"
"('computing',)",[['computing']]
"('express',)",[['express']]
"('elements', 'windows', 'exceptionally', 'solution', 'acrobat elements', '7.0', 'provides', 'acrobat')","[['windows', '7.0', 'elements', 'exceptionally'], ['windows', '7.0', 'elements', 'provides', 'solution'], ['windows', '7.0', 'acrobat', 'acrobat elements'], ['exceptionally', 'elements', 'provides', 'solution'], ['exceptionally', 'elements', '7.0', 'acrobat', 'acrobat elements'], ['solution', 'provides', 'elements', '7.0', 'acrobat', 'acrobat elements']]"
"('conform', 'standard.', 'nine')","[['standard.', 'conform', 'nine']]"
"('making', 'powerful', 'ideally')","[['making', 'powerful', 'ideally']]"
"('refer', 'matched')","[['refer', 'matched']]"
"('dma operation', 'csx700 die', 'dma engine', 'national instruments', 'parallel')","[['dma operation', 'national instruments', 'dma engine'], ['dma operation', 'national instruments', 'csx700 die', 'parallel'], ['dma engine', 'national instruments', 'csx700 die', 'parallel']]"
"('comprises', 'ddr2 dram interfaces,', 'subsystems', 'onto')","[['comprises', 'ddr2 dram interfaces,', 'subsystems'], ['comprises', 'ddr2 dram interfaces,', 'onto'], ['subsystems', 'ddr2 dram interfaces,', 'onto']]"
"('accessible', 'negotiation', 'rev', 'bar', 'clocked.')","[['negotiation', 'accessible', 'rev'], ['negotiation', 'accessible', 'bar'], ['negotiation', 'accessible', 'clocked.'], ['rev', 'accessible', 'bar'], ['rev', 'accessible', 'clocked.'], ['bar', 'accessible', 'clocked.']]"
"('table14',)",[['table14']]
"('conforms', 'code', 'correcting', 'store')","[['conforms', 'correcting', 'store', 'code']]"
"('hif_en_n', 'cas latency', 'target', 'host debug', 'gpio', 'bvref', 'error correction,', 'system', 'pull-up', 'syspll', 'debug port', 'host', 'connected.', 'main system', 'pins', 'input', 'geographic', 'perst_n', 'used.', 'debug.')","[['hif_en_n', 'host', 'pins', 'geographic', 'target'], ['hif_en_n', 'host', 'debug port', 'host debug'], ['hif_en_n', 'host', 'gpio'], ['hif_en_n', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'error correction,'], ['hif_en_n', 'host', 'pins', 'bvref', 'main system', 'system', 'pull-up'], ['hif_en_n', 'host', 'syspll'], ['hif_en_n', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'connected.'], ['hif_en_n', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'input'], ['hif_en_n', 'host', 'perst_n'], ['hif_en_n', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'debug.'], ['target', 'geographic', 'pins', 'host', 'debug port', 'host debug'], ['target', 'geographic', 'pins', 'host', 'gpio'], ['target', 'geographic', 'pins', 'bvref', 'main system', 'system', 'used.', 'error correction,'], ['target', 'geographic', 'pins', 'bvref', 'main system', 'system', 'pull-up'], ['target', 'geographic', 'pins', 'host', 'syspll'], ['target', 'geographic', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'connected.'], ['target', 'geographic', 'pins', 'bvref', 'main system', 'system', 'used.', 'input'], ['target', 'geographic', 'pins', 'host', 'perst_n'], ['target', 'geographic', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'debug.'], ['host debug', 'debug port', 'host', 'gpio'], ['host debug', 'debug port', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'error correction,'], ['host debug', 'debug port', 'host', 'pins', 'bvref', 'main system', 'system', 'pull-up'], ['host debug', 'debug port', 'host', 'syspll'], ['host debug', 'debug port', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'connected.'], ['host debug', 'debug port', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'input'], ['host debug', 'debug port', 'host', 'perst_n'], ['host debug', 'debug port', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'debug.'], ['gpio', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'error correction,'], ['gpio', 'host', 'pins', 'bvref', 'main system', 'system', 'pull-up'], ['gpio', 'host', 'syspll'], ['gpio', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'connected.'], ['gpio', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'input'], ['gpio', 'host', 'perst_n'], ['gpio', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'debug.'], ['error correction,', 'used.', 'system', 'pull-up'], ['error correction,', 'used.', 'system', 'main system', 'bvref', 'pins', 'host', 'syspll'], ['error correction,', 'used.', 'cas latency', 'connected.'], ['error correction,', 'used.', 'input'], ['error correction,', 'used.', 'system', 'main system', 'bvref', 'pins', 'host', 'perst_n'], ['error correction,', 'used.', 'cas latency', 'debug.'], ['pull-up', 'system', 'main system', 'bvref', 'pins', 'host', 'syspll'], ['pull-up', 'system', 'used.', 'cas latency', 'connected.'], ['pull-up', 'system', 'used.', 'input'], ['pull-up', 'system', 'main system', 'bvref', 'pins', 'host', 'perst_n'], ['pull-up', 'system', 'used.', 'cas latency', 'debug.'], ['syspll', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'connected.'], ['syspll', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'input'], ['syspll', 'host', 'perst_n'], ['syspll', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'debug.'], ['connected.', 'cas latency', 'used.', 'input'], ['connected.', 'cas latency', 'used.', 'system', 'main system', 'bvref', 'pins', 'host', 'perst_n'], ['connected.', 'cas latency', 'debug.'], ['input', 'used.', 'system', 'main system', 'bvref', 'pins', 'host', 'perst_n'], ['input', 'used.', 'cas latency', 'debug.'], ['perst_n', 'host', 'pins', 'bvref', 'main system', 'system', 'used.', 'cas latency', 'debug.']]"
"('section4.3',)",[['section4.3']]
"('pair', 'paths', 'well', 'incoming', 'models')","[['pair', 'well', 'paths'], ['pair', 'well', 'incoming', 'models'], ['paths', 'well', 'incoming', 'models']]"
"('multiplied', 'observed', 'bring', 'nominal', 'active', 'machines', 'wait')","[['multiplied', 'active', 'wait', 'observed'], ['multiplied', 'active', 'wait', 'bring'], ['multiplied', 'active', 'wait', 'nominal'], ['multiplied', 'active', 'wait', 'machines'], ['observed', 'wait', 'bring'], ['observed', 'wait', 'nominal'], ['observed', 'wait', 'machines'], ['bring', 'wait', 'nominal'], ['bring', 'wait', 'machines'], ['nominal', 'wait', 'machines']]"
"('2.8.1',)",[['2.8.1']]
"('2.1.5',)",[['2.1.5']]
"('1.2',)",[['1.2']]
"('csx700 dram', 'designs', 'clock', 'controller', 'detected', 'results', 'hdp i/o', 'low-latency access', 'optimized', 'processor.', 'ddr2-533 dram')","[['csx700 dram', 'processor.', 'clock', 'optimized', 'designs'], ['csx700 dram', 'processor.', 'controller'], ['csx700 dram', 'processor.', 'clock', 'optimized', 'detected'], ['csx700 dram', 'processor.', 'clock', 'optimized', 'results'], ['csx700 dram', 'processor.', 'hdp i/o'], ['csx700 dram', 'processor.', 'low-latency access'], ['csx700 dram', 'processor.', 'ddr2-533 dram'], ['designs', 'optimized', 'clock', 'processor.', 'controller'], ['designs', 'optimized', 'detected'], ['designs', 'optimized', 'results'], ['designs', 'optimized', 'clock', 'processor.', 'hdp i/o'], ['designs', 'optimized', 'clock', 'processor.', 'low-latency access'], ['designs', 'optimized', 'clock', 'processor.', 'ddr2-533 dram'], ['controller', 'processor.', 'clock', 'optimized', 'detected'], ['controller', 'processor.', 'clock', 'optimized', 'results'], ['controller', 'processor.', 'hdp i/o'], ['controller', 'processor.', 'low-latency access'], ['controller', 'processor.', 'ddr2-533 dram'], ['detected', 'optimized', 'results'], ['detected', 'optimized', 'clock', 'processor.', 'hdp i/o'], ['detected', 'optimized', 'clock', 'processor.', 'low-latency access'], ['detected', 'optimized', 'clock', 'processor.', 'ddr2-533 dram'], ['results', 'optimized', 'clock', 'processor.', 'hdp i/o'], ['results', 'optimized', 'clock', 'processor.', 'low-latency access'], ['results', 'optimized', 'clock', 'processor.', 'ddr2-533 dram'], ['hdp i/o', 'processor.', 'low-latency access'], ['hdp i/o', 'processor.', 'ddr2-533 dram'], ['low-latency access', 'processor.', 'ddr2-533 dram']]"
"('chip-to-chip interface', 'interconnected', 'host interface,')","[['chip-to-chip interface', 'interconnected', 'host interface,']]"
"('requested', 'respective', 'faster', 'fields', 'sequential', 'design', 'descriptions', 'shared', 'output', 'implemented')","[['requested', 'design', 'faster', 'respective'], ['requested', 'design', 'sequential', 'fields'], ['requested', 'design', 'sequential', 'descriptions'], ['requested', 'design', 'faster', 'output', 'shared'], ['requested', 'design', 'sequential', 'implemented'], ['respective', 'faster', 'design', 'sequential', 'fields'], ['respective', 'faster', 'design', 'sequential', 'descriptions'], ['respective', 'faster', 'output', 'shared'], ['respective', 'faster', 'design', 'sequential', 'implemented'], ['fields', 'sequential', 'descriptions'], ['fields', 'sequential', 'design', 'faster', 'output', 'shared'], ['fields', 'sequential', 'implemented'], ['descriptions', 'sequential', 'design', 'faster', 'output', 'shared'], ['descriptions', 'sequential', 'implemented'], ['shared', 'output', 'faster', 'design', 'sequential', 'implemented']]"
"('3.5',)",[['3.5']]
"('life', 'remote', 'level', 'providing', 'present', '96')","[['life', 'providing', 'remote'], ['life', 'providing', 'level', 'present'], ['life', 'providing', 'level', '96'], ['remote', 'providing', 'level', 'present'], ['remote', 'providing', 'level', '96'], ['present', 'level', '96']]"
"('4.3',)",[['4.3']]
"('unconnected.', 'birq_ n,', 'ii mode')","[['unconnected.', 'ii mode', 'birq_ n,']]"
"('memory unit',)",[['memory unit']]
"('access port', 'scan', 'instruments', 'organized', 'executing', 'forwarding', 'access', 'protected', 'shifted', 'national instruments lm86,', 'description', 'test access', 'continuous', 'mechanisms', 'records', 'incorporates', 'pairs', 'chained', 'permits', 'anywhere', 'scan test', 'jtag boundary')","[['access port', 'jtag boundary', 'scan test', 'scan'], ['access port', 'jtag boundary', 'scan test', 'access', 'instruments'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'executing'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'forwarding'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'organized', 'protected'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'shifted'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'national instruments lm86,'], ['access port', 'jtag boundary', 'test access'], ['access port', 'jtag boundary', 'scan test', 'access', 'records'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'organized', 'pairs'], ['access port', 'jtag boundary', 'scan test', 'access', 'continuous', 'chained'], ['scan', 'scan test', 'access', 'instruments'], ['scan', 'scan test', 'access', 'continuous', 'executing'], ['scan', 'scan test', 'access', 'continuous', 'forwarding'], ['scan', 'scan test', 'access', 'continuous', 'organized', 'protected'], ['scan', 'scan test', 'access', 'continuous', 'shifted'], ['scan', 'scan test', 'access', 'continuous', 'national instruments lm86,'], ['scan', 'scan test', 'jtag boundary', 'test access'], ['scan', 'scan test', 'access', 'records'], ['scan', 'scan test', 'access', 'continuous', 'organized', 'pairs'], ['scan', 'scan test', 'access', 'continuous', 'chained'], ['instruments', 'access', 'continuous', 'executing'], ['instruments', 'access', 'continuous', 'forwarding'], ['instruments', 'access', 'continuous', 'organized', 'protected'], ['instruments', 'access', 'continuous', 'shifted'], ['instruments', 'access', 'continuous', 'national instruments lm86,'], ['instruments', 'access', 'scan test', 'jtag boundary', 'test access'], ['instruments', 'access', 'records'], ['instruments', 'access', 'continuous', 'organized', 'pairs'], ['instruments', 'access', 'continuous', 'chained'], ['executing', 'continuous', 'forwarding'], ['executing', 'continuous', 'organized', 'protected'], ['executing', 'continuous', 'shifted'], ['executing', 'continuous', 'national instruments lm86,'], ['executing', 'continuous', 'access', 'scan test', 'jtag boundary', 'test access'], ['executing', 'continuous', 'access', 'records'], ['executing', 'continuous', 'organized', 'pairs'], ['executing', 'continuous', 'chained'], ['forwarding', 'continuous', 'organized', 'protected'], ['forwarding', 'continuous', 'shifted'], ['forwarding', 'continuous', 'national instruments lm86,'], ['forwarding', 'continuous', 'access', 'scan test', 'jtag boundary', 'test access'], ['forwarding', 'continuous', 'access', 'records'], ['forwarding', 'continuous', 'organized', 'pairs'], ['forwarding', 'continuous', 'chained'], ['protected', 'organized', 'continuous', 'shifted'], ['protected', 'organized', 'continuous', 'national instruments lm86,'], ['protected', 'organized', 'continuous', 'access', 'scan test', 'jtag boundary', 'test access'], ['protected', 'organized', 'continuous', 'access', 'records'], ['protected', 'organized', 'pairs'], ['protected', 'organized', 'continuous', 'chained'], ['shifted', 'continuous', 'national instruments lm86,'], ['shifted', 'continuous', 'access', 'scan test', 'jtag boundary', 'test access'], ['shifted', 'continuous', 'access', 'records'], ['shifted', 'continuous', 'organized', 'pairs'], ['shifted', 'continuous', 'chained'], ['national instruments lm86,', 'continuous', 'access', 'scan test', 'jtag boundary', 'test access'], ['national instruments lm86,', 'continuous', 'access', 'records'], ['national instruments lm86,', 'continuous', 'organized', 'pairs'], ['national instruments lm86,', 'continuous', 'chained'], ['test access', 'jtag boundary', 'scan test', 'access', 'records'], ['test access', 'jtag boundary', 'scan test', 'access', 'continuous', 'organized', 'pairs'], ['test access', 'jtag boundary', 'scan test', 'access', 'continuous', 'chained'], ['records', 'access', 'continuous', 'organized', 'pairs'], ['records', 'access', 'continuous', 'chained'], ['pairs', 'organized', 'continuous', 'chained']]"
"('4.5',)",[['4.5']]
"('ensure', 'exceed', 'within', 'complicated')","[['ensure', 'within', 'exceed'], ['ensure', 'within', 'complicated'], ['exceed', 'within', 'complicated']]"
"('i/o', 'vddio', 'pll')","[['i/o', 'pll', 'vddio']]"
"('configured', 'device.', 'memory space')","[['device.', 'configured', 'memory space']]"
"('memory reference', 'bootstrap sequence', 'interrupts.', 'input register', 'bootstrap', 'voltage', 'below.', 'minimize jitter', 'compliant.', 'device use', 'reference voltage,', 'whole', 'ieee', 'unit.')","[['memory reference', 'ieee', 'bootstrap sequence', 'bootstrap', 'whole', 'below.', 'interrupts.'], ['memory reference', 'ieee', 'bootstrap sequence', 'bootstrap', 'whole', 'below.', 'unit.', 'input register'], ['memory reference', 'ieee', 'bootstrap sequence', 'voltage'], ['memory reference', 'ieee', 'minimize jitter'], ['memory reference', 'ieee', 'bootstrap sequence', 'bootstrap', 'whole', 'below.', 'compliant.'], ['memory reference', 'ieee', 'device use'], ['memory reference', 'ieee', 'reference voltage,'], ['interrupts.', 'below.', 'unit.', 'input register'], ['interrupts.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'voltage'], ['interrupts.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'minimize jitter'], ['interrupts.', 'below.', 'compliant.'], ['interrupts.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'device use'], ['interrupts.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'reference voltage,'], ['input register', 'unit.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'voltage'], ['input register', 'unit.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'minimize jitter'], ['input register', 'unit.', 'below.', 'compliant.'], ['input register', 'unit.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'device use'], ['input register', 'unit.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'reference voltage,'], ['voltage', 'bootstrap sequence', 'ieee', 'minimize jitter'], ['voltage', 'bootstrap sequence', 'bootstrap', 'whole', 'below.', 'compliant.'], ['voltage', 'bootstrap sequence', 'ieee', 'device use'], ['voltage', 'bootstrap sequence', 'ieee', 'reference voltage,'], ['minimize jitter', 'ieee', 'bootstrap sequence', 'bootstrap', 'whole', 'below.', 'compliant.'], ['minimize jitter', 'ieee', 'device use'], ['minimize jitter', 'ieee', 'reference voltage,'], ['compliant.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'device use'], ['compliant.', 'below.', 'whole', 'bootstrap', 'bootstrap sequence', 'ieee', 'reference voltage,'], ['device use', 'ieee', 'reference voltage,']]"
"('sequences', 'resetting', 'higher')","[['sequences', 'resetting', 'higher']]"
"('ctap config depend', 'depend', 'frequencies')","[['depend', 'ctap config depend', 'frequencies']]"
"('line', 'internally', 'due', 'drive')","[['internally', 'due', 'line', 'drive']]"
"('vref pin', 'pecl mode', 'pll control', 'hdp clock')","[['pecl mode', 'vref pin', 'pll control'], ['pecl mode', 'vref pin', 'hdp clock'], ['pll control', 'vref pin', 'hdp clock']]"
"('memory bandwidth', 'optimize performance,', 'boot time,', 'boot', 'bga trace', 'ddr2 design', 'address aperture', 'board layout,', 'aperture unit,', 'type column', 'processing power')","[['memory bandwidth', 'boot', 'optimize performance,'], ['memory bandwidth', 'boot', 'ddr2 design', 'boot time,'], ['memory bandwidth', 'boot', 'bga trace'], ['memory bandwidth', 'boot', 'ddr2 design', 'address aperture'], ['memory bandwidth', 'boot', 'board layout,'], ['memory bandwidth', 'boot', 'ddr2 design', 'aperture unit,'], ['memory bandwidth', 'boot', 'type column'], ['memory bandwidth', 'boot', 'processing power'], ['optimize performance,', 'boot', 'ddr2 design', 'boot time,'], ['optimize performance,', 'boot', 'bga trace'], ['optimize performance,', 'boot', 'ddr2 design', 'address aperture'], ['optimize performance,', 'boot', 'board layout,'], ['optimize performance,', 'boot', 'ddr2 design', 'aperture unit,'], ['optimize performance,', 'boot', 'type column'], ['optimize performance,', 'boot', 'processing power'], ['boot time,', 'ddr2 design', 'boot', 'bga trace'], ['boot time,', 'ddr2 design', 'address aperture'], ['boot time,', 'ddr2 design', 'boot', 'board layout,'], ['boot time,', 'ddr2 design', 'aperture unit,'], ['boot time,', 'ddr2 design', 'boot', 'type column'], ['boot time,', 'ddr2 design', 'boot', 'processing power'], ['bga trace', 'boot', 'ddr2 design', 'address aperture'], ['bga trace', 'boot', 'board layout,'], ['bga trace', 'boot', 'ddr2 design', 'aperture unit,'], ['bga trace', 'boot', 'type column'], ['bga trace', 'boot', 'processing power'], ['address aperture', 'ddr2 design', 'boot', 'board layout,'], ['address aperture', 'ddr2 design', 'aperture unit,'], ['address aperture', 'ddr2 design', 'boot', 'type column'], ['address aperture', 'ddr2 design', 'boot', 'processing power'], ['board layout,', 'boot', 'ddr2 design', 'aperture unit,'], ['board layout,', 'boot', 'type column'], ['board layout,', 'boot', 'processing power'], ['aperture unit,', 'ddr2 design', 'boot', 'type column'], ['aperture unit,', 'ddr2 design', 'boot', 'processing power'], ['type column', 'boot', 'processing power']]"
"('attached', 'final')","[['attached', 'final']]"
"('2.1.2',)",[['2.1.2']]
"('reference', 'centre', 'jedec', 'clk_p', 'clk_n', 'buref0..9')","[['jedec', 'centre', 'reference', 'clk_p'], ['jedec', 'centre', 'reference', 'clk_n'], ['jedec', 'centre', 'reference', 'buref0..9'], ['clk_p', 'reference', 'clk_n'], ['clk_p', 'reference', 'buref0..9'], ['clk_n', 'reference', 'buref0..9']]"
"('compliant state', 'sstl i/o', 'ctap system', 'jtag port,', 'pll reference', 'sstl class')","[['compliant state', 'pll reference', 'jtag port,', 'sstl class', 'sstl i/o', 'ctap system']]"
"('driven', 'separate')","[['driven', 'separate']]"
"('high', 'acting', 'voltage level', 'sequence')","[['high', 'voltage level', 'acting'], ['high', 'voltage level', 'sequence'], ['acting', 'voltage level', 'sequence']]"
"('150', 'class ii mode', 'ended', 'pll control register', 'also', 'although', 'swing', 'dynamically')","[['150', 'swing', 'also', 'class ii mode'], ['150', 'swing', 'ended'], ['150', 'swing', 'pll control register'], ['150', 'swing', 'although'], ['150', 'swing', 'dynamically'], ['class ii mode', 'also', 'swing', 'ended'], ['class ii mode', 'also', 'swing', 'pll control register'], ['class ii mode', 'also', 'swing', 'although'], ['class ii mode', 'also', 'swing', 'dynamically'], ['ended', 'swing', 'pll control register'], ['ended', 'swing', 'although'], ['ended', 'swing', 'dynamically'], ['pll control register', 'swing', 'although'], ['pll control register', 'swing', 'dynamically'], ['although', 'swing', 'dynamically']]"
"('bus ccb', '1.10', 'ccb')","[['1.10', 'bus ccb', 'ccb']]"
"('mu', 'reference voltage', 'cdi')","[['mu', 'cdi', 'reference voltage']]"
"('jtag boundary scan', 'boundary', '2.8')","[['boundary', 'jtag boundary scan', '2.8']]"
"('2.1',)",[['2.1']]
"('cores', 'rate')","[['cores', 'rate']]"
"('reset', 'ratio', '_n', 'srefclk_p', '2.7.1', 'avtt', 'avtr')","[['srefclk_p', 'ratio', 'reset', '2.7.1'], ['srefclk_p', 'ratio', 'reset', '_n', 'avtt'], ['srefclk_p', 'ratio', 'avtr'], ['2.7.1', 'reset', '_n', 'avtt'], ['2.7.1', 'reset', 'ratio', 'avtr'], ['avtt', '_n', 'reset', 'ratio', 'avtr']]"
"('table19', 'inter-processor')","[['table19', 'inter-processor']]"
"('host debug port', '1.3')","[['host debug port', '1.3']]"
"('mtap architecture', 'processing solution,', 'processing and/or', 'i/o capability,', 'processing')","[['processing solution,', 'mtap architecture', 'processing and/or', 'processing', 'i/o capability,']]"
"('24', 'special', 'performs')","[['special', '24', 'performs']]"
"('latency', 'straightforward', 'service', 'bits', 'amounts', 'use.', 'others', 'system service', 'devices', 'external', 'key', 'address width', 'operated', 'provision', 'channel')","[['latency', 'straightforward', 'service'], ['latency', 'straightforward', 'devices', 'bits'], ['latency', 'straightforward', 'use.'], ['latency', 'straightforward', 'devices', 'others'], ['latency', 'straightforward', 'external', 'channel', 'amounts', 'key'], ['latency', 'straightforward', 'address width'], ['latency', 'straightforward', 'operated'], ['latency', 'straightforward', 'provision'], ['service', 'straightforward', 'devices', 'bits'], ['service', 'straightforward', 'use.'], ['service', 'straightforward', 'devices', 'others'], ['service', 'straightforward', 'external', 'channel', 'amounts', 'key'], ['service', 'straightforward', 'address width'], ['service', 'straightforward', 'operated'], ['service', 'straightforward', 'provision'], ['bits', 'devices', 'straightforward', 'use.'], ['bits', 'devices', 'others'], ['bits', 'devices', 'straightforward', 'external', 'channel', 'amounts', 'key'], ['bits', 'devices', 'straightforward', 'address width'], ['bits', 'devices', 'straightforward', 'operated'], ['bits', 'devices', 'straightforward', 'provision'], ['use.', 'straightforward', 'devices', 'others'], ['use.', 'straightforward', 'external', 'channel', 'amounts', 'key'], ['use.', 'straightforward', 'address width'], ['use.', 'straightforward', 'operated'], ['use.', 'straightforward', 'provision'], ['others', 'devices', 'straightforward', 'external', 'channel', 'amounts', 'key'], ['others', 'devices', 'straightforward', 'address width'], ['others', 'devices', 'straightforward', 'operated'], ['others', 'devices', 'straightforward', 'provision'], ['key', 'amounts', 'channel', 'external', 'straightforward', 'address width'], ['key', 'amounts', 'channel', 'external', 'straightforward', 'operated'], ['key', 'amounts', 'channel', 'external', 'straightforward', 'provision'], ['address width', 'straightforward', 'operated'], ['address width', 'straightforward', 'provision'], ['operated', 'straightforward', 'provision']]"
"('lowest', 'default')","[['lowest', 'default']]"
"('parameters.', 'interfaces', 'achieve this,', 'ground')","[['parameters.', 'ground', 'achieve this,']]"
"('limited', 'supported', 'unsupported', 'diagram', 'condition', 'configurations')","[['limited', 'supported', 'configurations', 'condition', 'unsupported'], ['limited', 'supported', 'configurations', 'diagram'], ['unsupported', 'condition', 'configurations', 'diagram']]"
"('recommended', '3.1')","[['recommended', '3.1']]"
"('3.4.2',)",[['3.4.2']]
"('input pin', 'vdd')","[['input pin', 'vdd']]"
"('4.4',)",[['4.4']]
"('figure7', 'figure')","[['figure7', 'figure']]"
"('array processor', 'clearconnect')","[['array processor', 'clearconnect']]"
"('passes', 'different', 'responsible', 'returned', 'input clock')","[['different', 'passes', 'responsible'], ['different', 'passes', 'returned'], ['different', 'passes', 'input clock'], ['responsible', 'passes', 'returned'], ['responsible', 'passes', 'input clock'], ['returned', 'passes', 'input clock']]"
"('host processor', 'dma', 'cdo', 'processor core')","[['cdo', 'host processor', 'dma', 'processor core']]"
"('communication', 'booting')","[['communication', 'booting']]"
"('pcie',)",[['pcie']]
"('table', 'contents')","[['table', 'contents']]"
"('2.4',)",[['2.4']]
"('respect', 'widths', 'physical')","[['respect', 'physical', 'widths']]"
"('polarity', 'slot', 'lane', 'lane reversal', '2.7.4', 'connect', 'configuration', 'reversal.', 'card', 'host lane')","[['slot', 'polarity', 'reversal.', 'connect', 'configuration', 'lane reversal', 'lane'], ['slot', 'polarity', 'reversal.', 'connect', 'configuration', '2.7.4'], ['slot', 'polarity', 'card'], ['slot', 'polarity', 'reversal.', 'connect', 'configuration', 'host lane'], ['lane', 'lane reversal', 'configuration', '2.7.4'], ['lane', 'lane reversal', 'configuration', 'connect', 'reversal.', 'polarity', 'card'], ['lane', 'lane reversal', 'configuration', 'host lane'], ['2.7.4', 'configuration', 'connect', 'reversal.', 'polarity', 'card'], ['2.7.4', 'configuration', 'host lane'], ['card', 'polarity', 'reversal.', 'connect', 'configuration', 'host lane']]"
"('standard',)",[['standard']]
"('1.1.2', 'mono controller')","[['1.1.2', 'mono controller']]"
"('reside', 'core', 'optimize', 'layout', 'column', 'ids', 'strobes', 'hardware', 'system logic', 'nomenclature', 'groups', 'id', 'spreadsheet', 'bus address')","[['core', 'hardware', 'reside', 'bus address', 'optimize'], ['core', 'hardware', 'reside', 'column'], ['core', 'hardware', 'reside', 'ids'], ['core', 'hardware', 'reside', 'strobes'], ['core', 'hardware', 'reside', 'system logic'], ['core', 'hardware', 'reside', 'nomenclature'], ['core', 'hardware', 'reside', 'groups'], ['core', 'hardware', 'reside', 'layout', 'id'], ['core', 'hardware', 'reside', 'spreadsheet'], ['optimize', 'bus address', 'reside', 'column'], ['optimize', 'bus address', 'reside', 'ids'], ['optimize', 'bus address', 'reside', 'strobes'], ['optimize', 'bus address', 'reside', 'system logic'], ['optimize', 'bus address', 'reside', 'nomenclature'], ['optimize', 'bus address', 'reside', 'groups'], ['optimize', 'bus address', 'reside', 'layout', 'id'], ['optimize', 'bus address', 'reside', 'spreadsheet'], ['column', 'reside', 'ids'], ['column', 'reside', 'strobes'], ['column', 'reside', 'system logic'], ['column', 'reside', 'nomenclature'], ['column', 'reside', 'groups'], ['column', 'reside', 'layout', 'id'], ['column', 'reside', 'spreadsheet'], ['ids', 'reside', 'strobes'], ['ids', 'reside', 'system logic'], ['ids', 'reside', 'nomenclature'], ['ids', 'reside', 'groups'], ['ids', 'reside', 'layout', 'id'], ['ids', 'reside', 'spreadsheet'], ['strobes', 'reside', 'system logic'], ['strobes', 'reside', 'nomenclature'], ['strobes', 'reside', 'groups'], ['strobes', 'reside', 'layout', 'id'], ['strobes', 'reside', 'spreadsheet'], ['system logic', 'reside', 'nomenclature'], ['system logic', 'reside', 'groups'], ['system logic', 'reside', 'layout', 'id'], ['system logic', 'reside', 'spreadsheet'], ['nomenclature', 'reside', 'groups'], ['nomenclature', 'reside', 'layout', 'id'], ['nomenclature', 'reside', 'spreadsheet'], ['groups', 'reside', 'layout', 'id'], ['groups', 'reside', 'spreadsheet'], ['id', 'layout', 'reside', 'spreadsheet']]"
"('hrss', 'register control', 'dma unit')","[['register control', 'hrss', 'dma unit']]"
"('thdn1/thdp1', 'lm86', 'kbyte')","[['thdn1/thdp1', 'kbyte', 'lm86']]"
"('2.7.5', 'thermal', 'thermal monitor', 'integration', 'processor system')","[['2.7.5', 'thermal', 'thermal monitor'], ['2.7.5', 'thermal', 'processor system', 'integration'], ['thermal monitor', 'thermal', 'processor system', 'integration']]"
"('chip', 'on-chip network', 'clearconnect on-chip', 'chip-to-chip')","[['on-chip network', 'chip', 'clearconnect on-chip'], ['on-chip network', 'chip', 'chip-to-chip'], ['clearconnect on-chip', 'chip', 'chip-to-chip']]"
"('pci express',)",[['pci express']]
"('peripherals', 'variable', 'transferring', 'features')","[['peripherals', 'features', 'variable'], ['peripherals', 'features', 'transferring'], ['variable', 'features', 'transferring']]"
"('2.6',)",[['2.6']]
"('state machine', 'however', 'drives', 'summarized')","[['state machine', 'however', 'drives', 'summarized']]"
"('supplies', '3.4.4')","[['supplies', '3.4.4']]"
"('corresponding', 'engines', 'encoding', 'track', 'lock', 'rise', 'damage', 'possibility', 'held', 'bypassed', 'particular', 'apply', 'i/o voltage')","[['corresponding', 'lock', 'particular', 'engines', 'encoding'], ['corresponding', 'lock', 'track'], ['corresponding', 'lock', 'rise'], ['corresponding', 'lock', 'damage'], ['corresponding', 'lock', 'possibility'], ['corresponding', 'lock', 'held'], ['corresponding', 'lock', 'bypassed'], ['corresponding', 'lock', 'particular', 'engines', 'apply'], ['corresponding', 'lock', 'i/o voltage'], ['encoding', 'engines', 'particular', 'lock', 'track'], ['encoding', 'engines', 'particular', 'lock', 'rise'], ['encoding', 'engines', 'particular', 'lock', 'damage'], ['encoding', 'engines', 'particular', 'lock', 'possibility'], ['encoding', 'engines', 'particular', 'lock', 'held'], ['encoding', 'engines', 'particular', 'lock', 'bypassed'], ['encoding', 'engines', 'apply'], ['encoding', 'engines', 'particular', 'lock', 'i/o voltage'], ['track', 'lock', 'rise'], ['track', 'lock', 'damage'], ['track', 'lock', 'possibility'], ['track', 'lock', 'held'], ['track', 'lock', 'bypassed'], ['track', 'lock', 'particular', 'engines', 'apply'], ['track', 'lock', 'i/o voltage'], ['rise', 'lock', 'damage'], ['rise', 'lock', 'possibility'], ['rise', 'lock', 'held'], ['rise', 'lock', 'bypassed'], ['rise', 'lock', 'particular', 'engines', 'apply'], ['rise', 'lock', 'i/o voltage'], ['damage', 'lock', 'possibility'], ['damage', 'lock', 'held'], ['damage', 'lock', 'bypassed'], ['damage', 'lock', 'particular', 'engines', 'apply'], ['damage', 'lock', 'i/o voltage'], ['possibility', 'lock', 'held'], ['possibility', 'lock', 'bypassed'], ['possibility', 'lock', 'particular', 'engines', 'apply'], ['possibility', 'lock', 'i/o voltage'], ['held', 'lock', 'bypassed'], ['held', 'lock', 'particular', 'engines', 'apply'], ['held', 'lock', 'i/o voltage'], ['bypassed', 'lock', 'particular', 'engines', 'apply'], ['bypassed', 'lock', 'i/o voltage'], ['apply', 'engines', 'particular', 'lock', 'i/o voltage']]"
"('perform', 'via', 'similarly')","[['perform', 'via', 'similarly']]"
"('conversion', 'slave', 'example type', 'filter', 'generated', 'example')","[['slave', 'generated', 'conversion', 'example', 'example type'], ['slave', 'generated', 'conversion', 'example', 'filter'], ['example type', 'example', 'filter']]"
"('1.1.1', 'overview')","[['1.1.1', 'overview']]"
"('flexibly', 'simple', 'storage', 'headings', 'compatibility', 'disconnecting')","[['flexibly', 'storage', 'disconnecting', 'simple'], ['flexibly', 'storage', 'headings'], ['flexibly', 'storage', 'disconnecting', 'compatibility'], ['simple', 'disconnecting', 'storage', 'headings'], ['simple', 'disconnecting', 'compatibility'], ['headings', 'storage', 'disconnecting', 'compatibility']]"
"('individually', 'ability', 'applications', 'stop', 'jtag port', 'turn', 'usually', 'output clock', 'left')","[['individually', 'turn', 'ability'], ['individually', 'turn', 'applications'], ['individually', 'turn', 'stop'], ['individually', 'turn', 'jtag port'], ['individually', 'turn', 'usually'], ['individually', 'turn', 'output clock'], ['individually', 'turn', 'left'], ['ability', 'turn', 'applications'], ['ability', 'turn', 'stop'], ['ability', 'turn', 'jtag port'], ['ability', 'turn', 'usually'], ['ability', 'turn', 'output clock'], ['ability', 'turn', 'left'], ['applications', 'turn', 'stop'], ['applications', 'turn', 'jtag port'], ['applications', 'turn', 'usually'], ['applications', 'turn', 'output clock'], ['applications', 'turn', 'left'], ['stop', 'turn', 'jtag port'], ['stop', 'turn', 'usually'], ['stop', 'turn', 'output clock'], ['stop', 'turn', 'left'], ['jtag port', 'turn', 'usually'], ['jtag port', 'turn', 'output clock'], ['jtag port', 'turn', 'left'], ['usually', 'turn', 'output clock'], ['usually', 'turn', 'left'], ['output clock', 'turn', 'left']]"
"('consult clearspeed', 'ctap config', 'consult')","[['consult clearspeed', 'ctap config', 'consult']]"
"('bandwidth', 'filter is:', 'simd')","[['bandwidth', 'simd', 'filter is:']]"
"('scalable', 'suited')","[['scalable', 'suited']]"
"('start', 'causing')","[['start', 'causing']]"
"('mu i/o', 'jitter', 'hdp.', 'multi-device', 'unique position', 'system bus,', 'maximum performance', 'pins.', 'resistors.', 'network', 'split transaction', 'floor life', 'msl', 'jedec msl', 'concurrent transfers,', 'avci', 'may', 'enumeration cycle', 'class', 'pin.', 'class ii,', 'employ', 'sstl operating', 'device number')","[['jitter', 'may', 'pins.', 'class', 'hdp.'], ['jitter', 'may', 'pins.', 'class', 'multi-device', 'system bus,'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'sstl operating', 'maximum performance'], ['jitter', 'may', 'pins.', 'resistors.'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'network'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'mu i/o', 'split transaction'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'mu i/o', 'floor life'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'msl'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'jedec msl'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'mu i/o', 'concurrent transfers,'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'avci'], ['jitter', 'may', 'pins.', 'class', 'multi-device', 'enumeration cycle'], ['jitter', 'may', 'pins.', 'pin.'], ['jitter', 'may', 'pins.', 'class', 'multi-device', 'class ii,'], ['jitter', 'may', 'pins.', 'employ'], ['jitter', 'may', 'pins.', 'class', 'unique position', 'sstl operating', 'device number'], ['hdp.', 'class', 'multi-device', 'system bus,'], ['hdp.', 'class', 'unique position', 'sstl operating', 'maximum performance'], ['hdp.', 'class', 'pins.', 'resistors.'], ['hdp.', 'class', 'unique position', 'network'], ['hdp.', 'class', 'unique position', 'mu i/o', 'split transaction'], ['hdp.', 'class', 'unique position', 'mu i/o', 'floor life'], ['hdp.', 'class', 'unique position', 'msl'], ['hdp.', 'class', 'unique position', 'jedec msl'], ['hdp.', 'class', 'unique position', 'mu i/o', 'concurrent transfers,'], ['hdp.', 'class', 'unique position', 'avci'], ['hdp.', 'class', 'multi-device', 'enumeration cycle'], ['hdp.', 'class', 'pins.', 'pin.'], ['hdp.', 'class', 'multi-device', 'class ii,'], ['hdp.', 'class', 'pins.', 'employ'], ['hdp.', 'class', 'unique position', 'sstl operating', 'device number'], ['system bus,', 'multi-device', 'class', 'unique position', 'sstl operating', 'maximum performance'], ['system bus,', 'multi-device', 'class', 'pins.', 'resistors.'], ['system bus,', 'multi-device', 'class', 'unique position', 'network'], ['system bus,', 'multi-device', 'class', 'unique position', 'mu i/o', 'split transaction'], ['system bus,', 'multi-device', 'class', 'unique position', 'mu i/o', 'floor life'], ['system bus,', 'multi-device', 'class', 'unique position', 'msl'], ['system bus,', 'multi-device', 'class', 'unique position', 'jedec msl'], ['system bus,', 'multi-device', 'class', 'unique position', 'mu i/o', 'concurrent transfers,'], ['system bus,', 'multi-device', 'class', 'unique position', 'avci'], ['system bus,', 'multi-device', 'enumeration cycle'], ['system bus,', 'multi-device', 'class', 'pins.', 'pin.'], ['system bus,', 'multi-device', 'class ii,'], ['system bus,', 'multi-device', 'class', 'pins.', 'employ'], ['system bus,', 'multi-device', 'class', 'unique position', 'sstl operating', 'device number'], ['maximum performance', 'sstl operating', 'unique position', 'class', 'pins.', 'resistors.'], ['maximum performance', 'sstl operating', 'unique position', 'network'], ['maximum performance', 'sstl operating', 'unique position', 'mu i/o', 'split transaction'], ['maximum performance', 'sstl operating', 'unique position', 'mu i/o', 'floor life'], ['maximum performance', 'sstl operating', 'unique position', 'msl'], ['maximum performance', 'sstl operating', 'unique position', 'jedec msl'], ['maximum performance', 'sstl operating', 'unique position', 'mu i/o', 'concurrent transfers,'], ['maximum performance', 'sstl operating', 'unique position', 'avci'], ['maximum performance', 'sstl operating', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['maximum performance', 'sstl operating', 'unique position', 'class', 'pins.', 'pin.'], ['maximum performance', 'sstl operating', 'unique position', 'class', 'multi-device', 'class ii,'], ['maximum performance', 'sstl operating', 'unique position', 'class', 'pins.', 'employ'], ['maximum performance', 'sstl operating', 'device number'], ['resistors.', 'pins.', 'class', 'unique position', 'network'], ['resistors.', 'pins.', 'class', 'unique position', 'mu i/o', 'split transaction'], ['resistors.', 'pins.', 'class', 'unique position', 'mu i/o', 'floor life'], ['resistors.', 'pins.', 'class', 'unique position', 'msl'], ['resistors.', 'pins.', 'class', 'unique position', 'jedec msl'], ['resistors.', 'pins.', 'class', 'unique position', 'mu i/o', 'concurrent transfers,'], ['resistors.', 'pins.', 'class', 'unique position', 'avci'], ['resistors.', 'pins.', 'class', 'multi-device', 'enumeration cycle'], ['resistors.', 'pins.', 'pin.'], ['resistors.', 'pins.', 'class', 'multi-device', 'class ii,'], ['resistors.', 'pins.', 'employ'], ['resistors.', 'pins.', 'class', 'unique position', 'sstl operating', 'device number'], ['network', 'unique position', 'mu i/o', 'split transaction'], ['network', 'unique position', 'mu i/o', 'floor life'], ['network', 'unique position', 'msl'], ['network', 'unique position', 'jedec msl'], ['network', 'unique position', 'mu i/o', 'concurrent transfers,'], ['network', 'unique position', 'avci'], ['network', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['network', 'unique position', 'class', 'pins.', 'pin.'], ['network', 'unique position', 'class', 'multi-device', 'class ii,'], ['network', 'unique position', 'class', 'pins.', 'employ'], ['network', 'unique position', 'sstl operating', 'device number'], ['split transaction', 'mu i/o', 'floor life'], ['split transaction', 'mu i/o', 'unique position', 'msl'], ['split transaction', 'mu i/o', 'unique position', 'jedec msl'], ['split transaction', 'mu i/o', 'concurrent transfers,'], ['split transaction', 'mu i/o', 'unique position', 'avci'], ['split transaction', 'mu i/o', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['split transaction', 'mu i/o', 'unique position', 'class', 'pins.', 'pin.'], ['split transaction', 'mu i/o', 'unique position', 'class', 'multi-device', 'class ii,'], ['split transaction', 'mu i/o', 'unique position', 'class', 'pins.', 'employ'], ['split transaction', 'mu i/o', 'unique position', 'sstl operating', 'device number'], ['floor life', 'mu i/o', 'unique position', 'msl'], ['floor life', 'mu i/o', 'unique position', 'jedec msl'], ['floor life', 'mu i/o', 'concurrent transfers,'], ['floor life', 'mu i/o', 'unique position', 'avci'], ['floor life', 'mu i/o', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['floor life', 'mu i/o', 'unique position', 'class', 'pins.', 'pin.'], ['floor life', 'mu i/o', 'unique position', 'class', 'multi-device', 'class ii,'], ['floor life', 'mu i/o', 'unique position', 'class', 'pins.', 'employ'], ['floor life', 'mu i/o', 'unique position', 'sstl operating', 'device number'], ['msl', 'unique position', 'jedec msl'], ['msl', 'unique position', 'mu i/o', 'concurrent transfers,'], ['msl', 'unique position', 'avci'], ['msl', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['msl', 'unique position', 'class', 'pins.', 'pin.'], ['msl', 'unique position', 'class', 'multi-device', 'class ii,'], ['msl', 'unique position', 'class', 'pins.', 'employ'], ['msl', 'unique position', 'sstl operating', 'device number'], ['jedec msl', 'unique position', 'mu i/o', 'concurrent transfers,'], ['jedec msl', 'unique position', 'avci'], ['jedec msl', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['jedec msl', 'unique position', 'class', 'pins.', 'pin.'], ['jedec msl', 'unique position', 'class', 'multi-device', 'class ii,'], ['jedec msl', 'unique position', 'class', 'pins.', 'employ'], ['jedec msl', 'unique position', 'sstl operating', 'device number'], ['concurrent transfers,', 'mu i/o', 'unique position', 'avci'], ['concurrent transfers,', 'mu i/o', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['concurrent transfers,', 'mu i/o', 'unique position', 'class', 'pins.', 'pin.'], ['concurrent transfers,', 'mu i/o', 'unique position', 'class', 'multi-device', 'class ii,'], ['concurrent transfers,', 'mu i/o', 'unique position', 'class', 'pins.', 'employ'], ['concurrent transfers,', 'mu i/o', 'unique position', 'sstl operating', 'device number'], ['avci', 'unique position', 'class', 'multi-device', 'enumeration cycle'], ['avci', 'unique position', 'class', 'pins.', 'pin.'], ['avci', 'unique position', 'class', 'multi-device', 'class ii,'], ['avci', 'unique position', 'class', 'pins.', 'employ'], ['avci', 'unique position', 'sstl operating', 'device number'], ['enumeration cycle', 'multi-device', 'class', 'pins.', 'pin.'], ['enumeration cycle', 'multi-device', 'class ii,'], ['enumeration cycle', 'multi-device', 'class', 'pins.', 'employ'], ['enumeration cycle', 'multi-device', 'class', 'unique position', 'sstl operating', 'device number'], ['pin.', 'pins.', 'class', 'multi-device', 'class ii,'], ['pin.', 'pins.', 'employ'], ['pin.', 'pins.', 'class', 'unique position', 'sstl operating', 'device number'], ['class ii,', 'multi-device', 'class', 'pins.', 'employ'], ['class ii,', 'multi-device', 'class', 'unique position', 'sstl operating', 'device number'], ['employ', 'pins.', 'class', 'unique position', 'sstl operating', 'device number']]"
"('3.4.3',)",[['3.4.3']]
"('marking',)",[['marking']]
"('point application', 'address', 'csx', 'high-performance')","[['point application', 'high-performance', 'address'], ['point application', 'high-performance', 'csx'], ['address', 'high-performance', 'csx']]"
"('addressing', 'sets', 'large', 'references', 'processed', 'mapped', 'counts')","[['addressing', 'large', 'counts', 'processed', 'sets'], ['addressing', 'large', 'counts', 'references'], ['addressing', 'large', 'counts', 'mapped'], ['sets', 'processed', 'counts', 'references'], ['sets', 'processed', 'counts', 'mapped'], ['references', 'counts', 'mapped']]"
"('nc', 'ddr interface')","[['nc', 'ddr interface']]"
"('bridge port', 'multiple', 'dqs', 'adaptor', 'multidrop', 'cas', 'clkin_p', 'access memory', 'hreq', 'clkin_n', 'dq', 'supports', 'flotherm', 'ccb.', 'pull-ups.')","[['dqs', 'cas', 'ccb.', 'adaptor', 'multidrop'], ['dqs', 'cas', 'ccb.', 'adaptor', 'clkin_p'], ['dqs', 'cas', 'hreq'], ['dqs', 'cas', 'clkin_n'], ['dqs', 'cas', 'ccb.', 'dq'], ['dqs', 'cas', 'ccb.', 'multiple', 'access memory', 'supports'], ['dqs', 'cas', 'ccb.', 'adaptor', 'pull-ups.'], ['multidrop', 'adaptor', 'clkin_p'], ['multidrop', 'adaptor', 'ccb.', 'cas', 'hreq'], ['multidrop', 'adaptor', 'ccb.', 'cas', 'clkin_n'], ['multidrop', 'adaptor', 'ccb.', 'dq'], ['multidrop', 'adaptor', 'ccb.', 'multiple', 'access memory', 'supports'], ['multidrop', 'adaptor', 'pull-ups.'], ['clkin_p', 'adaptor', 'ccb.', 'cas', 'hreq'], ['clkin_p', 'adaptor', 'ccb.', 'cas', 'clkin_n'], ['clkin_p', 'adaptor', 'ccb.', 'dq'], ['clkin_p', 'adaptor', 'ccb.', 'multiple', 'access memory', 'supports'], ['clkin_p', 'adaptor', 'pull-ups.'], ['hreq', 'cas', 'clkin_n'], ['hreq', 'cas', 'ccb.', 'dq'], ['hreq', 'cas', 'ccb.', 'multiple', 'access memory', 'supports'], ['hreq', 'cas', 'ccb.', 'adaptor', 'pull-ups.'], ['clkin_n', 'cas', 'ccb.', 'dq'], ['clkin_n', 'cas', 'ccb.', 'multiple', 'access memory', 'supports'], ['clkin_n', 'cas', 'ccb.', 'adaptor', 'pull-ups.'], ['dq', 'ccb.', 'multiple', 'access memory', 'supports'], ['dq', 'ccb.', 'adaptor', 'pull-ups.'], ['supports', 'access memory', 'multiple', 'ccb.', 'adaptor', 'pull-ups.']]"
"('point coprocessor', 'performance computing', 'variety', 'systems.', 'designed', 'coprocessor')","[['point coprocessor', 'systems.', 'performance computing'], ['point coprocessor', 'systems.', 'variety'], ['performance computing', 'systems.', 'variety']]"
"('provide', 'bit', 'occur')","[['provide', 'bit', 'occur']]"
"('receive', 'depending')","[['receive', 'depending']]"
"('concurrently.', 'application.', 'protocol')","[['concurrently.', 'protocol', 'application.']]"
"('clearspeed', 'clock frequency', 'config')","[['clearspeed', 'clock frequency', 'config']]"
"('semaphores', 'parameters', 'support', 'length', 'closely', 'time', 'need', 'traces', 'transparently')","[['semaphores', 'closely', 'parameters'], ['semaphores', 'closely', 'length'], ['semaphores', 'closely', 'time'], ['semaphores', 'closely', 'need'], ['semaphores', 'closely', 'support', 'traces'], ['semaphores', 'closely', 'transparently'], ['parameters', 'closely', 'length'], ['parameters', 'closely', 'time'], ['parameters', 'closely', 'need'], ['parameters', 'closely', 'support', 'traces'], ['parameters', 'closely', 'transparently'], ['length', 'closely', 'time'], ['length', 'closely', 'need'], ['length', 'closely', 'support', 'traces'], ['length', 'closely', 'transparently'], ['time', 'closely', 'need'], ['time', 'closely', 'support', 'traces'], ['time', 'closely', 'transparently'], ['need', 'closely', 'support', 'traces'], ['need', 'closely', 'transparently'], ['traces', 'support', 'closely', 'transparently']]"
"('plus', 'includes')","[['plus', 'includes']]"
"('2.1.3',)",[['2.1.3']]
"('instructions',)",[['instructions']]
"('uniquely', '1.5', 'addresses', 'pio', 'assigned', 'instruction code', 'targets', 'analog', 'lengths', 'tightly', 'forms', 'varies', 'master', 'memory', 'type', '1149.1', 'mtap processor', 'signals.', 'correct ddr2 design', 'basically', 'careful', 'measured', 'drams.', 'identified', 'timings', 'capability', 'carries', 'mean')","[['uniquely', 'addresses', 'master', 'drams.', 'analog', 'memory', '1.5'], ['uniquely', 'addresses', 'master', 'drams.', 'analog', 'memory', 'pio'], ['uniquely', 'addresses', 'master', 'drams.', 'instruction code'], ['uniquely', 'addresses', 'targets'], ['uniquely', 'addresses', 'lengths'], ['uniquely', 'addresses', 'tightly'], ['uniquely', 'addresses', 'correct ddr2 design', 'forms'], ['uniquely', 'addresses', 'varies'], ['uniquely', 'addresses', 'master', 'drams.', '1149.1'], ['uniquely', 'addresses', 'master', 'drams.', 'analog', 'mtap processor'], ['uniquely', 'addresses', 'master', 'drams.', 'signals.'], ['uniquely', 'addresses', 'basically'], ['uniquely', 'addresses', 'careful'], ['uniquely', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['uniquely', 'addresses', 'timings'], ['uniquely', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['uniquely', 'addresses', 'carries'], ['uniquely', 'addresses', 'mean'], ['1.5', 'memory', 'pio'], ['1.5', 'memory', 'analog', 'drams.', 'instruction code'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'targets'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'lengths'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'tightly'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'forms'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'varies'], ['1.5', 'memory', 'analog', 'drams.', '1149.1'], ['1.5', 'memory', 'analog', 'mtap processor'], ['1.5', 'memory', 'analog', 'drams.', 'signals.'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'basically'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'careful'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'timings'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'carries'], ['1.5', 'memory', 'analog', 'drams.', 'master', 'addresses', 'mean'], ['pio', 'memory', 'analog', 'drams.', 'instruction code'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'targets'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'lengths'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'tightly'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'forms'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'varies'], ['pio', 'memory', 'analog', 'drams.', '1149.1'], ['pio', 'memory', 'analog', 'mtap processor'], ['pio', 'memory', 'analog', 'drams.', 'signals.'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'basically'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'careful'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'timings'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'carries'], ['pio', 'memory', 'analog', 'drams.', 'master', 'addresses', 'mean'], ['instruction code', 'drams.', 'master', 'addresses', 'targets'], ['instruction code', 'drams.', 'master', 'addresses', 'lengths'], ['instruction code', 'drams.', 'master', 'addresses', 'tightly'], ['instruction code', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'forms'], ['instruction code', 'drams.', 'master', 'addresses', 'varies'], ['instruction code', 'drams.', '1149.1'], ['instruction code', 'drams.', 'analog', 'mtap processor'], ['instruction code', 'drams.', 'signals.'], ['instruction code', 'drams.', 'master', 'addresses', 'basically'], ['instruction code', 'drams.', 'master', 'addresses', 'careful'], ['instruction code', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['instruction code', 'drams.', 'master', 'addresses', 'timings'], ['instruction code', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['instruction code', 'drams.', 'master', 'addresses', 'carries'], ['instruction code', 'drams.', 'master', 'addresses', 'mean'], ['targets', 'addresses', 'lengths'], ['targets', 'addresses', 'tightly'], ['targets', 'addresses', 'correct ddr2 design', 'forms'], ['targets', 'addresses', 'varies'], ['targets', 'addresses', 'master', 'drams.', '1149.1'], ['targets', 'addresses', 'master', 'drams.', 'analog', 'mtap processor'], ['targets', 'addresses', 'master', 'drams.', 'signals.'], ['targets', 'addresses', 'basically'], ['targets', 'addresses', 'careful'], ['targets', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['targets', 'addresses', 'timings'], ['targets', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['targets', 'addresses', 'carries'], ['targets', 'addresses', 'mean'], ['lengths', 'addresses', 'tightly'], ['lengths', 'addresses', 'correct ddr2 design', 'forms'], ['lengths', 'addresses', 'varies'], ['lengths', 'addresses', 'master', 'drams.', '1149.1'], ['lengths', 'addresses', 'master', 'drams.', 'analog', 'mtap processor'], ['lengths', 'addresses', 'master', 'drams.', 'signals.'], ['lengths', 'addresses', 'basically'], ['lengths', 'addresses', 'careful'], ['lengths', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['lengths', 'addresses', 'timings'], ['lengths', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['lengths', 'addresses', 'carries'], ['lengths', 'addresses', 'mean'], ['tightly', 'addresses', 'correct ddr2 design', 'forms'], ['tightly', 'addresses', 'varies'], ['tightly', 'addresses', 'master', 'drams.', '1149.1'], ['tightly', 'addresses', 'master', 'drams.', 'analog', 'mtap processor'], ['tightly', 'addresses', 'master', 'drams.', 'signals.'], ['tightly', 'addresses', 'basically'], ['tightly', 'addresses', 'careful'], ['tightly', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['tightly', 'addresses', 'timings'], ['tightly', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['tightly', 'addresses', 'carries'], ['tightly', 'addresses', 'mean'], ['forms', 'correct ddr2 design', 'addresses', 'varies'], ['forms', 'correct ddr2 design', 'addresses', 'master', 'drams.', '1149.1'], ['forms', 'correct ddr2 design', 'addresses', 'master', 'drams.', 'analog', 'mtap processor'], ['forms', 'correct ddr2 design', 'addresses', 'master', 'drams.', 'signals.'], ['forms', 'correct ddr2 design', 'addresses', 'basically'], ['forms', 'correct ddr2 design', 'addresses', 'careful'], ['forms', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['forms', 'correct ddr2 design', 'addresses', 'timings'], ['forms', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['forms', 'correct ddr2 design', 'addresses', 'carries'], ['forms', 'correct ddr2 design', 'addresses', 'mean'], ['varies', 'addresses', 'master', 'drams.', '1149.1'], ['varies', 'addresses', 'master', 'drams.', 'analog', 'mtap processor'], ['varies', 'addresses', 'master', 'drams.', 'signals.'], ['varies', 'addresses', 'basically'], ['varies', 'addresses', 'careful'], ['varies', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['varies', 'addresses', 'timings'], ['varies', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['varies', 'addresses', 'carries'], ['varies', 'addresses', 'mean'], ['1149.1', 'drams.', 'analog', 'mtap processor'], ['1149.1', 'drams.', 'signals.'], ['1149.1', 'drams.', 'master', 'addresses', 'basically'], ['1149.1', 'drams.', 'master', 'addresses', 'careful'], ['1149.1', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['1149.1', 'drams.', 'master', 'addresses', 'timings'], ['1149.1', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['1149.1', 'drams.', 'master', 'addresses', 'carries'], ['1149.1', 'drams.', 'master', 'addresses', 'mean'], ['mtap processor', 'analog', 'drams.', 'signals.'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'basically'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'careful'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'timings'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'carries'], ['mtap processor', 'analog', 'drams.', 'master', 'addresses', 'mean'], ['signals.', 'drams.', 'master', 'addresses', 'basically'], ['signals.', 'drams.', 'master', 'addresses', 'careful'], ['signals.', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['signals.', 'drams.', 'master', 'addresses', 'timings'], ['signals.', 'drams.', 'master', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['signals.', 'drams.', 'master', 'addresses', 'carries'], ['signals.', 'drams.', 'master', 'addresses', 'mean'], ['basically', 'addresses', 'careful'], ['basically', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['basically', 'addresses', 'timings'], ['basically', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['basically', 'addresses', 'carries'], ['basically', 'addresses', 'mean'], ['careful', 'addresses', 'correct ddr2 design', 'assigned', 'measured', 'identified'], ['careful', 'addresses', 'timings'], ['careful', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['careful', 'addresses', 'carries'], ['careful', 'addresses', 'mean'], ['identified', 'measured', 'assigned', 'correct ddr2 design', 'addresses', 'timings'], ['identified', 'measured', 'assigned', 'type', 'capability'], ['identified', 'measured', 'assigned', 'correct ddr2 design', 'addresses', 'carries'], ['identified', 'measured', 'assigned', 'correct ddr2 design', 'addresses', 'mean'], ['timings', 'addresses', 'correct ddr2 design', 'assigned', 'type', 'capability'], ['timings', 'addresses', 'carries'], ['timings', 'addresses', 'mean'], ['capability', 'type', 'assigned', 'correct ddr2 design', 'addresses', 'carries'], ['capability', 'type', 'assigned', 'correct ddr2 design', 'addresses', 'mean'], ['carries', 'addresses', 'mean']]"
"('characteristics', 'ratings')","[['characteristics', 'ratings']]"
"('presents', 'small', 'related', 'pcie config space', 'according')","[['small', 'related', 'presents', 'pcie config space'], ['small', 'related', 'according'], ['pcie config space', 'presents', 'related', 'according']]"
"('10', 'directly')","[['10', 'directly']]"
"('2.5',)",[['2.5']]
"('program flow', 'ports', 'biasing')","[['program flow', 'ports', 'biasing']]"
"('peripheral', 'support multiple', 'registers', 'split', 'altogether', 'programmable')","[['peripheral', 'altogether', 'support multiple'], ['peripheral', 'altogether', 'split', 'registers'], ['peripheral', 'altogether', 'programmable'], ['support multiple', 'altogether', 'split', 'registers'], ['support multiple', 'altogether', 'programmable'], ['registers', 'split', 'altogether', 'programmable']]"
"('planning', 'map', 'asserting', 'applying', 'settings', 'detailing', 'synchronous', 'messages', 'locations', 'logical', 'set', 'traffic', 'massive', 'following', 'rates', 'buffering', 'extremely')","[['planning', 'map', 'set', 'asserting'], ['planning', 'map', 'set', 'applying'], ['planning', 'map', 'settings'], ['planning', 'map', 'detailing'], ['planning', 'map', 'set', 'messages', 'following', 'synchronous'], ['planning', 'map', 'locations'], ['planning', 'map', 'logical'], ['planning', 'map', 'massive'], ['planning', 'map', 'set', 'traffic', 'rates'], ['planning', 'map', 'buffering'], ['planning', 'map', 'set', 'extremely'], ['asserting', 'set', 'applying'], ['asserting', 'set', 'map', 'settings'], ['asserting', 'set', 'map', 'detailing'], ['asserting', 'set', 'messages', 'following', 'synchronous'], ['asserting', 'set', 'map', 'locations'], ['asserting', 'set', 'map', 'logical'], ['asserting', 'set', 'map', 'massive'], ['asserting', 'set', 'traffic', 'rates'], ['asserting', 'set', 'map', 'buffering'], ['asserting', 'set', 'extremely'], ['applying', 'set', 'map', 'settings'], ['applying', 'set', 'map', 'detailing'], ['applying', 'set', 'messages', 'following', 'synchronous'], ['applying', 'set', 'map', 'locations'], ['applying', 'set', 'map', 'logical'], ['applying', 'set', 'map', 'massive'], ['applying', 'set', 'traffic', 'rates'], ['applying', 'set', 'map', 'buffering'], ['applying', 'set', 'extremely'], ['settings', 'map', 'detailing'], ['settings', 'map', 'set', 'messages', 'following', 'synchronous'], ['settings', 'map', 'locations'], ['settings', 'map', 'logical'], ['settings', 'map', 'massive'], ['settings', 'map', 'set', 'traffic', 'rates'], ['settings', 'map', 'buffering'], ['settings', 'map', 'set', 'extremely'], ['detailing', 'map', 'set', 'messages', 'following', 'synchronous'], ['detailing', 'map', 'locations'], ['detailing', 'map', 'logical'], ['detailing', 'map', 'massive'], ['detailing', 'map', 'set', 'traffic', 'rates'], ['detailing', 'map', 'buffering'], ['detailing', 'map', 'set', 'extremely'], ['synchronous', 'following', 'messages', 'set', 'map', 'locations'], ['synchronous', 'following', 'messages', 'set', 'map', 'logical'], ['synchronous', 'following', 'messages', 'set', 'map', 'massive'], ['synchronous', 'following', 'messages', 'set', 'traffic', 'rates'], ['synchronous', 'following', 'messages', 'set', 'map', 'buffering'], ['synchronous', 'following', 'messages', 'set', 'extremely'], ['locations', 'map', 'logical'], ['locations', 'map', 'massive'], ['locations', 'map', 'set', 'traffic', 'rates'], ['locations', 'map', 'buffering'], ['locations', 'map', 'set', 'extremely'], ['logical', 'map', 'massive'], ['logical', 'map', 'set', 'traffic', 'rates'], ['logical', 'map', 'buffering'], ['logical', 'map', 'set', 'extremely'], ['massive', 'map', 'set', 'traffic', 'rates'], ['massive', 'map', 'buffering'], ['massive', 'map', 'set', 'extremely'], ['rates', 'traffic', 'set', 'map', 'buffering'], ['rates', 'traffic', 'set', 'extremely'], ['buffering', 'map', 'set', 'extremely']]"
"('never', 'maximum', 'minimum', '3.3', 'stable', 'absolute', 'low')","[['never', 'maximum', '3.3'], ['never', 'maximum', 'stable'], ['never', 'maximum', 'minimum', 'absolute'], ['never', 'maximum', 'low'], ['3.3', 'maximum', 'stable'], ['3.3', 'maximum', 'minimum', 'absolute'], ['3.3', 'maximum', 'low'], ['stable', 'maximum', 'minimum', 'absolute'], ['stable', 'maximum', 'low'], ['absolute', 'minimum', 'maximum', 'low']]"
"('transaction', 'hrxeop', 'hrxdn', 'hrxval', 'vss', 'm0', 'htxval', 'htxdn', 'htx_eop', 'htxstp')","[['hrxdn', 'transaction', 'hrxval'], ['hrxdn', 'transaction', 'hrxeop', 'm0'], ['hrxdn', 'transaction', 'htxval'], ['hrxdn', 'transaction', 'hrxeop', 'vss', 'htxdn'], ['hrxdn', 'transaction', 'htx_eop'], ['hrxdn', 'transaction', 'htxstp'], ['hrxval', 'transaction', 'hrxeop', 'm0'], ['hrxval', 'transaction', 'htxval'], ['hrxval', 'transaction', 'hrxeop', 'vss', 'htxdn'], ['hrxval', 'transaction', 'htx_eop'], ['hrxval', 'transaction', 'htxstp'], ['m0', 'hrxeop', 'transaction', 'htxval'], ['m0', 'hrxeop', 'vss', 'htxdn'], ['m0', 'hrxeop', 'transaction', 'htx_eop'], ['m0', 'hrxeop', 'transaction', 'htxstp'], ['htxval', 'transaction', 'hrxeop', 'vss', 'htxdn'], ['htxval', 'transaction', 'htx_eop'], ['htxval', 'transaction', 'htxstp'], ['htxdn', 'vss', 'hrxeop', 'transaction', 'htx_eop'], ['htxdn', 'vss', 'hrxeop', 'transaction', 'htxstp'], ['htx_eop', 'transaction', 'htxstp']]"
"('associated', 'interrupts', 'connections', 'contained', 'performed', 'flexible', 'block')","[['connections', 'block', 'interrupts', 'contained'], ['connections', 'block', 'flexible', 'associated', 'performed'], ['contained', 'interrupts', 'block', 'flexible', 'associated', 'performed']]"
"('issue hardware', 'thread switching', 'length transaction', 'instruction', 'hrxeop signal', 'processor are:', 'm1', 'board', 'transaction.', 'main', 'vss range', 'software')","[['issue hardware', 'hrxeop signal', 'vss range', 'thread switching'], ['issue hardware', 'hrxeop signal', 'length transaction'], ['issue hardware', 'hrxeop signal', 'instruction'], ['issue hardware', 'hrxeop signal', 'processor are:'], ['issue hardware', 'hrxeop signal', 'm1'], ['issue hardware', 'hrxeop signal', 'board'], ['issue hardware', 'hrxeop signal', 'transaction.'], ['issue hardware', 'hrxeop signal', 'main'], ['issue hardware', 'hrxeop signal', 'software'], ['thread switching', 'vss range', 'hrxeop signal', 'length transaction'], ['thread switching', 'vss range', 'hrxeop signal', 'instruction'], ['thread switching', 'vss range', 'hrxeop signal', 'processor are:'], ['thread switching', 'vss range', 'hrxeop signal', 'm1'], ['thread switching', 'vss range', 'hrxeop signal', 'board'], ['thread switching', 'vss range', 'hrxeop signal', 'transaction.'], ['thread switching', 'vss range', 'hrxeop signal', 'main'], ['thread switching', 'vss range', 'hrxeop signal', 'software'], ['length transaction', 'hrxeop signal', 'instruction'], ['length transaction', 'hrxeop signal', 'processor are:'], ['length transaction', 'hrxeop signal', 'm1'], ['length transaction', 'hrxeop signal', 'board'], ['length transaction', 'hrxeop signal', 'transaction.'], ['length transaction', 'hrxeop signal', 'main'], ['length transaction', 'hrxeop signal', 'software'], ['instruction', 'hrxeop signal', 'processor are:'], ['instruction', 'hrxeop signal', 'm1'], ['instruction', 'hrxeop signal', 'board'], ['instruction', 'hrxeop signal', 'transaction.'], ['instruction', 'hrxeop signal', 'main'], ['instruction', 'hrxeop signal', 'software'], ['processor are:', 'hrxeop signal', 'm1'], ['processor are:', 'hrxeop signal', 'board'], ['processor are:', 'hrxeop signal', 'transaction.'], ['processor are:', 'hrxeop signal', 'main'], ['processor are:', 'hrxeop signal', 'software'], ['m1', 'hrxeop signal', 'board'], ['m1', 'hrxeop signal', 'transaction.'], ['m1', 'hrxeop signal', 'main'], ['m1', 'hrxeop signal', 'software'], ['board', 'hrxeop signal', 'transaction.'], ['board', 'hrxeop signal', 'main'], ['board', 'hrxeop signal', 'software'], ['transaction.', 'hrxeop signal', 'main'], ['transaction.', 'hrxeop signal', 'software'], ['main', 'hrxeop signal', 'software']]"
"('tap controller',)",[['tap controller']]
"('dc', 'sstl')","[['dc', 'sstl']]"
"('whenever', 'streamed')","[['whenever', 'streamed']]"
"('device', 'host interface', 'x16')","[['host interface', 'device', 'x16']]"
"('systems', 'architecture')","[['systems', 'architecture']]"
"('ccbr interface', 'test specification', 'control.', 'device.""', 'jtag test', 'ieee1149.1', 'stopclock_in')","[['ccbr interface', 'control.', 'test specification'], ['ccbr interface', 'control.', 'device.""'], ['ccbr interface', 'control.', 'jtag test'], ['ccbr interface', 'control.', 'ieee1149.1'], ['ccbr interface', 'control.', 'stopclock_in'], ['test specification', 'control.', 'device.""'], ['test specification', 'control.', 'jtag test'], ['test specification', 'control.', 'ieee1149.1'], ['test specification', 'control.', 'stopclock_in'], ['device.""', 'control.', 'jtag test'], ['device.""', 'control.', 'ieee1149.1'], ['device.""', 'control.', 'stopclock_in'], ['jtag test', 'control.', 'ieee1149.1'], ['jtag test', 'control.', 'stopclock_in'], ['ieee1149.1', 'control.', 'stopclock_in']]"
"('use', 'resistors', 'consumption', 'termed', 'initially', 'share', '1.8', 'reduce', 'ranks', 'collectively', 'extracted', 'mac', 'internal', 'pulses', 'details', 'terminates', 'relates', 'services', 'traversing', 'optional', 'monitors')","[['resistors', 'terminates', 'use', 'traversing', 'consumption'], ['resistors', 'terminates', 'use', 'traversing', 'monitors', 'termed'], ['resistors', 'terminates', 'use', 'initially'], ['resistors', 'terminates', 'use', 'traversing', 'share'], ['resistors', 'terminates', 'use', 'traversing', 'monitors', 'services', '1.8'], ['resistors', 'terminates', 'use', 'traversing', 'reduce'], ['resistors', 'terminates', 'use', 'traversing', 'monitors', 'ranks'], ['resistors', 'terminates', 'use', 'traversing', 'monitors', 'collectively'], ['resistors', 'terminates', 'use', 'traversing', 'extracted'], ['resistors', 'terminates', 'use', 'traversing', 'mac'], ['resistors', 'terminates', 'use', 'traversing', 'internal'], ['resistors', 'terminates', 'use', 'pulses'], ['resistors', 'terminates', 'use', 'traversing', 'details'], ['resistors', 'terminates', 'use', 'traversing', 'optional', 'relates'], ['consumption', 'traversing', 'monitors', 'termed'], ['consumption', 'traversing', 'use', 'initially'], ['consumption', 'traversing', 'share'], ['consumption', 'traversing', 'monitors', 'services', '1.8'], ['consumption', 'traversing', 'reduce'], ['consumption', 'traversing', 'monitors', 'ranks'], ['consumption', 'traversing', 'monitors', 'collectively'], ['consumption', 'traversing', 'extracted'], ['consumption', 'traversing', 'mac'], ['consumption', 'traversing', 'internal'], ['consumption', 'traversing', 'use', 'pulses'], ['consumption', 'traversing', 'details'], ['consumption', 'traversing', 'optional', 'relates'], ['termed', 'monitors', 'traversing', 'use', 'initially'], ['termed', 'monitors', 'traversing', 'share'], ['termed', 'monitors', 'services', '1.8'], ['termed', 'monitors', 'traversing', 'reduce'], ['termed', 'monitors', 'ranks'], ['termed', 'monitors', 'collectively'], ['termed', 'monitors', 'traversing', 'extracted'], ['termed', 'monitors', 'traversing', 'mac'], ['termed', 'monitors', 'traversing', 'internal'], ['termed', 'monitors', 'traversing', 'use', 'pulses'], ['termed', 'monitors', 'traversing', 'details'], ['termed', 'monitors', 'traversing', 'optional', 'relates'], ['initially', 'use', 'traversing', 'share'], ['initially', 'use', 'traversing', 'monitors', 'services', '1.8'], ['initially', 'use', 'traversing', 'reduce'], ['initially', 'use', 'traversing', 'monitors', 'ranks'], ['initially', 'use', 'traversing', 'monitors', 'collectively'], ['initially', 'use', 'traversing', 'extracted'], ['initially', 'use', 'traversing', 'mac'], ['initially', 'use', 'traversing', 'internal'], ['initially', 'use', 'pulses'], ['initially', 'use', 'traversing', 'details'], ['initially', 'use', 'traversing', 'optional', 'relates'], ['share', 'traversing', 'monitors', 'services', '1.8'], ['share', 'traversing', 'reduce'], ['share', 'traversing', 'monitors', 'ranks'], ['share', 'traversing', 'monitors', 'collectively'], ['share', 'traversing', 'extracted'], ['share', 'traversing', 'mac'], ['share', 'traversing', 'internal'], ['share', 'traversing', 'use', 'pulses'], ['share', 'traversing', 'details'], ['share', 'traversing', 'optional', 'relates'], ['1.8', 'services', 'monitors', 'traversing', 'reduce'], ['1.8', 'services', 'monitors', 'ranks'], ['1.8', 'services', 'monitors', 'collectively'], ['1.8', 'services', 'monitors', 'traversing', 'extracted'], ['1.8', 'services', 'monitors', 'traversing', 'mac'], ['1.8', 'services', 'monitors', 'traversing', 'internal'], ['1.8', 'services', 'monitors', 'traversing', 'use', 'pulses'], ['1.8', 'services', 'monitors', 'traversing', 'details'], ['1.8', 'services', 'monitors', 'traversing', 'optional', 'relates'], ['reduce', 'traversing', 'monitors', 'ranks'], ['reduce', 'traversing', 'monitors', 'collectively'], ['reduce', 'traversing', 'extracted'], ['reduce', 'traversing', 'mac'], ['reduce', 'traversing', 'internal'], ['reduce', 'traversing', 'use', 'pulses'], ['reduce', 'traversing', 'details'], ['reduce', 'traversing', 'optional', 'relates'], ['ranks', 'monitors', 'collectively'], ['ranks', 'monitors', 'traversing', 'extracted'], ['ranks', 'monitors', 'traversing', 'mac'], ['ranks', 'monitors', 'traversing', 'internal'], ['ranks', 'monitors', 'traversing', 'use', 'pulses'], ['ranks', 'monitors', 'traversing', 'details'], ['ranks', 'monitors', 'traversing', 'optional', 'relates'], ['collectively', 'monitors', 'traversing', 'extracted'], ['collectively', 'monitors', 'traversing', 'mac'], ['collectively', 'monitors', 'traversing', 'internal'], ['collectively', 'monitors', 'traversing', 'use', 'pulses'], ['collectively', 'monitors', 'traversing', 'details'], ['collectively', 'monitors', 'traversing', 'optional', 'relates'], ['extracted', 'traversing', 'mac'], ['extracted', 'traversing', 'internal'], ['extracted', 'traversing', 'use', 'pulses'], ['extracted', 'traversing', 'details'], ['extracted', 'traversing', 'optional', 'relates'], ['mac', 'traversing', 'internal'], ['mac', 'traversing', 'use', 'pulses'], ['mac', 'traversing', 'details'], ['mac', 'traversing', 'optional', 'relates'], ['internal', 'traversing', 'use', 'pulses'], ['internal', 'traversing', 'details'], ['internal', 'traversing', 'optional', 'relates'], ['pulses', 'use', 'traversing', 'details'], ['pulses', 'use', 'traversing', 'optional', 'relates'], ['details', 'traversing', 'optional', 'relates']]"
"('4.6',)",[['4.6']]
"('v1.1', 'stopclock', 'pcie interface', 'transfer', 'bar apertures,', 'link negotiation', 'phy', 'pcie config', 'config space', 'x8', 'link', 'x4', 'main part', 'x2', 'pcie bar', 'reset and/or', 'x1', 'pcie specification', 'unit')","[['stopclock', 'v1.1', 'reset and/or', 'pcie interface'], ['stopclock', 'v1.1', 'reset and/or', 'pcie bar', 'transfer'], ['stopclock', 'v1.1', 'reset and/or', 'unit', 'bar apertures,'], ['stopclock', 'v1.1', 'reset and/or', 'unit', 'link negotiation'], ['stopclock', 'v1.1', 'reset and/or', 'pcie bar', 'phy'], ['stopclock', 'v1.1', 'reset and/or', 'pcie config'], ['stopclock', 'v1.1', 'reset and/or', 'unit', 'config space'], ['stopclock', 'v1.1', 'reset and/or', 'x8'], ['stopclock', 'v1.1', 'reset and/or', 'pcie bar', 'link'], ['stopclock', 'v1.1', 'reset and/or', 'x4'], ['stopclock', 'v1.1', 'reset and/or', 'unit', 'main part'], ['stopclock', 'v1.1', 'reset and/or', 'x2'], ['stopclock', 'v1.1', 'reset and/or', 'x1'], ['stopclock', 'v1.1', 'reset and/or', 'pcie specification'], ['pcie interface', 'reset and/or', 'pcie bar', 'transfer'], ['pcie interface', 'reset and/or', 'unit', 'bar apertures,'], ['pcie interface', 'reset and/or', 'unit', 'link negotiation'], ['pcie interface', 'reset and/or', 'pcie bar', 'phy'], ['pcie interface', 'reset and/or', 'pcie config'], ['pcie interface', 'reset and/or', 'unit', 'config space'], ['pcie interface', 'reset and/or', 'x8'], ['pcie interface', 'reset and/or', 'pcie bar', 'link'], ['pcie interface', 'reset and/or', 'x4'], ['pcie interface', 'reset and/or', 'unit', 'main part'], ['pcie interface', 'reset and/or', 'x2'], ['pcie interface', 'reset and/or', 'x1'], ['pcie interface', 'reset and/or', 'pcie specification'], ['transfer', 'pcie bar', 'reset and/or', 'unit', 'bar apertures,'], ['transfer', 'pcie bar', 'reset and/or', 'unit', 'link negotiation'], ['transfer', 'pcie bar', 'phy'], ['transfer', 'pcie bar', 'reset and/or', 'pcie config'], ['transfer', 'pcie bar', 'reset and/or', 'unit', 'config space'], ['transfer', 'pcie bar', 'reset and/or', 'x8'], ['transfer', 'pcie bar', 'link'], ['transfer', 'pcie bar', 'reset and/or', 'x4'], ['transfer', 'pcie bar', 'reset and/or', 'unit', 'main part'], ['transfer', 'pcie bar', 'reset and/or', 'x2'], ['transfer', 'pcie bar', 'reset and/or', 'x1'], ['transfer', 'pcie bar', 'reset and/or', 'pcie specification'], ['bar apertures,', 'unit', 'link negotiation'], ['bar apertures,', 'unit', 'reset and/or', 'pcie bar', 'phy'], ['bar apertures,', 'unit', 'reset and/or', 'pcie config'], ['bar apertures,', 'unit', 'config space'], ['bar apertures,', 'unit', 'reset and/or', 'x8'], ['bar apertures,', 'unit', 'reset and/or', 'pcie bar', 'link'], ['bar apertures,', 'unit', 'reset and/or', 'x4'], ['bar apertures,', 'unit', 'main part'], ['bar apertures,', 'unit', 'reset and/or', 'x2'], ['bar apertures,', 'unit', 'reset and/or', 'x1'], ['bar apertures,', 'unit', 'reset and/or', 'pcie specification'], ['link negotiation', 'unit', 'reset and/or', 'pcie bar', 'phy'], ['link negotiation', 'unit', 'reset and/or', 'pcie config'], ['link negotiation', 'unit', 'config space'], ['link negotiation', 'unit', 'reset and/or', 'x8'], ['link negotiation', 'unit', 'reset and/or', 'pcie bar', 'link'], ['link negotiation', 'unit', 'reset and/or', 'x4'], ['link negotiation', 'unit', 'main part'], ['link negotiation', 'unit', 'reset and/or', 'x2'], ['link negotiation', 'unit', 'reset and/or', 'x1'], ['link negotiation', 'unit', 'reset and/or', 'pcie specification'], ['phy', 'pcie bar', 'reset and/or', 'pcie config'], ['phy', 'pcie bar', 'reset and/or', 'unit', 'config space'], ['phy', 'pcie bar', 'reset and/or', 'x8'], ['phy', 'pcie bar', 'link'], ['phy', 'pcie bar', 'reset and/or', 'x4'], ['phy', 'pcie bar', 'reset and/or', 'unit', 'main part'], ['phy', 'pcie bar', 'reset and/or', 'x2'], ['phy', 'pcie bar', 'reset and/or', 'x1'], ['phy', 'pcie bar', 'reset and/or', 'pcie specification'], ['pcie config', 'reset and/or', 'unit', 'config space'], ['pcie config', 'reset and/or', 'x8'], ['pcie config', 'reset and/or', 'pcie bar', 'link'], ['pcie config', 'reset and/or', 'x4'], ['pcie config', 'reset and/or', 'unit', 'main part'], ['pcie config', 'reset and/or', 'x2'], ['pcie config', 'reset and/or', 'x1'], ['pcie config', 'reset and/or', 'pcie specification'], ['config space', 'unit', 'reset and/or', 'x8'], ['config space', 'unit', 'reset and/or', 'pcie bar', 'link'], ['config space', 'unit', 'reset and/or', 'x4'], ['config space', 'unit', 'main part'], ['config space', 'unit', 'reset and/or', 'x2'], ['config space', 'unit', 'reset and/or', 'x1'], ['config space', 'unit', 'reset and/or', 'pcie specification'], ['x8', 'reset and/or', 'pcie bar', 'link'], ['x8', 'reset and/or', 'x4'], ['x8', 'reset and/or', 'unit', 'main part'], ['x8', 'reset and/or', 'x2'], ['x8', 'reset and/or', 'x1'], ['x8', 'reset and/or', 'pcie specification'], ['link', 'pcie bar', 'reset and/or', 'x4'], ['link', 'pcie bar', 'reset and/or', 'unit', 'main part'], ['link', 'pcie bar', 'reset and/or', 'x2'], ['link', 'pcie bar', 'reset and/or', 'x1'], ['link', 'pcie bar', 'reset and/or', 'pcie specification'], ['x4', 'reset and/or', 'unit', 'main part'], ['x4', 'reset and/or', 'x2'], ['x4', 'reset and/or', 'x1'], ['x4', 'reset and/or', 'pcie specification'], ['main part', 'unit', 'reset and/or', 'x2'], ['main part', 'unit', 'reset and/or', 'x1'], ['main part', 'unit', 'reset and/or', 'pcie specification'], ['x2', 'reset and/or', 'x1'], ['x2', 'reset and/or', 'pcie specification'], ['x1', 'reset and/or', 'pcie specification']]"
"('entire', '4.1', 'removes', 'test', 'taken', 'conditions')","[['entire', 'removes', 'test', '4.1'], ['entire', 'removes', 'taken'], ['entire', 'removes', 'test', 'conditions'], ['4.1', 'test', 'removes', 'taken'], ['4.1', 'test', 'conditions'], ['taken', 'removes', 'test', 'conditions']]"
"('1.1.5', 'input-output')","[['1.1.5', 'input-output']]"
"('restarted', 'taking', 'serial', 'normally', 'jtag test specification', 'areas')","[['restarted', 'jtag test specification', 'taking'], ['restarted', 'jtag test specification', 'serial'], ['restarted', 'jtag test specification', 'normally'], ['restarted', 'jtag test specification', 'areas'], ['taking', 'jtag test specification', 'serial'], ['taking', 'jtag test specification', 'normally'], ['taking', 'jtag test specification', 'areas'], ['serial', 'jtag test specification', 'normally'], ['serial', 'jtag test specification', 'areas'], ['normally', 'jtag test specification', 'areas']]"
"('hdp',)",[['hdp']]
"('resynchronized', 'differential', 'programming', 'sstl clock', 'machine', 'state', 'requires', 'usual')","[['resynchronized', 'machine', 'programming'], ['resynchronized', 'machine', 'differential', 'sstl clock'], ['resynchronized', 'machine', 'differential', 'state'], ['resynchronized', 'machine', 'requires'], ['resynchronized', 'machine', 'usual'], ['programming', 'machine', 'differential', 'sstl clock'], ['programming', 'machine', 'differential', 'state'], ['programming', 'machine', 'requires'], ['programming', 'machine', 'usual'], ['sstl clock', 'differential', 'state'], ['sstl clock', 'differential', 'machine', 'requires'], ['sstl clock', 'differential', 'machine', 'usual'], ['state', 'differential', 'machine', 'requires'], ['state', 'differential', 'machine', 'usual'], ['requires', 'machine', 'usual']]"
"('bridge ccbr',)",[['bridge ccbr']]
"('software control', 'transaction type', 'hrxstp', 'core clock')","[['transaction type', 'hrxstp', 'software control', 'core clock']]"
"('addition', 'meet', 'board.', 'construct', 'construct dual-chip')","[['meet', 'addition', 'construct'], ['meet', 'addition', 'board.', 'construct dual-chip'], ['construct', 'addition', 'board.', 'construct dual-chip']]"
"('csx700 dram controller', 'additional', 'controls', 'general', '64', 'configurable')","[['additional', 'controls', '64', 'configurable', 'csx700 dram controller', 'general']]"
"('appropriate', 'speed', 'temperature', 'measurement')","[['appropriate', 'temperature', 'speed', 'measurement']]"
"('1.4',)",[['1.4']]
"('2.1.1',)",[['2.1.1']]
"('ordering', 'information')","[['ordering', 'information']]"
"('mechanical',)",[['mechanical']]
"('i/o signal',)",[['i/o signal']]
"('every', 'first')","[['every', 'first']]"
"('applied', 'subsystem', 'care', 'run', 'reset.')","[['applied', 'reset.', 'care', 'subsystem'], ['applied', 'reset.', 'run'], ['subsystem', 'care', 'reset.', 'run']]"
"('link configuration', 'reversal', 'polarity reversal')","[['link configuration', 'reversal', 'polarity reversal']]"
"('meets', '75', 'provided', 'transfers')","[['75', 'meets', 'transfers', 'provided']]"
"('accelerators', 'unparalleled', 'family')","[['accelerators', 'family', 'unparalleled']]"
"('isu',)",[['isu']]
"('lvttl',)",[['lvttl']]
"('operation', 'pulled')","[['operation', 'pulled']]"
"('base', 'resistor', 'required')","[['base', 'required', 'resistor']]"
"('channels', 'identifies', 'either', 'components', 'switched')","[['channels', 'identifies', 'either'], ['channels', 'identifies', 'components'], ['channels', 'identifies', 'switched'], ['either', 'identifies', 'components'], ['either', 'identifies', 'switched'], ['components', 'identifies', 'switched']]"
"('7.2', 'framemaker')","[['7.2', 'framemaker']]"
"('ddr', 'm1_dsq0', 'm1_dsq8')","[['m1_dsq0', 'ddr', 'm1_dsq8']]"
"('together', 'words')","[['together', 'words']]"
"('appropriate device,', 'bridge', '1.6', 'pin pair', 'monitor', 'hdp bus', 'speed port', 'latency access', 'fpu', 'frequency', 'device processor', 'on-chip sram', 'interrupt', 'transfer description', 'clearconnect bus,')","[['appropriate device,', 'bridge', 'interrupt', '1.6'], ['appropriate device,', 'bridge', 'interrupt', 'pin pair'], ['appropriate device,', 'bridge', 'device processor', 'monitor'], ['appropriate device,', 'bridge', 'hdp bus'], ['appropriate device,', 'bridge', 'speed port'], ['appropriate device,', 'bridge', 'latency access'], ['appropriate device,', 'bridge', 'interrupt', 'fpu'], ['appropriate device,', 'bridge', 'interrupt', 'frequency'], ['appropriate device,', 'bridge', 'on-chip sram'], ['appropriate device,', 'bridge', 'transfer description'], ['appropriate device,', 'bridge', 'clearconnect bus,'], ['1.6', 'interrupt', 'pin pair'], ['1.6', 'interrupt', 'bridge', 'device processor', 'monitor'], ['1.6', 'interrupt', 'bridge', 'hdp bus'], ['1.6', 'interrupt', 'bridge', 'speed port'], ['1.6', 'interrupt', 'bridge', 'latency access'], ['1.6', 'interrupt', 'fpu'], ['1.6', 'interrupt', 'frequency'], ['1.6', 'interrupt', 'bridge', 'on-chip sram'], ['1.6', 'interrupt', 'bridge', 'transfer description'], ['1.6', 'interrupt', 'bridge', 'clearconnect bus,'], ['pin pair', 'interrupt', 'bridge', 'device processor', 'monitor'], ['pin pair', 'interrupt', 'bridge', 'hdp bus'], ['pin pair', 'interrupt', 'bridge', 'speed port'], ['pin pair', 'interrupt', 'bridge', 'latency access'], ['pin pair', 'interrupt', 'fpu'], ['pin pair', 'interrupt', 'frequency'], ['pin pair', 'interrupt', 'bridge', 'on-chip sram'], ['pin pair', 'interrupt', 'bridge', 'transfer description'], ['pin pair', 'interrupt', 'bridge', 'clearconnect bus,'], ['monitor', 'device processor', 'bridge', 'hdp bus'], ['monitor', 'device processor', 'bridge', 'speed port'], ['monitor', 'device processor', 'bridge', 'latency access'], ['monitor', 'device processor', 'bridge', 'interrupt', 'fpu'], ['monitor', 'device processor', 'bridge', 'interrupt', 'frequency'], ['monitor', 'device processor', 'bridge', 'on-chip sram'], ['monitor', 'device processor', 'bridge', 'transfer description'], ['monitor', 'device processor', 'bridge', 'clearconnect bus,'], ['hdp bus', 'bridge', 'speed port'], ['hdp bus', 'bridge', 'latency access'], ['hdp bus', 'bridge', 'interrupt', 'fpu'], ['hdp bus', 'bridge', 'interrupt', 'frequency'], ['hdp bus', 'bridge', 'on-chip sram'], ['hdp bus', 'bridge', 'transfer description'], ['hdp bus', 'bridge', 'clearconnect bus,'], ['speed port', 'bridge', 'latency access'], ['speed port', 'bridge', 'interrupt', 'fpu'], ['speed port', 'bridge', 'interrupt', 'frequency'], ['speed port', 'bridge', 'on-chip sram'], ['speed port', 'bridge', 'transfer description'], ['speed port', 'bridge', 'clearconnect bus,'], ['latency access', 'bridge', 'interrupt', 'fpu'], ['latency access', 'bridge', 'interrupt', 'frequency'], ['latency access', 'bridge', 'on-chip sram'], ['latency access', 'bridge', 'transfer description'], ['latency access', 'bridge', 'clearconnect bus,'], ['fpu', 'interrupt', 'frequency'], ['fpu', 'interrupt', 'bridge', 'on-chip sram'], ['fpu', 'interrupt', 'bridge', 'transfer description'], ['fpu', 'interrupt', 'bridge', 'clearconnect bus,'], ['frequency', 'interrupt', 'bridge', 'on-chip sram'], ['frequency', 'interrupt', 'bridge', 'transfer description'], ['frequency', 'interrupt', 'bridge', 'clearconnect bus,'], ['on-chip sram', 'bridge', 'transfer description'], ['on-chip sram', 'bridge', 'clearconnect bus,'], ['transfer description', 'bridge', 'clearconnect bus,']]"
"('case', 'power consumption', 'chips', 'resources')","[['case', 'chips', 'power consumption'], ['case', 'chips', 'resources'], ['power consumption', 'chips', 'resources']]"
"('2.7.3',)",[['2.7.3']]
"('control', 'transmit port', 'brefclk_p', 'receiver equalization', 'requirements.', 'bringup.', 'irq', 'whatever frequency', 'whose reference', 'mono data,', 'unit contains:', 'transmit slew,', 'hdp protocol', 'alu', 'hdk', 'port', 'de-emphasis')","[['control', 'port', 'brefclk_p'], ['control', 'port', 'receiver equalization'], ['control', 'port', 'alu', 'transmit port', 'requirements.'], ['control', 'port', 'bringup.'], ['control', 'port', 'de-emphasis', 'irq'], ['control', 'port', 'whatever frequency'], ['control', 'port', 'whose reference'], ['control', 'port', 'mono data,'], ['control', 'port', 'unit contains:'], ['control', 'port', 'transmit slew,'], ['control', 'port', 'alu', 'transmit port', 'hdp protocol'], ['control', 'port', 'hdk'], ['brefclk_p', 'port', 'receiver equalization'], ['brefclk_p', 'port', 'alu', 'transmit port', 'requirements.'], ['brefclk_p', 'port', 'bringup.'], ['brefclk_p', 'port', 'de-emphasis', 'irq'], ['brefclk_p', 'port', 'whatever frequency'], ['brefclk_p', 'port', 'whose reference'], ['brefclk_p', 'port', 'mono data,'], ['brefclk_p', 'port', 'unit contains:'], ['brefclk_p', 'port', 'transmit slew,'], ['brefclk_p', 'port', 'alu', 'transmit port', 'hdp protocol'], ['brefclk_p', 'port', 'hdk'], ['receiver equalization', 'port', 'alu', 'transmit port', 'requirements.'], ['receiver equalization', 'port', 'bringup.'], ['receiver equalization', 'port', 'de-emphasis', 'irq'], ['receiver equalization', 'port', 'whatever frequency'], ['receiver equalization', 'port', 'whose reference'], ['receiver equalization', 'port', 'mono data,'], ['receiver equalization', 'port', 'unit contains:'], ['receiver equalization', 'port', 'transmit slew,'], ['receiver equalization', 'port', 'alu', 'transmit port', 'hdp protocol'], ['receiver equalization', 'port', 'hdk'], ['requirements.', 'transmit port', 'alu', 'port', 'bringup.'], ['requirements.', 'transmit port', 'alu', 'port', 'de-emphasis', 'irq'], ['requirements.', 'transmit port', 'alu', 'port', 'whatever frequency'], ['requirements.', 'transmit port', 'alu', 'port', 'whose reference'], ['requirements.', 'transmit port', 'alu', 'port', 'mono data,'], ['requirements.', 'transmit port', 'alu', 'port', 'unit contains:'], ['requirements.', 'transmit port', 'alu', 'port', 'transmit slew,'], ['requirements.', 'transmit port', 'hdp protocol'], ['requirements.', 'transmit port', 'alu', 'port', 'hdk'], ['bringup.', 'port', 'de-emphasis', 'irq'], ['bringup.', 'port', 'whatever frequency'], ['bringup.', 'port', 'whose reference'], ['bringup.', 'port', 'mono data,'], ['bringup.', 'port', 'unit contains:'], ['bringup.', 'port', 'transmit slew,'], ['bringup.', 'port', 'alu', 'transmit port', 'hdp protocol'], ['bringup.', 'port', 'hdk'], ['irq', 'de-emphasis', 'port', 'whatever frequency'], ['irq', 'de-emphasis', 'port', 'whose reference'], ['irq', 'de-emphasis', 'port', 'mono data,'], ['irq', 'de-emphasis', 'port', 'unit contains:'], ['irq', 'de-emphasis', 'port', 'transmit slew,'], ['irq', 'de-emphasis', 'port', 'alu', 'transmit port', 'hdp protocol'], ['irq', 'de-emphasis', 'port', 'hdk'], ['whatever frequency', 'port', 'whose reference'], ['whatever frequency', 'port', 'mono data,'], ['whatever frequency', 'port', 'unit contains:'], ['whatever frequency', 'port', 'transmit slew,'], ['whatever frequency', 'port', 'alu', 'transmit port', 'hdp protocol'], ['whatever frequency', 'port', 'hdk'], ['whose reference', 'port', 'mono data,'], ['whose reference', 'port', 'unit contains:'], ['whose reference', 'port', 'transmit slew,'], ['whose reference', 'port', 'alu', 'transmit port', 'hdp protocol'], ['whose reference', 'port', 'hdk'], ['mono data,', 'port', 'unit contains:'], ['mono data,', 'port', 'transmit slew,'], ['mono data,', 'port', 'alu', 'transmit port', 'hdp protocol'], ['mono data,', 'port', 'hdk'], ['unit contains:', 'port', 'transmit slew,'], ['unit contains:', 'port', 'alu', 'transmit port', 'hdp protocol'], ['unit contains:', 'port', 'hdk'], ['transmit slew,', 'port', 'alu', 'transmit port', 'hdp protocol'], ['transmit slew,', 'port', 'hdk'], ['hdp protocol', 'transmit port', 'alu', 'port', 'hdk']]"
"('figure5', 'figure23')","[['figure5', 'figure23']]"
"('operating', 'virtual', 'hours', 'enumerated', '72', 'position', 'movements')","[['virtual', 'position', 'hours'], ['virtual', 'position', 'enumerated'], ['virtual', 'position', '72'], ['virtual', 'position', 'operating', 'movements'], ['hours', 'position', 'enumerated'], ['hours', 'position', '72'], ['hours', 'position', 'operating', 'movements'], ['enumerated', 'position', '72'], ['enumerated', 'position', 'operating', 'movements'], ['72', 'position', 'operating', 'movements']]"
"('application', 'system performance', 'logic')","[['application', 'system performance', 'logic']]"
"('pci express host',)",[['pci express host']]
"('3.4.1',)",[['3.4.1']]
"('system memory', 'national', 'processors')","[['system memory', 'processors', 'national']]"
"('kernel', 'thread', 'nature', 'programmed', 'transactions', 'equalization', 'whatever', 'events', 'ibis', 'threads', 'diodes', 'amplitude', 'slew')","[['kernel', 'transactions', 'threads', 'thread', 'nature', 'programmed'], ['kernel', 'transactions', 'threads', 'thread', 'nature', 'equalization'], ['kernel', 'transactions', 'threads', 'thread', 'nature', 'whatever'], ['kernel', 'transactions', 'threads', 'thread', 'events'], ['kernel', 'transactions', 'threads', 'thread', 'nature', 'ibis'], ['kernel', 'transactions', 'threads', 'diodes'], ['kernel', 'transactions', 'threads', 'thread', 'nature', 'amplitude'], ['kernel', 'transactions', 'threads', 'thread', 'nature', 'slew'], ['programmed', 'nature', 'equalization'], ['programmed', 'nature', 'whatever'], ['programmed', 'nature', 'thread', 'events'], ['programmed', 'nature', 'ibis'], ['programmed', 'nature', 'thread', 'threads', 'diodes'], ['programmed', 'nature', 'amplitude'], ['programmed', 'nature', 'slew'], ['equalization', 'nature', 'whatever'], ['equalization', 'nature', 'thread', 'events'], ['equalization', 'nature', 'ibis'], ['equalization', 'nature', 'thread', 'threads', 'diodes'], ['equalization', 'nature', 'amplitude'], ['equalization', 'nature', 'slew'], ['whatever', 'nature', 'thread', 'events'], ['whatever', 'nature', 'ibis'], ['whatever', 'nature', 'thread', 'threads', 'diodes'], ['whatever', 'nature', 'amplitude'], ['whatever', 'nature', 'slew'], ['events', 'thread', 'nature', 'ibis'], ['events', 'thread', 'threads', 'diodes'], ['events', 'thread', 'nature', 'amplitude'], ['events', 'thread', 'nature', 'slew'], ['ibis', 'nature', 'thread', 'threads', 'diodes'], ['ibis', 'nature', 'amplitude'], ['ibis', 'nature', 'slew'], ['diodes', 'threads', 'thread', 'nature', 'amplitude'], ['diodes', 'threads', 'thread', 'nature', 'slew'], ['amplitude', 'nature', 'slew']]"
"('working', 'specification', 'allows', 'free', 'specific', 'rising', 'timing', 'fixed')","[['allows', 'specification', 'working', 'timing', 'free'], ['allows', 'specification', 'working', 'timing', 'fixed', 'specific'], ['allows', 'specification', 'working', 'timing', 'fixed', 'rising'], ['free', 'timing', 'fixed', 'specific'], ['free', 'timing', 'fixed', 'rising'], ['specific', 'fixed', 'rising']]"
"('3.1.1', 'supply', 'starts', 'avoid', 'purposes', 'long', 'sstl dc', 'sequencing', 'asserted', 'absolute maximum')","[['avoid', 'absolute maximum', 'purposes'], ['avoid', 'absolute maximum', 'starts', 'long'], ['avoid', 'absolute maximum', 'sstl dc'], ['avoid', 'absolute maximum', 'supply', '3.1.1', 'sequencing'], ['avoid', 'absolute maximum', 'asserted'], ['purposes', 'absolute maximum', 'starts', 'long'], ['purposes', 'absolute maximum', 'sstl dc'], ['purposes', 'absolute maximum', 'supply', '3.1.1', 'sequencing'], ['purposes', 'absolute maximum', 'asserted'], ['long', 'starts', 'absolute maximum', 'sstl dc'], ['long', 'starts', 'absolute maximum', 'supply', '3.1.1', 'sequencing'], ['long', 'starts', 'absolute maximum', 'asserted'], ['sstl dc', 'absolute maximum', 'supply', '3.1.1', 'sequencing'], ['sstl dc', 'absolute maximum', 'asserted'], ['sequencing', '3.1.1', 'supply', 'absolute maximum', 'asserted']]"
"('compliant', 'important', 'uses', 'initialization')","[['important', 'initialization', 'compliant', 'uses']]"
"('assist', 'in-circuit debug', 'host logic')","[['in-circuit debug', 'assist', 'host logic']]"
"('count', 'wide', 'two', 'sys', 'connected', 'local')","[['count', 'local', 'connected', 'wide'], ['count', 'local', 'two'], ['count', 'local', 'sys'], ['wide', 'connected', 'local', 'two'], ['wide', 'connected', 'local', 'sys'], ['two', 'local', 'sys']]"
"('items', 'clock input,', 'frequently')","[['items', 'frequently', 'clock input,']]"
"('packaging', 'concurrent', 'component')","[['packaging', 'component', 'concurrent']]"
"('operations', 'proprietary', 'marked', 'one', '128', 'single', 'flow control', 'forwarded', 'handles', 'program', 'diagrams', 'triggered', 'overall', 'ors', 'edges', 'multiplication', 'handled', 'branching', 'prior', 'allow', 'simulated', 'treated')","[['operations', 'forwarded', 'flow control', 'marked', '128'], ['operations', 'forwarded', 'flow control', 'marked', 'single'], ['operations', 'forwarded', 'flow control', 'marked', 'handles'], ['operations', 'forwarded', 'program'], ['operations', 'forwarded', 'flow control', 'marked', 'diagrams'], ['operations', 'forwarded', 'flow control', 'marked', 'triggered'], ['operations', 'forwarded', 'overall'], ['operations', 'forwarded', 'ors'], ['operations', 'forwarded', 'flow control', 'marked', 'edges'], ['operations', 'forwarded', 'one', 'proprietary', 'multiplication'], ['operations', 'forwarded', 'flow control', 'marked', 'handled'], ['operations', 'forwarded', 'branching'], ['operations', 'forwarded', 'prior'], ['operations', 'forwarded', 'allow'], ['operations', 'forwarded', 'simulated'], ['operations', 'forwarded', 'flow control', 'marked', 'treated'], ['128', 'marked', 'single'], ['128', 'marked', 'handles'], ['128', 'marked', 'flow control', 'forwarded', 'program'], ['128', 'marked', 'diagrams'], ['128', 'marked', 'triggered'], ['128', 'marked', 'flow control', 'forwarded', 'overall'], ['128', 'marked', 'flow control', 'forwarded', 'ors'], ['128', 'marked', 'edges'], ['128', 'marked', 'flow control', 'forwarded', 'one', 'proprietary', 'multiplication'], ['128', 'marked', 'handled'], ['128', 'marked', 'flow control', 'forwarded', 'branching'], ['128', 'marked', 'flow control', 'forwarded', 'prior'], ['128', 'marked', 'flow control', 'forwarded', 'allow'], ['128', 'marked', 'flow control', 'forwarded', 'simulated'], ['128', 'marked', 'treated'], ['single', 'marked', 'handles'], ['single', 'marked', 'flow control', 'forwarded', 'program'], ['single', 'marked', 'diagrams'], ['single', 'marked', 'triggered'], ['single', 'marked', 'flow control', 'forwarded', 'overall'], ['single', 'marked', 'flow control', 'forwarded', 'ors'], ['single', 'marked', 'edges'], ['single', 'marked', 'flow control', 'forwarded', 'one', 'proprietary', 'multiplication'], ['single', 'marked', 'handled'], ['single', 'marked', 'flow control', 'forwarded', 'branching'], ['single', 'marked', 'flow control', 'forwarded', 'prior'], ['single', 'marked', 'flow control', 'forwarded', 'allow'], ['single', 'marked', 'flow control', 'forwarded', 'simulated'], ['single', 'marked', 'treated'], ['handles', 'marked', 'flow control', 'forwarded', 'program'], ['handles', 'marked', 'diagrams'], ['handles', 'marked', 'triggered'], ['handles', 'marked', 'flow control', 'forwarded', 'overall'], ['handles', 'marked', 'flow control', 'forwarded', 'ors'], ['handles', 'marked', 'edges'], ['handles', 'marked', 'flow control', 'forwarded', 'one', 'proprietary', 'multiplication'], ['handles', 'marked', 'handled'], ['handles', 'marked', 'flow control', 'forwarded', 'branching'], ['handles', 'marked', 'flow control', 'forwarded', 'prior'], ['handles', 'marked', 'flow control', 'forwarded', 'allow'], ['handles', 'marked', 'flow control', 'forwarded', 'simulated'], ['handles', 'marked', 'treated'], ['program', 'forwarded', 'flow control', 'marked', 'diagrams'], ['program', 'forwarded', 'flow control', 'marked', 'triggered'], ['program', 'forwarded', 'overall'], ['program', 'forwarded', 'ors'], ['program', 'forwarded', 'flow control', 'marked', 'edges'], ['program', 'forwarded', 'one', 'proprietary', 'multiplication'], ['program', 'forwarded', 'flow control', 'marked', 'handled'], ['program', 'forwarded', 'branching'], ['program', 'forwarded', 'prior'], ['program', 'forwarded', 'allow'], ['program', 'forwarded', 'simulated'], ['program', 'forwarded', 'flow control', 'marked', 'treated'], ['diagrams', 'marked', 'triggered'], ['diagrams', 'marked', 'flow control', 'forwarded', 'overall'], ['diagrams', 'marked', 'flow control', 'forwarded', 'ors'], ['diagrams', 'marked', 'edges'], ['diagrams', 'marked', 'flow control', 'forwarded', 'one', 'proprietary', 'multiplication'], ['diagrams', 'marked', 'handled'], ['diagrams', 'marked', 'flow control', 'forwarded', 'branching'], ['diagrams', 'marked', 'flow control', 'forwarded', 'prior'], ['diagrams', 'marked', 'flow control', 'forwarded', 'allow'], ['diagrams', 'marked', 'flow control', 'forwarded', 'simulated'], ['diagrams', 'marked', 'treated'], ['triggered', 'marked', 'flow control', 'forwarded', 'overall'], ['triggered', 'marked', 'flow control', 'forwarded', 'ors'], ['triggered', 'marked', 'edges'], ['triggered', 'marked', 'flow control', 'forwarded', 'one', 'proprietary', 'multiplication'], ['triggered', 'marked', 'handled'], ['triggered', 'marked', 'flow control', 'forwarded', 'branching'], ['triggered', 'marked', 'flow control', 'forwarded', 'prior'], ['triggered', 'marked', 'flow control', 'forwarded', 'allow'], ['triggered', 'marked', 'flow control', 'forwarded', 'simulated'], ['triggered', 'marked', 'treated'], ['overall', 'forwarded', 'ors'], ['overall', 'forwarded', 'flow control', 'marked', 'edges'], ['overall', 'forwarded', 'one', 'proprietary', 'multiplication'], ['overall', 'forwarded', 'flow control', 'marked', 'handled'], ['overall', 'forwarded', 'branching'], ['overall', 'forwarded', 'prior'], ['overall', 'forwarded', 'allow'], ['overall', 'forwarded', 'simulated'], ['overall', 'forwarded', 'flow control', 'marked', 'treated'], ['ors', 'forwarded', 'flow control', 'marked', 'edges'], ['ors', 'forwarded', 'one', 'proprietary', 'multiplication'], ['ors', 'forwarded', 'flow control', 'marked', 'handled'], ['ors', 'forwarded', 'branching'], ['ors', 'forwarded', 'prior'], ['ors', 'forwarded', 'allow'], ['ors', 'forwarded', 'simulated'], ['ors', 'forwarded', 'flow control', 'marked', 'treated'], ['edges', 'marked', 'flow control', 'forwarded', 'one', 'proprietary', 'multiplication'], ['edges', 'marked', 'handled'], ['edges', 'marked', 'flow control', 'forwarded', 'branching'], ['edges', 'marked', 'flow control', 'forwarded', 'prior'], ['edges', 'marked', 'flow control', 'forwarded', 'allow'], ['edges', 'marked', 'flow control', 'forwarded', 'simulated'], ['edges', 'marked', 'treated'], ['multiplication', 'proprietary', 'one', 'forwarded', 'flow control', 'marked', 'handled'], ['multiplication', 'proprietary', 'one', 'forwarded', 'branching'], ['multiplication', 'proprietary', 'one', 'forwarded', 'prior'], ['multiplication', 'proprietary', 'one', 'forwarded', 'allow'], ['multiplication', 'proprietary', 'one', 'forwarded', 'simulated'], ['multiplication', 'proprietary', 'one', 'forwarded', 'flow control', 'marked', 'treated'], ['handled', 'marked', 'flow control', 'forwarded', 'branching'], ['handled', 'marked', 'flow control', 'forwarded', 'prior'], ['handled', 'marked', 'flow control', 'forwarded', 'allow'], ['handled', 'marked', 'flow control', 'forwarded', 'simulated'], ['handled', 'marked', 'treated'], ['branching', 'forwarded', 'prior'], ['branching', 'forwarded', 'allow'], ['branching', 'forwarded', 'simulated'], ['branching', 'forwarded', 'flow control', 'marked', 'treated'], ['prior', 'forwarded', 'allow'], ['prior', 'forwarded', 'simulated'], ['prior', 'forwarded', 'flow control', 'marked', 'treated'], ['allow', 'forwarded', 'simulated'], ['allow', 'forwarded', 'flow control', 'marked', 'treated'], ['simulated', 'forwarded', 'flow control', 'marked', 'treated']]"
"('2.3',)",[['2.3']]
"('tap',)",[['tap']]
"('runs', 'stream', 'flow', 'bytes', 'assertion', 'transferred', 'synchronize', 'outside', 'various', 'response', 'clamping', 'issue', 'fetch', 'speeds')","[['stream', 'assertion', 'transferred'], ['stream', 'assertion', 'synchronize'], ['stream', 'assertion', 'runs', 'outside'], ['stream', 'assertion', 'flow', 'various'], ['stream', 'assertion', 'bytes', 'response'], ['stream', 'assertion', 'runs', 'speeds', 'clamping'], ['stream', 'assertion', 'runs', 'speeds', 'issue'], ['stream', 'assertion', 'fetch'], ['transferred', 'assertion', 'synchronize'], ['transferred', 'assertion', 'runs', 'outside'], ['transferred', 'assertion', 'flow', 'various'], ['transferred', 'assertion', 'bytes', 'response'], ['transferred', 'assertion', 'runs', 'speeds', 'clamping'], ['transferred', 'assertion', 'runs', 'speeds', 'issue'], ['transferred', 'assertion', 'fetch'], ['synchronize', 'assertion', 'runs', 'outside'], ['synchronize', 'assertion', 'flow', 'various'], ['synchronize', 'assertion', 'bytes', 'response'], ['synchronize', 'assertion', 'runs', 'speeds', 'clamping'], ['synchronize', 'assertion', 'runs', 'speeds', 'issue'], ['synchronize', 'assertion', 'fetch'], ['outside', 'runs', 'assertion', 'flow', 'various'], ['outside', 'runs', 'assertion', 'bytes', 'response'], ['outside', 'runs', 'speeds', 'clamping'], ['outside', 'runs', 'speeds', 'issue'], ['outside', 'runs', 'assertion', 'fetch'], ['various', 'flow', 'assertion', 'bytes', 'response'], ['various', 'flow', 'assertion', 'runs', 'speeds', 'clamping'], ['various', 'flow', 'assertion', 'runs', 'speeds', 'issue'], ['various', 'flow', 'assertion', 'fetch'], ['response', 'bytes', 'assertion', 'runs', 'speeds', 'clamping'], ['response', 'bytes', 'assertion', 'runs', 'speeds', 'issue'], ['response', 'bytes', 'assertion', 'fetch'], ['clamping', 'speeds', 'issue'], ['clamping', 'speeds', 'runs', 'assertion', 'fetch'], ['issue', 'speeds', 'runs', 'assertion', 'fetch']]"
"('figure24',)",[['figure24']]
"('modify', 'possible')","[['modify', 'possible']]"
"('pci',)",[['pci']]
"('3.2', 'handling', 'assembly', 'types')","[['3.2', 'handling', 'assembly'], ['3.2', 'handling', 'types'], ['assembly', 'handling', 'types']]"
"('relative', '60', 'pipelined', 'cycle')","[['60', 'cycle', 'relative', 'pipelined']]"
"('boot system', 'hgnt', 'pvci')","[['hgnt', 'boot system', 'pvci']]"
"('bidirectional', 'humidity')","[['bidirectional', 'humidity']]"
"('space ratio,', 'hrss part', 'interference.', 'gpio pin', 'space', 'pin bypass', 'pcie system', 'ccb blocking,', 'device pin')","[['space ratio,', 'interference.', 'hrss part'], ['space ratio,', 'interference.', 'gpio pin', 'ccb blocking,', 'space'], ['space ratio,', 'interference.', 'pin bypass'], ['space ratio,', 'interference.', 'pcie system'], ['space ratio,', 'interference.', 'device pin'], ['hrss part', 'interference.', 'gpio pin', 'ccb blocking,', 'space'], ['hrss part', 'interference.', 'pin bypass'], ['hrss part', 'interference.', 'pcie system'], ['hrss part', 'interference.', 'device pin'], ['space', 'ccb blocking,', 'gpio pin', 'interference.', 'pin bypass'], ['space', 'ccb blocking,', 'gpio pin', 'interference.', 'pcie system'], ['space', 'ccb blocking,', 'gpio pin', 'interference.', 'device pin'], ['pin bypass', 'interference.', 'pcie system'], ['pin bypass', 'interference.', 'device pin'], ['pcie system', 'interference.', 'device pin']]"
"('glitch', 'must', 'independent')","[['glitch', 'independent', 'must']]"
"('network.', 'floor', 'sensitivity', 'packet', 'ii', 'enumeration', 'moisture', 'hours.', 'aggregate', 'unique', 'bandwidth.')","[['floor', 'unique', 'ii', 'network.', 'sensitivity'], ['floor', 'unique', 'packet'], ['floor', 'unique', 'enumeration'], ['floor', 'unique', 'moisture'], ['floor', 'unique', 'hours.'], ['floor', 'unique', 'ii', 'aggregate'], ['floor', 'unique', 'ii', 'bandwidth.'], ['sensitivity', 'network.', 'ii', 'unique', 'packet'], ['sensitivity', 'network.', 'ii', 'unique', 'enumeration'], ['sensitivity', 'network.', 'ii', 'unique', 'moisture'], ['sensitivity', 'network.', 'ii', 'unique', 'hours.'], ['sensitivity', 'network.', 'ii', 'aggregate'], ['sensitivity', 'network.', 'ii', 'bandwidth.'], ['packet', 'unique', 'enumeration'], ['packet', 'unique', 'moisture'], ['packet', 'unique', 'hours.'], ['packet', 'unique', 'ii', 'aggregate'], ['packet', 'unique', 'ii', 'bandwidth.'], ['enumeration', 'unique', 'moisture'], ['enumeration', 'unique', 'hours.'], ['enumeration', 'unique', 'ii', 'aggregate'], ['enumeration', 'unique', 'ii', 'bandwidth.'], ['moisture', 'unique', 'hours.'], ['moisture', 'unique', 'ii', 'aggregate'], ['moisture', 'unique', 'ii', 'bandwidth.'], ['hours.', 'unique', 'ii', 'aggregate'], ['hours.', 'unique', 'ii', 'bandwidth.'], ['aggregate', 'ii', 'bandwidth.']]"
"('3.6',)",[['3.6']]
"('outputs', 'lower', 'functioning', 'toggling', 'varying')","[['outputs', 'toggling', 'lower', 'functioning'], ['outputs', 'toggling', 'lower', 'varying'], ['functioning', 'lower', 'varying']]"
"('start link', 'pads', 'wider', 'training.', 'up.', 'controllable', 'strength', 'require parallel', 'parallel termination', 'bypass', 'alter', 'development', 'completion', 'combination', 'means', 'lvttl i/os', 'controlled.', 'part', 'pice', 'byte', 'removed', 'masters', 'bvref pin', 'terminated.', 'runt', 'require', 'problems.', 'pcie configuration')","[['start link', 'bypass', 'problems.', 'pads'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'training.'], ['start link', 'bypass', 'problems.', 'up.'], ['start link', 'bypass', 'problems.', 'strength'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'require', 'require parallel'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'require', 'parallel termination'], ['start link', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'completion'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'combination', 'means'], ['start link', 'bypass', 'bvref pin', 'pice'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'byte'], ['start link', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'masters'], ['start link', 'bypass', 'problems.', 'terminated.'], ['start link', 'bypass', 'problems.', 'runt'], ['pads', 'problems.', 'removed', 'controlled.', 'part', 'training.'], ['pads', 'problems.', 'up.'], ['pads', 'problems.', 'strength'], ['pads', 'problems.', 'removed', 'controlled.', 'require', 'require parallel'], ['pads', 'problems.', 'removed', 'controlled.', 'require', 'parallel termination'], ['pads', 'problems.', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['pads', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['pads', 'problems.', 'removed', 'controlled.', 'completion'], ['pads', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'combination', 'means'], ['pads', 'problems.', 'bypass', 'bvref pin', 'pice'], ['pads', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'byte'], ['pads', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'masters'], ['pads', 'problems.', 'terminated.'], ['pads', 'problems.', 'runt'], ['training.', 'part', 'controlled.', 'removed', 'problems.', 'up.'], ['training.', 'part', 'controlled.', 'removed', 'problems.', 'strength'], ['training.', 'part', 'controlled.', 'require', 'require parallel'], ['training.', 'part', 'controlled.', 'require', 'parallel termination'], ['training.', 'part', 'controlled.', 'removed', 'problems.', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['training.', 'part', 'wider', 'controllable', 'development'], ['training.', 'part', 'controlled.', 'completion'], ['training.', 'part', 'wider', 'combination', 'means'], ['training.', 'part', 'controlled.', 'removed', 'problems.', 'bypass', 'bvref pin', 'pice'], ['training.', 'part', 'wider', 'byte'], ['training.', 'part', 'wider', 'masters'], ['training.', 'part', 'controlled.', 'removed', 'problems.', 'terminated.'], ['training.', 'part', 'controlled.', 'removed', 'problems.', 'runt'], ['up.', 'problems.', 'strength'], ['up.', 'problems.', 'removed', 'controlled.', 'require', 'require parallel'], ['up.', 'problems.', 'removed', 'controlled.', 'require', 'parallel termination'], ['up.', 'problems.', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['up.', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['up.', 'problems.', 'removed', 'controlled.', 'completion'], ['up.', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'combination', 'means'], ['up.', 'problems.', 'bypass', 'bvref pin', 'pice'], ['up.', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'byte'], ['up.', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'masters'], ['up.', 'problems.', 'terminated.'], ['up.', 'problems.', 'runt'], ['strength', 'problems.', 'removed', 'controlled.', 'require', 'require parallel'], ['strength', 'problems.', 'removed', 'controlled.', 'require', 'parallel termination'], ['strength', 'problems.', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['strength', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['strength', 'problems.', 'removed', 'controlled.', 'completion'], ['strength', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'combination', 'means'], ['strength', 'problems.', 'bypass', 'bvref pin', 'pice'], ['strength', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'byte'], ['strength', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'masters'], ['strength', 'problems.', 'terminated.'], ['strength', 'problems.', 'runt'], ['require parallel', 'require', 'parallel termination'], ['require parallel', 'require', 'controlled.', 'removed', 'problems.', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['require parallel', 'require', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['require parallel', 'require', 'controlled.', 'completion'], ['require parallel', 'require', 'controlled.', 'part', 'wider', 'combination', 'means'], ['require parallel', 'require', 'controlled.', 'removed', 'problems.', 'bypass', 'bvref pin', 'pice'], ['require parallel', 'require', 'controlled.', 'part', 'wider', 'byte'], ['require parallel', 'require', 'controlled.', 'part', 'wider', 'masters'], ['require parallel', 'require', 'controlled.', 'removed', 'problems.', 'terminated.'], ['require parallel', 'require', 'controlled.', 'removed', 'problems.', 'runt'], ['parallel termination', 'require', 'controlled.', 'removed', 'problems.', 'bypass', 'pcie configuration', 'lvttl i/os', 'alter'], ['parallel termination', 'require', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['parallel termination', 'require', 'controlled.', 'completion'], ['parallel termination', 'require', 'controlled.', 'part', 'wider', 'combination', 'means'], ['parallel termination', 'require', 'controlled.', 'removed', 'problems.', 'bypass', 'bvref pin', 'pice'], ['parallel termination', 'require', 'controlled.', 'part', 'wider', 'byte'], ['parallel termination', 'require', 'controlled.', 'part', 'wider', 'masters'], ['parallel termination', 'require', 'controlled.', 'removed', 'problems.', 'terminated.'], ['parallel termination', 'require', 'controlled.', 'removed', 'problems.', 'runt'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'controllable', 'development'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'removed', 'controlled.', 'completion'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'combination', 'means'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'bvref pin', 'pice'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'byte'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'masters'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'terminated.'], ['alter', 'lvttl i/os', 'pcie configuration', 'bypass', 'problems.', 'runt'], ['development', 'controllable', 'wider', 'part', 'controlled.', 'completion'], ['development', 'controllable', 'wider', 'combination', 'means'], ['development', 'controllable', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'bypass', 'bvref pin', 'pice'], ['development', 'controllable', 'wider', 'byte'], ['development', 'controllable', 'wider', 'masters'], ['development', 'controllable', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'terminated.'], ['development', 'controllable', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'runt'], ['completion', 'controlled.', 'part', 'wider', 'combination', 'means'], ['completion', 'controlled.', 'removed', 'problems.', 'bypass', 'bvref pin', 'pice'], ['completion', 'controlled.', 'part', 'wider', 'byte'], ['completion', 'controlled.', 'part', 'wider', 'masters'], ['completion', 'controlled.', 'removed', 'problems.', 'terminated.'], ['completion', 'controlled.', 'removed', 'problems.', 'runt'], ['means', 'combination', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'bypass', 'bvref pin', 'pice'], ['means', 'combination', 'wider', 'byte'], ['means', 'combination', 'wider', 'masters'], ['means', 'combination', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'terminated.'], ['means', 'combination', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'runt'], ['pice', 'bvref pin', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'byte'], ['pice', 'bvref pin', 'bypass', 'problems.', 'removed', 'controlled.', 'part', 'wider', 'masters'], ['pice', 'bvref pin', 'bypass', 'problems.', 'terminated.'], ['pice', 'bvref pin', 'bypass', 'problems.', 'runt'], ['byte', 'wider', 'masters'], ['byte', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'terminated.'], ['byte', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'runt'], ['masters', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'terminated.'], ['masters', 'wider', 'part', 'controlled.', 'removed', 'problems.', 'runt'], ['terminated.', 'problems.', 'runt']]"
"('load', 'full', 'blocks', '..', 'whether', 'lines', 'note', 'connecting', 'bridged', 'affect')","[['full', 'bridged', 'blocks'], ['full', 'bridged', 'connecting', 'load', '..'], ['full', 'bridged', 'connecting', 'load', 'note', 'lines', 'whether'], ['full', 'bridged', 'connecting', 'load', 'note', 'affect'], ['blocks', 'bridged', 'connecting', 'load', '..'], ['blocks', 'bridged', 'connecting', 'load', 'note', 'lines', 'whether'], ['blocks', 'bridged', 'connecting', 'load', 'note', 'affect'], ['..', 'load', 'note', 'lines', 'whether'], ['..', 'load', 'note', 'affect'], ['whether', 'lines', 'note', 'affect']]"
"('individual', 'clocking', 'package', 'media', 'flotherm package model', '2.7.2', 'connection', 'without', 'wired', 'banks', 'asynchronous', 'sixteen')","[['individual', 'without', 'package'], ['individual', 'without', 'media'], ['individual', 'without', 'flotherm package model'], ['individual', 'without', 'clocking', '2.7.2'], ['individual', 'without', 'connection'], ['individual', 'without', 'wired'], ['individual', 'without', 'banks'], ['individual', 'without', 'asynchronous'], ['individual', 'without', 'sixteen'], ['package', 'without', 'media'], ['package', 'without', 'flotherm package model'], ['package', 'without', 'clocking', '2.7.2'], ['package', 'without', 'connection'], ['package', 'without', 'wired'], ['package', 'without', 'banks'], ['package', 'without', 'asynchronous'], ['package', 'without', 'sixteen'], ['media', 'without', 'flotherm package model'], ['media', 'without', 'clocking', '2.7.2'], ['media', 'without', 'connection'], ['media', 'without', 'wired'], ['media', 'without', 'banks'], ['media', 'without', 'asynchronous'], ['media', 'without', 'sixteen'], ['flotherm package model', 'without', 'clocking', '2.7.2'], ['flotherm package model', 'without', 'connection'], ['flotherm package model', 'without', 'wired'], ['flotherm package model', 'without', 'banks'], ['flotherm package model', 'without', 'asynchronous'], ['flotherm package model', 'without', 'sixteen'], ['2.7.2', 'clocking', 'without', 'connection'], ['2.7.2', 'clocking', 'without', 'wired'], ['2.7.2', 'clocking', 'without', 'banks'], ['2.7.2', 'clocking', 'without', 'asynchronous'], ['2.7.2', 'clocking', 'without', 'sixteen'], ['connection', 'without', 'wired'], ['connection', 'without', 'banks'], ['connection', 'without', 'asynchronous'], ['connection', 'without', 'sixteen'], ['wired', 'without', 'banks'], ['wired', 'without', 'asynchronous'], ['wired', 'without', 'sixteen'], ['banks', 'without', 'asynchronous'], ['banks', 'without', 'sixteen'], ['asynchronous', 'without', 'sixteen']]"
"('bga', 'array', 'execution unit')","[['bga', 'array', 'execution unit']]"
"('efficient', 'dedicated', 'enables', 'operates')","[['dedicated', 'efficient', 'enables'], ['dedicated', 'efficient', 'operates'], ['enables', 'efficient', 'operates']]"
"('function', 'standards', 'signals', 'width', 'range', 'encoded')","[['function', 'range', 'standards'], ['function', 'range', 'signals', 'width'], ['function', 'range', 'encoded'], ['standards', 'range', 'signals', 'width'], ['standards', 'range', 'encoded'], ['width', 'signals', 'range', 'encoded']]"
"('caches.', 'lanes', 'form', 'trace', 'targets.', 'global', 'kit.', 'fpgas', 'aperture', 'performance', 'correct', 'match')","[['caches.', 'trace', 'targets.', 'lanes'], ['caches.', 'trace', 'targets.', 'form'], ['caches.', 'trace', 'correct', 'global'], ['caches.', 'trace', 'targets.', 'match', 'kit.'], ['caches.', 'trace', 'targets.', 'fpgas'], ['caches.', 'trace', 'targets.', 'match', 'aperture'], ['caches.', 'trace', 'targets.', 'performance'], ['lanes', 'targets.', 'form'], ['lanes', 'targets.', 'trace', 'correct', 'global'], ['lanes', 'targets.', 'match', 'kit.'], ['lanes', 'targets.', 'fpgas'], ['lanes', 'targets.', 'match', 'aperture'], ['lanes', 'targets.', 'performance'], ['form', 'targets.', 'trace', 'correct', 'global'], ['form', 'targets.', 'match', 'kit.'], ['form', 'targets.', 'fpgas'], ['form', 'targets.', 'match', 'aperture'], ['form', 'targets.', 'performance'], ['global', 'correct', 'trace', 'targets.', 'match', 'kit.'], ['global', 'correct', 'trace', 'targets.', 'fpgas'], ['global', 'correct', 'trace', 'targets.', 'match', 'aperture'], ['global', 'correct', 'trace', 'targets.', 'performance'], ['kit.', 'match', 'targets.', 'fpgas'], ['kit.', 'match', 'aperture'], ['kit.', 'match', 'targets.', 'performance'], ['fpgas', 'targets.', 'match', 'aperture'], ['fpgas', 'targets.', 'performance'], ['aperture', 'match', 'targets.', 'performance']]"
"('mono', 'device core,', 'hirq_n', 'mono unit', 'mono execution', 'execution', 'brefclk_n')","[['device core,', 'brefclk_n', 'mono execution', 'mono', 'mono unit', 'hirq_n'], ['device core,', 'brefclk_n', 'mono execution', 'mono', 'execution'], ['hirq_n', 'mono unit', 'mono', 'execution']]"
"('3.7',)",[['3.7']]
"('include multiple', 'data.', 'multiple processing', 'pcb', 'connector.', 'pcb trace', 'cannot', 'capacitor', 'consists', 'bandwidth access', 'data', 'parallelism')","[['include multiple', 'data.', 'multiple processing', 'pcb'], ['include multiple', 'data.', 'capacitor', 'data', 'cannot', 'consists'], ['include multiple', 'data.', 'pcb trace', 'connector.', 'bandwidth access'], ['include multiple', 'data.', 'capacitor', 'parallelism'], ['pcb', 'multiple processing', 'data.', 'capacitor', 'data', 'cannot', 'consists'], ['pcb', 'multiple processing', 'data.', 'pcb trace', 'connector.', 'bandwidth access'], ['pcb', 'multiple processing', 'data.', 'capacitor', 'parallelism'], ['consists', 'cannot', 'data', 'capacitor', 'data.', 'pcb trace', 'connector.', 'bandwidth access'], ['consists', 'cannot', 'data', 'capacitor', 'parallelism'], ['bandwidth access', 'connector.', 'pcb trace', 'data.', 'capacitor', 'parallelism']]"
"('glue', 'glue logic')","[['glue', 'glue logic']]"
"('stored', 'enable', 'another')","[['stored', 'another', 'enable']]"
"('scaled', 'made', 'requirements', 'fpga')","[['requirements', 'made', 'scaled', 'fpga']]"
"('vddiomn', 'register', 'odt', 'syspll.', 'jesd8-15a', 'employ on-die', 'device logic', 'pecl', 'birq_')","[['vddiomn', 'register', 'odt'], ['vddiomn', 'register', 'syspll.'], ['vddiomn', 'register', 'jesd8-15a'], ['vddiomn', 'register', 'employ on-die'], ['vddiomn', 'register', 'device logic'], ['vddiomn', 'register', 'pecl'], ['vddiomn', 'register', 'birq_'], ['odt', 'register', 'syspll.'], ['odt', 'register', 'jesd8-15a'], ['odt', 'register', 'employ on-die'], ['odt', 'register', 'device logic'], ['odt', 'register', 'pecl'], ['odt', 'register', 'birq_'], ['syspll.', 'register', 'jesd8-15a'], ['syspll.', 'register', 'employ on-die'], ['syspll.', 'register', 'device logic'], ['syspll.', 'register', 'pecl'], ['syspll.', 'register', 'birq_'], ['jesd8-15a', 'register', 'employ on-die'], ['jesd8-15a', 'register', 'device logic'], ['jesd8-15a', 'register', 'pecl'], ['jesd8-15a', 'register', 'birq_'], ['employ on-die', 'register', 'device logic'], ['employ on-die', 'register', 'pecl'], ['employ on-die', 'register', 'birq_'], ['device logic', 'register', 'pecl'], ['device logic', 'register', 'birq_'], ['pecl', 'register', 'birq_']]"
"('flotherm package', 'reduce power', 'power', 'access control', 'multidrop connection', 'io power', 'package model', 'bus.', 'io', 'multiple processor', 'operate', 'dqs ratio', 'memory width', 'debug adaptor')","[['flotherm package', 'bus.', 'reduce power'], ['flotherm package', 'bus.', 'power'], ['flotherm package', 'bus.', 'access control'], ['flotherm package', 'bus.', 'multidrop connection'], ['flotherm package', 'bus.', 'io power'], ['flotherm package', 'bus.', 'package model'], ['flotherm package', 'bus.', 'io'], ['flotherm package', 'bus.', 'multiple processor'], ['flotherm package', 'bus.', 'operate'], ['flotherm package', 'bus.', 'dqs ratio'], ['flotherm package', 'bus.', 'memory width'], ['flotherm package', 'bus.', 'debug adaptor'], ['reduce power', 'bus.', 'power'], ['reduce power', 'bus.', 'access control'], ['reduce power', 'bus.', 'multidrop connection'], ['reduce power', 'bus.', 'io power'], ['reduce power', 'bus.', 'package model'], ['reduce power', 'bus.', 'io'], ['reduce power', 'bus.', 'multiple processor'], ['reduce power', 'bus.', 'operate'], ['reduce power', 'bus.', 'dqs ratio'], ['reduce power', 'bus.', 'memory width'], ['reduce power', 'bus.', 'debug adaptor'], ['power', 'bus.', 'access control'], ['power', 'bus.', 'multidrop connection'], ['power', 'bus.', 'io power'], ['power', 'bus.', 'package model'], ['power', 'bus.', 'io'], ['power', 'bus.', 'multiple processor'], ['power', 'bus.', 'operate'], ['power', 'bus.', 'dqs ratio'], ['power', 'bus.', 'memory width'], ['power', 'bus.', 'debug adaptor'], ['access control', 'bus.', 'multidrop connection'], ['access control', 'bus.', 'io power'], ['access control', 'bus.', 'package model'], ['access control', 'bus.', 'io'], ['access control', 'bus.', 'multiple processor'], ['access control', 'bus.', 'operate'], ['access control', 'bus.', 'dqs ratio'], ['access control', 'bus.', 'memory width'], ['access control', 'bus.', 'debug adaptor'], ['multidrop connection', 'bus.', 'io power'], ['multidrop connection', 'bus.', 'package model'], ['multidrop connection', 'bus.', 'io'], ['multidrop connection', 'bus.', 'multiple processor'], ['multidrop connection', 'bus.', 'operate'], ['multidrop connection', 'bus.', 'dqs ratio'], ['multidrop connection', 'bus.', 'memory width'], ['multidrop connection', 'bus.', 'debug adaptor'], ['io power', 'bus.', 'package model'], ['io power', 'bus.', 'io'], ['io power', 'bus.', 'multiple processor'], ['io power', 'bus.', 'operate'], ['io power', 'bus.', 'dqs ratio'], ['io power', 'bus.', 'memory width'], ['io power', 'bus.', 'debug adaptor'], ['package model', 'bus.', 'io'], ['package model', 'bus.', 'multiple processor'], ['package model', 'bus.', 'operate'], ['package model', 'bus.', 'dqs ratio'], ['package model', 'bus.', 'memory width'], ['package model', 'bus.', 'debug adaptor'], ['io', 'bus.', 'multiple processor'], ['io', 'bus.', 'operate'], ['io', 'bus.', 'dqs ratio'], ['io', 'bus.', 'memory width'], ['io', 'bus.', 'debug adaptor'], ['multiple processor', 'bus.', 'operate'], ['multiple processor', 'bus.', 'dqs ratio'], ['multiple processor', 'bus.', 'memory width'], ['multiple processor', 'bus.', 'debug adaptor'], ['operate', 'bus.', 'dqs ratio'], ['operate', 'bus.', 'memory width'], ['operate', 'bus.', 'debug adaptor'], ['dqs ratio', 'bus.', 'memory width'], ['dqs ratio', 'bus.', 'debug adaptor'], ['memory width', 'bus.', 'debug adaptor']]"
"('1.1',)",[['1.1']]
"('table10', 'section2.7.4.4')","[['table10', 'section2.7.4.4']]"
"('jtag', 'bavdd', 'vddioc')","[['bavdd', 'jtag', 'vddioc']]"
"('4.6.1',)",[['4.6.1']]
"('implementation', 'around')","[['implementation', 'around']]"
"('2.7',)",[['2.7']]
"('base specification', 'inputs.', 'express base')","[['base specification', 'inputs.', 'express base']]"
"('pci express interface', 'express interface', 'motherboards', '4.2')","[['express interface', 'pci express interface', 'motherboards'], ['express interface', 'pci express interface', '4.2'], ['motherboards', 'pci express interface', '4.2']]"
"('dram', 'table18', 'ecc')","[['dram', 'ecc', 'table18']]"
"('node', 'header', 'skew', 'payload', 'correct ddr2')","[['header', 'node', 'skew'], ['header', 'node', 'correct ddr2', 'payload'], ['skew', 'node', 'correct ddr2', 'payload']]"
"('purpose', 'utility')","[['purpose', 'utility']]"
"('elements.',)",[['elements.']]
"('reset sequences:', 'power-down.', 'pcie subsystem', 'power-up', 'figure2', 'tap controller:', 'alter configuration')","[['reset sequences:', 'pcie subsystem', 'figure2', 'power-down.'], ['reset sequences:', 'pcie subsystem', 'figure2', 'power-up'], ['reset sequences:', 'pcie subsystem', 'tap controller:'], ['reset sequences:', 'pcie subsystem', 'alter configuration'], ['power-down.', 'figure2', 'power-up'], ['power-down.', 'figure2', 'pcie subsystem', 'tap controller:'], ['power-down.', 'figure2', 'pcie subsystem', 'alter configuration'], ['power-up', 'figure2', 'pcie subsystem', 'tap controller:'], ['power-up', 'figure2', 'pcie subsystem', 'alter configuration'], ['tap controller:', 'pcie subsystem', 'alter configuration']]"
"('revision history', 'history', 'revision')","[['history', 'revision history', 'revision']]"
"('ddr2', 'on-chip')","[['ddr2', 'on-chip']]"
"('2.2', 'mn_vref', 'pin', 'lists')","[['2.2', 'lists', 'pin', 'mn_vref']]"
