$date
	Sat Jun 25 17:10:08 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dffn4_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dffn $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
x!
$end
#5
0!
0"
0#
#20
1"
1#
#35
0"
0#
#50
1"
1#
#65
0"
0#
