

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Thu May 13 18:31:53 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40010|  2457610|  40010|  2457610|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      -|      0|    355|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|     76|    101|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    144|
|Register         |        -|      -|    706|    160|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    782|    760|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |yuv_filter_mul_9shbi_U40  |yuv_filter_mul_9shbi  |        0|      0|  76|  101|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  76|  101|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |yuv_filter_ama_adibs_U42    |yuv_filter_ama_adibs  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_mujbC_U43    |yuv_filter_mac_mujbC  |     i0 * i1 + i2    |
    |yuv_filter_mac_mukbM_U44    |yuv_filter_mac_mukbM  |     i0 + i1 * i2    |
    |yuv_filter_mul_mubkb_x_U41  |yuv_filter_mul_mubkb  |       i0 * i1       |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_246_p2     |     +    |      0|  0|  39|          32|           1|
    |tmp_13_fu_353_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_17_fu_390_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_18_fu_477_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_19_fu_400_p2                  |     +    |      0|  0|  26|          19|          19|
    |tmp_7_fu_301_p2                   |     +    |      0|  0|  23|          23|          23|
    |tmp_s_fu_310_p2                   |     +    |      0|  0|  23|          23|          23|
    |x_1_fu_252_p2                     |     +    |      0|  0|  23|           1|          16|
    |y_1_fu_322_p2                     |     +    |      0|  0|  23|           1|          16|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_241_p2        |   icmp   |      0|  0|  16|          32|          32|
    |exitcond_fu_258_p2                |   icmp   |      0|  0|   8|          16|          16|
    |icmp1_fu_434_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |icmp2_fu_481_p2                   |   icmp   |      0|  0|   1|           3|           1|
    |icmp_fu_428_p2                    |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_554_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_16_fu_463_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_511_p2                  |    or    |      0|  0|   2|           1|           1|
    |B_fu_517_p3                       |  select  |      0|  0|   8|           1|           8|
    |G_fu_469_p3                       |  select  |      0|  0|   8|           1|           8|
    |out_channels_ch1_d0               |  select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_455_p3               |  select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_503_p3               |  select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_547_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_271_p3              |  select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_263_p3                  |  select  |      0|  0|  16|           1|           1|
    |D_fu_336_p2                       |    xor   |      0|  0|   9|           8|           9|
    |E_fu_316_p2                       |    xor   |      0|  0|   9|           8|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 355|         240|         278|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |in_channels_ch1_blk_n    |   9|          2|    1|          2|
    |in_channels_ch2_blk_n    |   9|          2|    1|          2|
    |in_channels_ch3_blk_n    |   9|          2|    1|          2|
    |in_height_blk_n          |   9|          2|    1|          2|
    |in_width_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_202   |   9|          2|   32|         64|
    |x_phi_fu_217_p4          |   9|          2|   16|         32|
    |x_reg_213                |   9|          2|   16|         32|
    |y_phi_fu_228_p4          |   9|          2|   16|         32|
    |y_reg_224                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         31|  105|        213|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |B_reg_742                 |   8|   0|    8|          0|
    |D_reg_681                 |   8|   0|    8|          0|
    |E_reg_665                 |   8|   0|    8|          0|
    |G_reg_737                 |   8|   0|    8|          0|
    |U_reg_660                 |   8|   0|    8|          0|
    |Y_reg_655                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |bound_reg_615             |  32|   0|   32|          0|
    |exitcond_flatten_reg_620  |   1|   0|    1|          0|
    |height_reg_608            |  16|   0|   16|          0|
    |icmp_reg_731              |   1|   0|    1|          0|
    |indvar_flatten_reg_202    |  32|   0|   32|          0|
    |tmp_12_reg_688            |  17|   0|   17|          0|
    |tmp_13_reg_699            |  18|   0|   18|          0|
    |tmp_14_reg_705            |   2|   0|    2|          0|
    |tmp_17_reg_710            |  16|   0|   18|          2|
    |tmp_19_reg_715            |  19|   0|   19|          0|
    |tmp_1_reg_645             |  15|   0|   15|          0|
    |tmp_20_reg_720            |   3|   0|    3|          0|
    |tmp_5_reg_693             |  18|   0|   18|          0|
    |tmp_6_reg_725             |  18|   0|   18|          0|
    |tmp_mid2_v_reg_635        |  16|   0|   16|          0|
    |tmp_reg_640               |  13|   0|   13|          0|
    |tmp_s_reg_650             |  23|   0|   23|          0|
    |width_reg_602             |  16|   0|   16|          0|
    |x_reg_213                 |  16|   0|   16|          0|
    |y_mid2_reg_629            |  16|   0|   16|          0|
    |y_reg_224                 |  16|   0|   16|          0|
    |E_reg_665                 |  64|  32|    8|          0|
    |U_reg_660                 |  64|  32|    8|          0|
    |Y_reg_655                 |  64|  32|    8|          0|
    |exitcond_flatten_reg_620  |  64|  32|    1|          0|
    |tmp_s_reg_650             |  64|  32|   23|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 706| 160|  436|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |     in_width     |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |     in_width     |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |     in_width     |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |     in_height    |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |     in_height    |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
+---------------------------+-----+-----+------------+------------------+--------------+

