module Register_File_t;
	input [15:0]D_t;
	input reg[2:0]AA_t, BA_t, DA_t;
	input reg CLK_t, reset_t, L_t;
	output [15:0]R0_t, R1_t, R2_t, R3_t, R4_t, R5_t, R6_t, R7_t, A_t, B_t;
	
	Register_File dut(
	.D(D_t),
	.AA(AA_t),
	.BA(BA_t),
	.DA(DA_t),
	.CLK(CLK_t),
	.reset(reset_t),
	.L(L_t),
	.R0(R0_t),
	.R1(R1_t),
	.R2(R2_t),
	.R3(R3_t),
	.R4(R4_t),
	.R5(R5_t),
	.R6(R6_t),
	.R7(R7_t),
	.A(A_t),
	.B(A_t)
	);
	
	initial begin 
		CLK_t=0;
		reset_t=0;
		