/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:10 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_MPM_CPU_L2_H__
#define BCHP_MPM_CPU_L2_H__

/***************************************************************************
 *MPM_CPU_L2 - CPU L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MPM_CPU_L2_STATUS0                  0x01582100 /* [RO] MPM CPU Interrupt Status Register */
#define BCHP_MPM_CPU_L2_SET0                     0x01582104 /* [WO] MPM CPU Interrupt Set Register */
#define BCHP_MPM_CPU_L2_CLEAR0                   0x01582108 /* [WO] MPM CPU Interrupt Clear Register */
#define BCHP_MPM_CPU_L2_MASK_STATUS0             0x0158210c /* [RO] MPM CPU Interrupt Mask Status Register */
#define BCHP_MPM_CPU_L2_MASK_SET0                0x01582110 /* [WO] MPM CPU Interrupt Mask Set Register */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0              0x01582114 /* [WO] MPM CPU Interrupt Mask Clear Register */
#define BCHP_MPM_CPU_L2_UNUSED_STATUS1           0x01582118 /* [RO] Unused register */
#define BCHP_MPM_CPU_L2_UNUSED_SET1              0x0158211c /* [WO] Unused register */
#define BCHP_MPM_CPU_L2_UNUSED_CLEAR1            0x01582120 /* [WO] Unused register */
#define BCHP_MPM_CPU_L2_UNUSED_MASK_STATUS1      0x01582124 /* [RO] Unused register */
#define BCHP_MPM_CPU_L2_UNUSED_MASK_SET1         0x01582128 /* [WO] Unused register */
#define BCHP_MPM_CPU_L2_UNUSED_MASK_CLEAR1       0x0158212c /* [WO] Unused register */

/***************************************************************************
 *STATUS0 - MPM CPU Interrupt Status Register
 ***************************************************************************/
/* MPM_CPU_L2 :: STATUS0 :: reserved0 [31:24] */
#define BCHP_MPM_CPU_L2_STATUS0_reserved0_MASK                     0xff000000
#define BCHP_MPM_CPU_L2_STATUS0_reserved0_SHIFT                    24

/* MPM_CPU_L2 :: STATUS0 :: SW_INTR_5 [23:23] */
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_5_MASK                     0x00800000
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_5_SHIFT                    23
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_5_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: SW_INTR_4 [22:22] */
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_4_MASK                     0x00400000
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_4_SHIFT                    22
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_4_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: SW_INTR_3 [21:21] */
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_3_MASK                     0x00200000
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_3_SHIFT                    21
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_3_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: SW_INTR_2 [20:20] */
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_2_MASK                     0x00100000
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_2_SHIFT                    20
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_2_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: SW_INTR_1 [19:19] */
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_1_MASK                     0x00080000
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_1_SHIFT                    19
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_1_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: SW_INTR_0 [18:18] */
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_0_MASK                     0x00040000
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_0_SHIFT                    18
#define BCHP_MPM_CPU_L2_STATUS0_SW_INTR_0_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: STOP_REQUEST [17:17] */
#define BCHP_MPM_CPU_L2_STATUS0_STOP_REQUEST_MASK                  0x00020000
#define BCHP_MPM_CPU_L2_STATUS0_STOP_REQUEST_SHIFT                 17
#define BCHP_MPM_CPU_L2_STATUS0_STOP_REQUEST_DEFAULT               0x00000000

/* MPM_CPU_L2 :: STATUS0 :: TX_READY [16:16] */
#define BCHP_MPM_CPU_L2_STATUS0_TX_READY_MASK                      0x00010000
#define BCHP_MPM_CPU_L2_STATUS0_TX_READY_SHIFT                     16
#define BCHP_MPM_CPU_L2_STATUS0_TX_READY_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: STATUS0 :: UART_MS_INTR [15:15] */
#define BCHP_MPM_CPU_L2_STATUS0_UART_MS_INTR_MASK                  0x00008000
#define BCHP_MPM_CPU_L2_STATUS0_UART_MS_INTR_SHIFT                 15
#define BCHP_MPM_CPU_L2_STATUS0_UART_MS_INTR_DEFAULT               0x00000000

/* MPM_CPU_L2 :: STATUS0 :: UART_RX_INTR [14:14] */
#define BCHP_MPM_CPU_L2_STATUS0_UART_RX_INTR_MASK                  0x00004000
#define BCHP_MPM_CPU_L2_STATUS0_UART_RX_INTR_SHIFT                 14
#define BCHP_MPM_CPU_L2_STATUS0_UART_RX_INTR_DEFAULT               0x00000000

/* MPM_CPU_L2 :: STATUS0 :: UART_TX_INTR [13:13] */
#define BCHP_MPM_CPU_L2_STATUS0_UART_TX_INTR_MASK                  0x00002000
#define BCHP_MPM_CPU_L2_STATUS0_UART_TX_INTR_SHIFT                 13
#define BCHP_MPM_CPU_L2_STATUS0_UART_TX_INTR_DEFAULT               0x00000000

/* MPM_CPU_L2 :: STATUS0 :: UART_RT_INTR [12:12] */
#define BCHP_MPM_CPU_L2_STATUS0_UART_RT_INTR_MASK                  0x00001000
#define BCHP_MPM_CPU_L2_STATUS0_UART_RT_INTR_SHIFT                 12
#define BCHP_MPM_CPU_L2_STATUS0_UART_RT_INTR_DEFAULT               0x00000000

/* MPM_CPU_L2 :: STATUS0 :: UART_ERR_INTR [11:11] */
#define BCHP_MPM_CPU_L2_STATUS0_UART_ERR_INTR_MASK                 0x00000800
#define BCHP_MPM_CPU_L2_STATUS0_UART_ERR_INTR_SHIFT                11
#define BCHP_MPM_CPU_L2_STATUS0_UART_ERR_INTR_DEFAULT              0x00000000

/* MPM_CPU_L2 :: STATUS0 :: UART_INTR [10:10] */
#define BCHP_MPM_CPU_L2_STATUS0_UART_INTR_MASK                     0x00000400
#define BCHP_MPM_CPU_L2_STATUS0_UART_INTR_SHIFT                    10
#define BCHP_MPM_CPU_L2_STATUS0_UART_INTR_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: WDOG_INTR [09:09] */
#define BCHP_MPM_CPU_L2_STATUS0_WDOG_INTR_MASK                     0x00000200
#define BCHP_MPM_CPU_L2_STATUS0_WDOG_INTR_SHIFT                    9
#define BCHP_MPM_CPU_L2_STATUS0_WDOG_INTR_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: STATUS0 :: HOST_CLEARED_INTR [08:08] */
#define BCHP_MPM_CPU_L2_STATUS0_HOST_CLEARED_INTR_MASK             0x00000100
#define BCHP_MPM_CPU_L2_STATUS0_HOST_CLEARED_INTR_SHIFT            8
#define BCHP_MPM_CPU_L2_STATUS0_HOST_CLEARED_INTR_DEFAULT          0x00000000

/* MPM_CPU_L2 :: STATUS0 :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_CPU_L2_STATUS0_A2R_BAD_SIZE_INTR_MASK             0x00000080
#define BCHP_MPM_CPU_L2_STATUS0_A2R_BAD_SIZE_INTR_SHIFT            7
#define BCHP_MPM_CPU_L2_STATUS0_A2R_BAD_SIZE_INTR_DEFAULT          0x00000000

/* MPM_CPU_L2 :: STATUS0 :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_CPU_L2_STATUS0_A2R_TIMEOUT_INTR_MASK              0x00000040
#define BCHP_MPM_CPU_L2_STATUS0_A2R_TIMEOUT_INTR_SHIFT             6
#define BCHP_MPM_CPU_L2_STATUS0_A2R_TIMEOUT_INTR_DEFAULT           0x00000000

/* MPM_CPU_L2 :: STATUS0 :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_CPU_L2_STATUS0_MSPI_INTR_1_MASK                   0x00000020
#define BCHP_MPM_CPU_L2_STATUS0_MSPI_INTR_1_SHIFT                  5
#define BCHP_MPM_CPU_L2_STATUS0_MSPI_INTR_1_DEFAULT                0x00000000

/* MPM_CPU_L2 :: STATUS0 :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_CPU_L2_STATUS0_MSPI_INTR_0_MASK                   0x00000010
#define BCHP_MPM_CPU_L2_STATUS0_MSPI_INTR_0_SHIFT                  4
#define BCHP_MPM_CPU_L2_STATUS0_MSPI_INTR_0_DEFAULT                0x00000000

/* MPM_CPU_L2 :: STATUS0 :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE3_MASK               0x00000008
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE3_SHIFT              3
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE3_DEFAULT            0x00000000

/* MPM_CPU_L2 :: STATUS0 :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE2_MASK               0x00000004
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE2_SHIFT              2
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE2_DEFAULT            0x00000000

/* MPM_CPU_L2 :: STATUS0 :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE1_MASK               0x00000002
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE1_SHIFT              1
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE1_DEFAULT            0x00000000

/* MPM_CPU_L2 :: STATUS0 :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE0_MASK               0x00000001
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE0_SHIFT              0
#define BCHP_MPM_CPU_L2_STATUS0_MPM_INTR_SPARE0_DEFAULT            0x00000000

/***************************************************************************
 *SET0 - MPM CPU Interrupt Set Register
 ***************************************************************************/
/* MPM_CPU_L2 :: SET0 :: reserved0 [31:24] */
#define BCHP_MPM_CPU_L2_SET0_reserved0_MASK                        0xff000000
#define BCHP_MPM_CPU_L2_SET0_reserved0_SHIFT                       24

/* MPM_CPU_L2 :: SET0 :: SW_INTR_5 [23:23] */
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_5_MASK                        0x00800000
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_5_SHIFT                       23
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_5_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: SW_INTR_4 [22:22] */
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_4_MASK                        0x00400000
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_4_SHIFT                       22
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_4_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: SW_INTR_3 [21:21] */
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_3_MASK                        0x00200000
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_3_SHIFT                       21
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_3_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: SW_INTR_2 [20:20] */
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_2_MASK                        0x00100000
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_2_SHIFT                       20
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_2_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: SW_INTR_1 [19:19] */
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_1_MASK                        0x00080000
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_1_SHIFT                       19
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_1_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: SW_INTR_0 [18:18] */
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_0_MASK                        0x00040000
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_0_SHIFT                       18
#define BCHP_MPM_CPU_L2_SET0_SW_INTR_0_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: STOP_REQUEST [17:17] */
#define BCHP_MPM_CPU_L2_SET0_STOP_REQUEST_MASK                     0x00020000
#define BCHP_MPM_CPU_L2_SET0_STOP_REQUEST_SHIFT                    17
#define BCHP_MPM_CPU_L2_SET0_STOP_REQUEST_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: SET0 :: TX_READY [16:16] */
#define BCHP_MPM_CPU_L2_SET0_TX_READY_MASK                         0x00010000
#define BCHP_MPM_CPU_L2_SET0_TX_READY_SHIFT                        16
#define BCHP_MPM_CPU_L2_SET0_TX_READY_DEFAULT                      0x00000000

/* MPM_CPU_L2 :: SET0 :: UART_MS_INTR [15:15] */
#define BCHP_MPM_CPU_L2_SET0_UART_MS_INTR_MASK                     0x00008000
#define BCHP_MPM_CPU_L2_SET0_UART_MS_INTR_SHIFT                    15
#define BCHP_MPM_CPU_L2_SET0_UART_MS_INTR_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: SET0 :: UART_RX_INTR [14:14] */
#define BCHP_MPM_CPU_L2_SET0_UART_RX_INTR_MASK                     0x00004000
#define BCHP_MPM_CPU_L2_SET0_UART_RX_INTR_SHIFT                    14
#define BCHP_MPM_CPU_L2_SET0_UART_RX_INTR_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: SET0 :: UART_TX_INTR [13:13] */
#define BCHP_MPM_CPU_L2_SET0_UART_TX_INTR_MASK                     0x00002000
#define BCHP_MPM_CPU_L2_SET0_UART_TX_INTR_SHIFT                    13
#define BCHP_MPM_CPU_L2_SET0_UART_TX_INTR_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: SET0 :: UART_RT_INTR [12:12] */
#define BCHP_MPM_CPU_L2_SET0_UART_RT_INTR_MASK                     0x00001000
#define BCHP_MPM_CPU_L2_SET0_UART_RT_INTR_SHIFT                    12
#define BCHP_MPM_CPU_L2_SET0_UART_RT_INTR_DEFAULT                  0x00000000

/* MPM_CPU_L2 :: SET0 :: UART_ERR_INTR [11:11] */
#define BCHP_MPM_CPU_L2_SET0_UART_ERR_INTR_MASK                    0x00000800
#define BCHP_MPM_CPU_L2_SET0_UART_ERR_INTR_SHIFT                   11
#define BCHP_MPM_CPU_L2_SET0_UART_ERR_INTR_DEFAULT                 0x00000000

/* MPM_CPU_L2 :: SET0 :: UART_INTR [10:10] */
#define BCHP_MPM_CPU_L2_SET0_UART_INTR_MASK                        0x00000400
#define BCHP_MPM_CPU_L2_SET0_UART_INTR_SHIFT                       10
#define BCHP_MPM_CPU_L2_SET0_UART_INTR_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: WDOG_INTR [09:09] */
#define BCHP_MPM_CPU_L2_SET0_WDOG_INTR_MASK                        0x00000200
#define BCHP_MPM_CPU_L2_SET0_WDOG_INTR_SHIFT                       9
#define BCHP_MPM_CPU_L2_SET0_WDOG_INTR_DEFAULT                     0x00000000

/* MPM_CPU_L2 :: SET0 :: HOST_CLEARED_INTR [08:08] */
#define BCHP_MPM_CPU_L2_SET0_HOST_CLEARED_INTR_MASK                0x00000100
#define BCHP_MPM_CPU_L2_SET0_HOST_CLEARED_INTR_SHIFT               8
#define BCHP_MPM_CPU_L2_SET0_HOST_CLEARED_INTR_DEFAULT             0x00000000

/* MPM_CPU_L2 :: SET0 :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_CPU_L2_SET0_A2R_BAD_SIZE_INTR_MASK                0x00000080
#define BCHP_MPM_CPU_L2_SET0_A2R_BAD_SIZE_INTR_SHIFT               7
#define BCHP_MPM_CPU_L2_SET0_A2R_BAD_SIZE_INTR_DEFAULT             0x00000000

/* MPM_CPU_L2 :: SET0 :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_CPU_L2_SET0_A2R_TIMEOUT_INTR_MASK                 0x00000040
#define BCHP_MPM_CPU_L2_SET0_A2R_TIMEOUT_INTR_SHIFT                6
#define BCHP_MPM_CPU_L2_SET0_A2R_TIMEOUT_INTR_DEFAULT              0x00000000

/* MPM_CPU_L2 :: SET0 :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_CPU_L2_SET0_MSPI_INTR_1_MASK                      0x00000020
#define BCHP_MPM_CPU_L2_SET0_MSPI_INTR_1_SHIFT                     5
#define BCHP_MPM_CPU_L2_SET0_MSPI_INTR_1_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: SET0 :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_CPU_L2_SET0_MSPI_INTR_0_MASK                      0x00000010
#define BCHP_MPM_CPU_L2_SET0_MSPI_INTR_0_SHIFT                     4
#define BCHP_MPM_CPU_L2_SET0_MSPI_INTR_0_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: SET0 :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE3_MASK                  0x00000008
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE3_SHIFT                 3
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE3_DEFAULT               0x00000000

/* MPM_CPU_L2 :: SET0 :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE2_MASK                  0x00000004
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE2_SHIFT                 2
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE2_DEFAULT               0x00000000

/* MPM_CPU_L2 :: SET0 :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE1_MASK                  0x00000002
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE1_SHIFT                 1
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE1_DEFAULT               0x00000000

/* MPM_CPU_L2 :: SET0 :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE0_MASK                  0x00000001
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE0_SHIFT                 0
#define BCHP_MPM_CPU_L2_SET0_MPM_INTR_SPARE0_DEFAULT               0x00000000

/***************************************************************************
 *CLEAR0 - MPM CPU Interrupt Clear Register
 ***************************************************************************/
/* MPM_CPU_L2 :: CLEAR0 :: reserved0 [31:24] */
#define BCHP_MPM_CPU_L2_CLEAR0_reserved0_MASK                      0xff000000
#define BCHP_MPM_CPU_L2_CLEAR0_reserved0_SHIFT                     24

/* MPM_CPU_L2 :: CLEAR0 :: SW_INTR_5 [23:23] */
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_5_MASK                      0x00800000
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_5_SHIFT                     23
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_5_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: SW_INTR_4 [22:22] */
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_4_MASK                      0x00400000
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_4_SHIFT                     22
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_4_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: SW_INTR_3 [21:21] */
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_3_MASK                      0x00200000
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_3_SHIFT                     21
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_3_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: SW_INTR_2 [20:20] */
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_2_MASK                      0x00100000
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_2_SHIFT                     20
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_2_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: SW_INTR_1 [19:19] */
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_1_MASK                      0x00080000
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_1_SHIFT                     19
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_1_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: SW_INTR_0 [18:18] */
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_0_MASK                      0x00040000
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_0_SHIFT                     18
#define BCHP_MPM_CPU_L2_CLEAR0_SW_INTR_0_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: STOP_REQUEST [17:17] */
#define BCHP_MPM_CPU_L2_CLEAR0_STOP_REQUEST_MASK                   0x00020000
#define BCHP_MPM_CPU_L2_CLEAR0_STOP_REQUEST_SHIFT                  17
#define BCHP_MPM_CPU_L2_CLEAR0_STOP_REQUEST_DEFAULT                0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: TX_READY [16:16] */
#define BCHP_MPM_CPU_L2_CLEAR0_TX_READY_MASK                       0x00010000
#define BCHP_MPM_CPU_L2_CLEAR0_TX_READY_SHIFT                      16
#define BCHP_MPM_CPU_L2_CLEAR0_TX_READY_DEFAULT                    0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: UART_MS_INTR [15:15] */
#define BCHP_MPM_CPU_L2_CLEAR0_UART_MS_INTR_MASK                   0x00008000
#define BCHP_MPM_CPU_L2_CLEAR0_UART_MS_INTR_SHIFT                  15
#define BCHP_MPM_CPU_L2_CLEAR0_UART_MS_INTR_DEFAULT                0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: UART_RX_INTR [14:14] */
#define BCHP_MPM_CPU_L2_CLEAR0_UART_RX_INTR_MASK                   0x00004000
#define BCHP_MPM_CPU_L2_CLEAR0_UART_RX_INTR_SHIFT                  14
#define BCHP_MPM_CPU_L2_CLEAR0_UART_RX_INTR_DEFAULT                0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: UART_TX_INTR [13:13] */
#define BCHP_MPM_CPU_L2_CLEAR0_UART_TX_INTR_MASK                   0x00002000
#define BCHP_MPM_CPU_L2_CLEAR0_UART_TX_INTR_SHIFT                  13
#define BCHP_MPM_CPU_L2_CLEAR0_UART_TX_INTR_DEFAULT                0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: UART_RT_INTR [12:12] */
#define BCHP_MPM_CPU_L2_CLEAR0_UART_RT_INTR_MASK                   0x00001000
#define BCHP_MPM_CPU_L2_CLEAR0_UART_RT_INTR_SHIFT                  12
#define BCHP_MPM_CPU_L2_CLEAR0_UART_RT_INTR_DEFAULT                0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: UART_ERR_INTR [11:11] */
#define BCHP_MPM_CPU_L2_CLEAR0_UART_ERR_INTR_MASK                  0x00000800
#define BCHP_MPM_CPU_L2_CLEAR0_UART_ERR_INTR_SHIFT                 11
#define BCHP_MPM_CPU_L2_CLEAR0_UART_ERR_INTR_DEFAULT               0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: UART_INTR [10:10] */
#define BCHP_MPM_CPU_L2_CLEAR0_UART_INTR_MASK                      0x00000400
#define BCHP_MPM_CPU_L2_CLEAR0_UART_INTR_SHIFT                     10
#define BCHP_MPM_CPU_L2_CLEAR0_UART_INTR_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: WDOG_INTR [09:09] */
#define BCHP_MPM_CPU_L2_CLEAR0_WDOG_INTR_MASK                      0x00000200
#define BCHP_MPM_CPU_L2_CLEAR0_WDOG_INTR_SHIFT                     9
#define BCHP_MPM_CPU_L2_CLEAR0_WDOG_INTR_DEFAULT                   0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: HOST_CLEARED_INTR [08:08] */
#define BCHP_MPM_CPU_L2_CLEAR0_HOST_CLEARED_INTR_MASK              0x00000100
#define BCHP_MPM_CPU_L2_CLEAR0_HOST_CLEARED_INTR_SHIFT             8
#define BCHP_MPM_CPU_L2_CLEAR0_HOST_CLEARED_INTR_DEFAULT           0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_CPU_L2_CLEAR0_A2R_BAD_SIZE_INTR_MASK              0x00000080
#define BCHP_MPM_CPU_L2_CLEAR0_A2R_BAD_SIZE_INTR_SHIFT             7
#define BCHP_MPM_CPU_L2_CLEAR0_A2R_BAD_SIZE_INTR_DEFAULT           0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_CPU_L2_CLEAR0_A2R_TIMEOUT_INTR_MASK               0x00000040
#define BCHP_MPM_CPU_L2_CLEAR0_A2R_TIMEOUT_INTR_SHIFT              6
#define BCHP_MPM_CPU_L2_CLEAR0_A2R_TIMEOUT_INTR_DEFAULT            0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_CPU_L2_CLEAR0_MSPI_INTR_1_MASK                    0x00000020
#define BCHP_MPM_CPU_L2_CLEAR0_MSPI_INTR_1_SHIFT                   5
#define BCHP_MPM_CPU_L2_CLEAR0_MSPI_INTR_1_DEFAULT                 0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_CPU_L2_CLEAR0_MSPI_INTR_0_MASK                    0x00000010
#define BCHP_MPM_CPU_L2_CLEAR0_MSPI_INTR_0_SHIFT                   4
#define BCHP_MPM_CPU_L2_CLEAR0_MSPI_INTR_0_DEFAULT                 0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE3_MASK                0x00000008
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE3_SHIFT               3
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE3_DEFAULT             0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE2_MASK                0x00000004
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE2_SHIFT               2
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE2_DEFAULT             0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE1_MASK                0x00000002
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE1_SHIFT               1
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE1_DEFAULT             0x00000000

/* MPM_CPU_L2 :: CLEAR0 :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE0_MASK                0x00000001
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE0_SHIFT               0
#define BCHP_MPM_CPU_L2_CLEAR0_MPM_INTR_SPARE0_DEFAULT             0x00000000

/***************************************************************************
 *MASK_STATUS0 - MPM CPU Interrupt Mask Status Register
 ***************************************************************************/
/* MPM_CPU_L2 :: MASK_STATUS0 :: reserved0 [31:24] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_reserved0_MASK                0xff000000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_reserved0_SHIFT               24

/* MPM_CPU_L2 :: MASK_STATUS0 :: SW_INTR_5 [23:23] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_5_MASK                0x00800000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_5_SHIFT               23
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_5_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: SW_INTR_4 [22:22] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_4_MASK                0x00400000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_4_SHIFT               22
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_4_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: SW_INTR_3 [21:21] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_3_MASK                0x00200000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_3_SHIFT               21
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_3_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: SW_INTR_2 [20:20] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_2_MASK                0x00100000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_2_SHIFT               20
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_2_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: SW_INTR_1 [19:19] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_1_MASK                0x00080000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_1_SHIFT               19
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_1_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: SW_INTR_0 [18:18] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_0_MASK                0x00040000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_0_SHIFT               18
#define BCHP_MPM_CPU_L2_MASK_STATUS0_SW_INTR_0_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: STOP_REQUEST [17:17] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_STOP_REQUEST_MASK             0x00020000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_STOP_REQUEST_SHIFT            17
#define BCHP_MPM_CPU_L2_MASK_STATUS0_STOP_REQUEST_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: TX_READY [16:16] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_TX_READY_MASK                 0x00010000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_TX_READY_SHIFT                16
#define BCHP_MPM_CPU_L2_MASK_STATUS0_TX_READY_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: UART_MS_INTR [15:15] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_MS_INTR_MASK             0x00008000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_MS_INTR_SHIFT            15
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_MS_INTR_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: UART_RX_INTR [14:14] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_RX_INTR_MASK             0x00004000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_RX_INTR_SHIFT            14
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_RX_INTR_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: UART_TX_INTR [13:13] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_TX_INTR_MASK             0x00002000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_TX_INTR_SHIFT            13
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_TX_INTR_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: UART_RT_INTR [12:12] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_RT_INTR_MASK             0x00001000
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_RT_INTR_SHIFT            12
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_RT_INTR_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: UART_ERR_INTR [11:11] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_ERR_INTR_MASK            0x00000800
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_ERR_INTR_SHIFT           11
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_ERR_INTR_DEFAULT         0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: UART_INTR [10:10] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_INTR_MASK                0x00000400
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_INTR_SHIFT               10
#define BCHP_MPM_CPU_L2_MASK_STATUS0_UART_INTR_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: WDOG_INTR [09:09] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_WDOG_INTR_MASK                0x00000200
#define BCHP_MPM_CPU_L2_MASK_STATUS0_WDOG_INTR_SHIFT               9
#define BCHP_MPM_CPU_L2_MASK_STATUS0_WDOG_INTR_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: HOST_CLEARED_INTR [08:08] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_HOST_CLEARED_INTR_MASK        0x00000100
#define BCHP_MPM_CPU_L2_MASK_STATUS0_HOST_CLEARED_INTR_SHIFT       8
#define BCHP_MPM_CPU_L2_MASK_STATUS0_HOST_CLEARED_INTR_DEFAULT     0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_A2R_BAD_SIZE_INTR_MASK        0x00000080
#define BCHP_MPM_CPU_L2_MASK_STATUS0_A2R_BAD_SIZE_INTR_SHIFT       7
#define BCHP_MPM_CPU_L2_MASK_STATUS0_A2R_BAD_SIZE_INTR_DEFAULT     0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_A2R_TIMEOUT_INTR_MASK         0x00000040
#define BCHP_MPM_CPU_L2_MASK_STATUS0_A2R_TIMEOUT_INTR_SHIFT        6
#define BCHP_MPM_CPU_L2_MASK_STATUS0_A2R_TIMEOUT_INTR_DEFAULT      0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MSPI_INTR_1_MASK              0x00000020
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MSPI_INTR_1_SHIFT             5
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MSPI_INTR_1_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MSPI_INTR_0_MASK              0x00000010
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MSPI_INTR_0_SHIFT             4
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MSPI_INTR_0_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE3_MASK          0x00000008
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE3_SHIFT         3
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE3_DEFAULT       0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE2_MASK          0x00000004
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE2_SHIFT         2
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE2_DEFAULT       0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE1_MASK          0x00000002
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE1_SHIFT         1
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE1_DEFAULT       0x00000001

/* MPM_CPU_L2 :: MASK_STATUS0 :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE0_MASK          0x00000001
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE0_SHIFT         0
#define BCHP_MPM_CPU_L2_MASK_STATUS0_MPM_INTR_SPARE0_DEFAULT       0x00000001

/***************************************************************************
 *MASK_SET0 - MPM CPU Interrupt Mask Set Register
 ***************************************************************************/
/* MPM_CPU_L2 :: MASK_SET0 :: reserved0 [31:24] */
#define BCHP_MPM_CPU_L2_MASK_SET0_reserved0_MASK                   0xff000000
#define BCHP_MPM_CPU_L2_MASK_SET0_reserved0_SHIFT                  24

/* MPM_CPU_L2 :: MASK_SET0 :: SW_INTR_5 [23:23] */
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_5_MASK                   0x00800000
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_5_SHIFT                  23
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_5_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: SW_INTR_4 [22:22] */
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_4_MASK                   0x00400000
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_4_SHIFT                  22
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_4_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: SW_INTR_3 [21:21] */
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_3_MASK                   0x00200000
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_3_SHIFT                  21
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_3_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: SW_INTR_2 [20:20] */
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_2_MASK                   0x00100000
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_2_SHIFT                  20
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_2_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: SW_INTR_1 [19:19] */
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_1_MASK                   0x00080000
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_1_SHIFT                  19
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_1_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: SW_INTR_0 [18:18] */
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_0_MASK                   0x00040000
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_0_SHIFT                  18
#define BCHP_MPM_CPU_L2_MASK_SET0_SW_INTR_0_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: STOP_REQUEST [17:17] */
#define BCHP_MPM_CPU_L2_MASK_SET0_STOP_REQUEST_MASK                0x00020000
#define BCHP_MPM_CPU_L2_MASK_SET0_STOP_REQUEST_SHIFT               17
#define BCHP_MPM_CPU_L2_MASK_SET0_STOP_REQUEST_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: TX_READY [16:16] */
#define BCHP_MPM_CPU_L2_MASK_SET0_TX_READY_MASK                    0x00010000
#define BCHP_MPM_CPU_L2_MASK_SET0_TX_READY_SHIFT                   16
#define BCHP_MPM_CPU_L2_MASK_SET0_TX_READY_DEFAULT                 0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: UART_MS_INTR [15:15] */
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_MS_INTR_MASK                0x00008000
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_MS_INTR_SHIFT               15
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_MS_INTR_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: UART_RX_INTR [14:14] */
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_RX_INTR_MASK                0x00004000
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_RX_INTR_SHIFT               14
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_RX_INTR_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: UART_TX_INTR [13:13] */
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_TX_INTR_MASK                0x00002000
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_TX_INTR_SHIFT               13
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_TX_INTR_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: UART_RT_INTR [12:12] */
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_RT_INTR_MASK                0x00001000
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_RT_INTR_SHIFT               12
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_RT_INTR_DEFAULT             0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: UART_ERR_INTR [11:11] */
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_ERR_INTR_MASK               0x00000800
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_ERR_INTR_SHIFT              11
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_ERR_INTR_DEFAULT            0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: UART_INTR [10:10] */
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_INTR_MASK                   0x00000400
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_INTR_SHIFT                  10
#define BCHP_MPM_CPU_L2_MASK_SET0_UART_INTR_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: WDOG_INTR [09:09] */
#define BCHP_MPM_CPU_L2_MASK_SET0_WDOG_INTR_MASK                   0x00000200
#define BCHP_MPM_CPU_L2_MASK_SET0_WDOG_INTR_SHIFT                  9
#define BCHP_MPM_CPU_L2_MASK_SET0_WDOG_INTR_DEFAULT                0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: HOST_CLEARED_INTR [08:08] */
#define BCHP_MPM_CPU_L2_MASK_SET0_HOST_CLEARED_INTR_MASK           0x00000100
#define BCHP_MPM_CPU_L2_MASK_SET0_HOST_CLEARED_INTR_SHIFT          8
#define BCHP_MPM_CPU_L2_MASK_SET0_HOST_CLEARED_INTR_DEFAULT        0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_CPU_L2_MASK_SET0_A2R_BAD_SIZE_INTR_MASK           0x00000080
#define BCHP_MPM_CPU_L2_MASK_SET0_A2R_BAD_SIZE_INTR_SHIFT          7
#define BCHP_MPM_CPU_L2_MASK_SET0_A2R_BAD_SIZE_INTR_DEFAULT        0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_CPU_L2_MASK_SET0_A2R_TIMEOUT_INTR_MASK            0x00000040
#define BCHP_MPM_CPU_L2_MASK_SET0_A2R_TIMEOUT_INTR_SHIFT           6
#define BCHP_MPM_CPU_L2_MASK_SET0_A2R_TIMEOUT_INTR_DEFAULT         0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_CPU_L2_MASK_SET0_MSPI_INTR_1_MASK                 0x00000020
#define BCHP_MPM_CPU_L2_MASK_SET0_MSPI_INTR_1_SHIFT                5
#define BCHP_MPM_CPU_L2_MASK_SET0_MSPI_INTR_1_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_CPU_L2_MASK_SET0_MSPI_INTR_0_MASK                 0x00000010
#define BCHP_MPM_CPU_L2_MASK_SET0_MSPI_INTR_0_SHIFT                4
#define BCHP_MPM_CPU_L2_MASK_SET0_MSPI_INTR_0_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE3_MASK             0x00000008
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE3_SHIFT            3
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE3_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE2_MASK             0x00000004
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE2_SHIFT            2
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE2_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE1_MASK             0x00000002
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE1_SHIFT            1
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE1_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_SET0 :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE0_MASK             0x00000001
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE0_SHIFT            0
#define BCHP_MPM_CPU_L2_MASK_SET0_MPM_INTR_SPARE0_DEFAULT          0x00000001

/***************************************************************************
 *MASK_CLEAR0 - MPM CPU Interrupt Mask Clear Register
 ***************************************************************************/
/* MPM_CPU_L2 :: MASK_CLEAR0 :: reserved0 [31:24] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_reserved0_MASK                 0xff000000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_reserved0_SHIFT                24

/* MPM_CPU_L2 :: MASK_CLEAR0 :: SW_INTR_5 [23:23] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_5_MASK                 0x00800000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_5_SHIFT                23
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_5_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: SW_INTR_4 [22:22] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_4_MASK                 0x00400000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_4_SHIFT                22
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_4_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: SW_INTR_3 [21:21] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_3_MASK                 0x00200000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_3_SHIFT                21
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_3_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: SW_INTR_2 [20:20] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_2_MASK                 0x00100000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_2_SHIFT                20
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_2_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: SW_INTR_1 [19:19] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_1_MASK                 0x00080000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_1_SHIFT                19
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_1_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: SW_INTR_0 [18:18] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_0_MASK                 0x00040000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_0_SHIFT                18
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_SW_INTR_0_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: STOP_REQUEST [17:17] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_STOP_REQUEST_MASK              0x00020000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_STOP_REQUEST_SHIFT             17
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_STOP_REQUEST_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: TX_READY [16:16] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_TX_READY_MASK                  0x00010000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_TX_READY_SHIFT                 16
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_TX_READY_DEFAULT               0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: UART_MS_INTR [15:15] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_MS_INTR_MASK              0x00008000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_MS_INTR_SHIFT             15
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_MS_INTR_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: UART_RX_INTR [14:14] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_RX_INTR_MASK              0x00004000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_RX_INTR_SHIFT             14
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_RX_INTR_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: UART_TX_INTR [13:13] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_TX_INTR_MASK              0x00002000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_TX_INTR_SHIFT             13
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_TX_INTR_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: UART_RT_INTR [12:12] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_RT_INTR_MASK              0x00001000
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_RT_INTR_SHIFT             12
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_RT_INTR_DEFAULT           0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: UART_ERR_INTR [11:11] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_MASK             0x00000800
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_SHIFT            11
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_DEFAULT          0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: UART_INTR [10:10] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_INTR_MASK                 0x00000400
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_INTR_SHIFT                10
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_UART_INTR_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: WDOG_INTR [09:09] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_WDOG_INTR_MASK                 0x00000200
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_WDOG_INTR_SHIFT                9
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_WDOG_INTR_DEFAULT              0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: HOST_CLEARED_INTR [08:08] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_HOST_CLEARED_INTR_MASK         0x00000100
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_HOST_CLEARED_INTR_SHIFT        8
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_HOST_CLEARED_INTR_DEFAULT      0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_A2R_BAD_SIZE_INTR_MASK         0x00000080
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_A2R_BAD_SIZE_INTR_SHIFT        7
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_A2R_BAD_SIZE_INTR_DEFAULT      0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_A2R_TIMEOUT_INTR_MASK          0x00000040
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_A2R_TIMEOUT_INTR_SHIFT         6
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_A2R_TIMEOUT_INTR_DEFAULT       0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MSPI_INTR_1_MASK               0x00000020
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MSPI_INTR_1_SHIFT              5
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MSPI_INTR_1_DEFAULT            0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MSPI_INTR_0_MASK               0x00000010
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MSPI_INTR_0_SHIFT              4
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MSPI_INTR_0_DEFAULT            0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE3_MASK           0x00000008
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE3_SHIFT          3
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE3_DEFAULT        0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE2_MASK           0x00000004
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE2_SHIFT          2
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE2_DEFAULT        0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE1_MASK           0x00000002
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE1_SHIFT          1
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE1_DEFAULT        0x00000001

/* MPM_CPU_L2 :: MASK_CLEAR0 :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE0_MASK           0x00000001
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE0_SHIFT          0
#define BCHP_MPM_CPU_L2_MASK_CLEAR0_MPM_INTR_SPARE0_DEFAULT        0x00000001

/***************************************************************************
 *UNUSED_STATUS1 - Unused register
 ***************************************************************************/
/* MPM_CPU_L2 :: UNUSED_STATUS1 :: reserved0 [31:00] */
#define BCHP_MPM_CPU_L2_UNUSED_STATUS1_reserved0_MASK              0xffffffff
#define BCHP_MPM_CPU_L2_UNUSED_STATUS1_reserved0_SHIFT             0

/***************************************************************************
 *UNUSED_SET1 - Unused register
 ***************************************************************************/
/* MPM_CPU_L2 :: UNUSED_SET1 :: reserved0 [31:00] */
#define BCHP_MPM_CPU_L2_UNUSED_SET1_reserved0_MASK                 0xffffffff
#define BCHP_MPM_CPU_L2_UNUSED_SET1_reserved0_SHIFT                0

/***************************************************************************
 *UNUSED_CLEAR1 - Unused register
 ***************************************************************************/
/* MPM_CPU_L2 :: UNUSED_CLEAR1 :: reserved0 [31:00] */
#define BCHP_MPM_CPU_L2_UNUSED_CLEAR1_reserved0_MASK               0xffffffff
#define BCHP_MPM_CPU_L2_UNUSED_CLEAR1_reserved0_SHIFT              0

/***************************************************************************
 *UNUSED_MASK_STATUS1 - Unused register
 ***************************************************************************/
/* MPM_CPU_L2 :: UNUSED_MASK_STATUS1 :: reserved0 [31:00] */
#define BCHP_MPM_CPU_L2_UNUSED_MASK_STATUS1_reserved0_MASK         0xffffffff
#define BCHP_MPM_CPU_L2_UNUSED_MASK_STATUS1_reserved0_SHIFT        0

/***************************************************************************
 *UNUSED_MASK_SET1 - Unused register
 ***************************************************************************/
/* MPM_CPU_L2 :: UNUSED_MASK_SET1 :: reserved0 [31:00] */
#define BCHP_MPM_CPU_L2_UNUSED_MASK_SET1_reserved0_MASK            0xffffffff
#define BCHP_MPM_CPU_L2_UNUSED_MASK_SET1_reserved0_SHIFT           0

/***************************************************************************
 *UNUSED_MASK_CLEAR1 - Unused register
 ***************************************************************************/
/* MPM_CPU_L2 :: UNUSED_MASK_CLEAR1 :: reserved0 [31:00] */
#define BCHP_MPM_CPU_L2_UNUSED_MASK_CLEAR1_reserved0_MASK          0xffffffff
#define BCHP_MPM_CPU_L2_UNUSED_MASK_CLEAR1_reserved0_SHIFT         0

#endif /* #ifndef BCHP_MPM_CPU_L2_H__ */

/* End of File */
