uint32_t cik_sdma_get_rptr(struct radeon_device *rdev,\r\nstruct radeon_ring *ring)\r\n{\r\nu32 rptr, reg;\r\nif (rdev->wb.enabled) {\r\nrptr = rdev->wb.wb[ring->rptr_offs/4];\r\n} else {\r\nif (ring->idx == R600_RING_TYPE_DMA_INDEX)\r\nreg = SDMA0_GFX_RB_RPTR + SDMA0_REGISTER_OFFSET;\r\nelse\r\nreg = SDMA0_GFX_RB_RPTR + SDMA1_REGISTER_OFFSET;\r\nrptr = RREG32(reg);\r\n}\r\nreturn (rptr & 0x3fffc) >> 2;\r\n}\r\nuint32_t cik_sdma_get_wptr(struct radeon_device *rdev,\r\nstruct radeon_ring *ring)\r\n{\r\nu32 reg;\r\nif (ring->idx == R600_RING_TYPE_DMA_INDEX)\r\nreg = SDMA0_GFX_RB_WPTR + SDMA0_REGISTER_OFFSET;\r\nelse\r\nreg = SDMA0_GFX_RB_WPTR + SDMA1_REGISTER_OFFSET;\r\nreturn (RREG32(reg) & 0x3fffc) >> 2;\r\n}\r\nvoid cik_sdma_set_wptr(struct radeon_device *rdev,\r\nstruct radeon_ring *ring)\r\n{\r\nu32 reg;\r\nif (ring->idx == R600_RING_TYPE_DMA_INDEX)\r\nreg = SDMA0_GFX_RB_WPTR + SDMA0_REGISTER_OFFSET;\r\nelse\r\nreg = SDMA0_GFX_RB_WPTR + SDMA1_REGISTER_OFFSET;\r\nWREG32(reg, (ring->wptr << 2) & 0x3fffc);\r\n(void)RREG32(reg);\r\n}\r\nvoid cik_sdma_ring_ib_execute(struct radeon_device *rdev,\r\nstruct radeon_ib *ib)\r\n{\r\nstruct radeon_ring *ring = &rdev->ring[ib->ring];\r\nu32 extra_bits = (ib->vm ? ib->vm->ids[ib->ring].id : 0) & 0xf;\r\nif (rdev->wb.enabled) {\r\nu32 next_rptr = ring->wptr + 5;\r\nwhile ((next_rptr & 7) != 4)\r\nnext_rptr++;\r\nnext_rptr += 4;\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0));\r\nradeon_ring_write(ring, ring->next_rptr_gpu_addr & 0xfffffffc);\r\nradeon_ring_write(ring, upper_32_bits(ring->next_rptr_gpu_addr));\r\nradeon_ring_write(ring, 1);\r\nradeon_ring_write(ring, next_rptr);\r\n}\r\nwhile ((ring->wptr & 7) != 4)\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0));\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_INDIRECT_BUFFER, 0, extra_bits));\r\nradeon_ring_write(ring, ib->gpu_addr & 0xffffffe0);\r\nradeon_ring_write(ring, upper_32_bits(ib->gpu_addr));\r\nradeon_ring_write(ring, ib->length_dw);\r\n}\r\nstatic void cik_sdma_hdp_flush_ring_emit(struct radeon_device *rdev,\r\nint ridx)\r\n{\r\nstruct radeon_ring *ring = &rdev->ring[ridx];\r\nu32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(1) |\r\nSDMA_POLL_REG_MEM_EXTRA_FUNC(3));\r\nu32 ref_and_mask;\r\nif (ridx == R600_RING_TYPE_DMA_INDEX)\r\nref_and_mask = SDMA0;\r\nelse\r\nref_and_mask = SDMA1;\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits));\r\nradeon_ring_write(ring, GPU_HDP_FLUSH_DONE);\r\nradeon_ring_write(ring, GPU_HDP_FLUSH_REQ);\r\nradeon_ring_write(ring, ref_and_mask);\r\nradeon_ring_write(ring, ref_and_mask);\r\nradeon_ring_write(ring, (0xfff << 16) | 10);\r\n}\r\nvoid cik_sdma_fence_ring_emit(struct radeon_device *rdev,\r\nstruct radeon_fence *fence)\r\n{\r\nstruct radeon_ring *ring = &rdev->ring[fence->ring];\r\nu64 addr = rdev->fence_drv[fence->ring].gpu_addr;\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_FENCE, 0, 0));\r\nradeon_ring_write(ring, lower_32_bits(addr));\r\nradeon_ring_write(ring, upper_32_bits(addr));\r\nradeon_ring_write(ring, fence->seq);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_TRAP, 0, 0));\r\ncik_sdma_hdp_flush_ring_emit(rdev, fence->ring);\r\n}\r\nbool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,\r\nstruct radeon_ring *ring,\r\nstruct radeon_semaphore *semaphore,\r\nbool emit_wait)\r\n{\r\nu64 addr = semaphore->gpu_addr;\r\nu32 extra_bits = emit_wait ? 0 : SDMA_SEMAPHORE_EXTRA_S;\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SEMAPHORE, 0, extra_bits));\r\nradeon_ring_write(ring, addr & 0xfffffff8);\r\nradeon_ring_write(ring, upper_32_bits(addr));\r\nreturn true;\r\n}\r\nstatic void cik_sdma_gfx_stop(struct radeon_device *rdev)\r\n{\r\nu32 rb_cntl, reg_offset;\r\nint i;\r\nif ((rdev->asic->copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||\r\n(rdev->asic->copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))\r\nradeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);\r\nfor (i = 0; i < 2; i++) {\r\nif (i == 0)\r\nreg_offset = SDMA0_REGISTER_OFFSET;\r\nelse\r\nreg_offset = SDMA1_REGISTER_OFFSET;\r\nrb_cntl = RREG32(SDMA0_GFX_RB_CNTL + reg_offset);\r\nrb_cntl &= ~SDMA_RB_ENABLE;\r\nWREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl);\r\nWREG32(SDMA0_GFX_IB_CNTL + reg_offset, 0);\r\n}\r\nrdev->ring[R600_RING_TYPE_DMA_INDEX].ready = false;\r\nrdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready = false;\r\n}\r\nstatic void cik_sdma_rlc_stop(struct radeon_device *rdev)\r\n{\r\n}\r\nstatic void cik_sdma_ctx_switch_enable(struct radeon_device *rdev, bool enable)\r\n{\r\nuint32_t reg_offset, value;\r\nint i;\r\nfor (i = 0; i < 2; i++) {\r\nif (i == 0)\r\nreg_offset = SDMA0_REGISTER_OFFSET;\r\nelse\r\nreg_offset = SDMA1_REGISTER_OFFSET;\r\nvalue = RREG32(SDMA0_CNTL + reg_offset);\r\nif (enable)\r\nvalue |= AUTO_CTXSW_ENABLE;\r\nelse\r\nvalue &= ~AUTO_CTXSW_ENABLE;\r\nWREG32(SDMA0_CNTL + reg_offset, value);\r\n}\r\n}\r\nvoid cik_sdma_enable(struct radeon_device *rdev, bool enable)\r\n{\r\nu32 me_cntl, reg_offset;\r\nint i;\r\nif (enable == false) {\r\ncik_sdma_gfx_stop(rdev);\r\ncik_sdma_rlc_stop(rdev);\r\n}\r\nfor (i = 0; i < 2; i++) {\r\nif (i == 0)\r\nreg_offset = SDMA0_REGISTER_OFFSET;\r\nelse\r\nreg_offset = SDMA1_REGISTER_OFFSET;\r\nme_cntl = RREG32(SDMA0_ME_CNTL + reg_offset);\r\nif (enable)\r\nme_cntl &= ~SDMA_HALT;\r\nelse\r\nme_cntl |= SDMA_HALT;\r\nWREG32(SDMA0_ME_CNTL + reg_offset, me_cntl);\r\n}\r\ncik_sdma_ctx_switch_enable(rdev, enable);\r\n}\r\nstatic int cik_sdma_gfx_resume(struct radeon_device *rdev)\r\n{\r\nstruct radeon_ring *ring;\r\nu32 rb_cntl, ib_cntl;\r\nu32 rb_bufsz;\r\nu32 reg_offset, wb_offset;\r\nint i, r;\r\nfor (i = 0; i < 2; i++) {\r\nif (i == 0) {\r\nring = &rdev->ring[R600_RING_TYPE_DMA_INDEX];\r\nreg_offset = SDMA0_REGISTER_OFFSET;\r\nwb_offset = R600_WB_DMA_RPTR_OFFSET;\r\n} else {\r\nring = &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX];\r\nreg_offset = SDMA1_REGISTER_OFFSET;\r\nwb_offset = CAYMAN_WB_DMA1_RPTR_OFFSET;\r\n}\r\nWREG32(SDMA0_SEM_INCOMPLETE_TIMER_CNTL + reg_offset, 0);\r\nWREG32(SDMA0_SEM_WAIT_FAIL_TIMER_CNTL + reg_offset, 0);\r\nrb_bufsz = order_base_2(ring->ring_size / 4);\r\nrb_cntl = rb_bufsz << 1;\r\n#ifdef __BIG_ENDIAN\r\nrb_cntl |= SDMA_RB_SWAP_ENABLE | SDMA_RPTR_WRITEBACK_SWAP_ENABLE;\r\n#endif\r\nWREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl);\r\nWREG32(SDMA0_GFX_RB_RPTR + reg_offset, 0);\r\nWREG32(SDMA0_GFX_RB_WPTR + reg_offset, 0);\r\nWREG32(SDMA0_GFX_RB_RPTR_ADDR_HI + reg_offset,\r\nupper_32_bits(rdev->wb.gpu_addr + wb_offset) & 0xFFFFFFFF);\r\nWREG32(SDMA0_GFX_RB_RPTR_ADDR_LO + reg_offset,\r\n((rdev->wb.gpu_addr + wb_offset) & 0xFFFFFFFC));\r\nif (rdev->wb.enabled)\r\nrb_cntl |= SDMA_RPTR_WRITEBACK_ENABLE;\r\nWREG32(SDMA0_GFX_RB_BASE + reg_offset, ring->gpu_addr >> 8);\r\nWREG32(SDMA0_GFX_RB_BASE_HI + reg_offset, ring->gpu_addr >> 40);\r\nring->wptr = 0;\r\nWREG32(SDMA0_GFX_RB_WPTR + reg_offset, ring->wptr << 2);\r\nWREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl | SDMA_RB_ENABLE);\r\nib_cntl = SDMA_IB_ENABLE;\r\n#ifdef __BIG_ENDIAN\r\nib_cntl |= SDMA_IB_SWAP_ENABLE;\r\n#endif\r\nWREG32(SDMA0_GFX_IB_CNTL + reg_offset, ib_cntl);\r\nring->ready = true;\r\nr = radeon_ring_test(rdev, ring->idx, ring);\r\nif (r) {\r\nring->ready = false;\r\nreturn r;\r\n}\r\n}\r\nif ((rdev->asic->copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||\r\n(rdev->asic->copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))\r\nradeon_ttm_set_active_vram_size(rdev, rdev->mc.real_vram_size);\r\nreturn 0;\r\n}\r\nstatic int cik_sdma_rlc_resume(struct radeon_device *rdev)\r\n{\r\nreturn 0;\r\n}\r\nstatic int cik_sdma_load_microcode(struct radeon_device *rdev)\r\n{\r\nint i;\r\nif (!rdev->sdma_fw)\r\nreturn -EINVAL;\r\ncik_sdma_enable(rdev, false);\r\nif (rdev->new_fw) {\r\nconst struct sdma_firmware_header_v1_0 *hdr =\r\n(const struct sdma_firmware_header_v1_0 *)rdev->sdma_fw->data;\r\nconst __le32 *fw_data;\r\nu32 fw_size;\r\nradeon_ucode_print_sdma_hdr(&hdr->header);\r\nfw_data = (const __le32 *)\r\n(rdev->sdma_fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));\r\nfw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;\r\nWREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);\r\nfor (i = 0; i < fw_size; i++)\r\nWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, le32_to_cpup(fw_data++));\r\nWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\r\nfw_data = (const __le32 *)\r\n(rdev->sdma_fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));\r\nfw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;\r\nWREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);\r\nfor (i = 0; i < fw_size; i++)\r\nWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, le32_to_cpup(fw_data++));\r\nWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\r\n} else {\r\nconst __be32 *fw_data;\r\nfw_data = (const __be32 *)rdev->sdma_fw->data;\r\nWREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);\r\nfor (i = 0; i < CIK_SDMA_UCODE_SIZE; i++)\r\nWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, be32_to_cpup(fw_data++));\r\nWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\r\nfw_data = (const __be32 *)rdev->sdma_fw->data;\r\nWREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);\r\nfor (i = 0; i < CIK_SDMA_UCODE_SIZE; i++)\r\nWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, be32_to_cpup(fw_data++));\r\nWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\r\n}\r\nWREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);\r\nWREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);\r\nreturn 0;\r\n}\r\nint cik_sdma_resume(struct radeon_device *rdev)\r\n{\r\nint r;\r\nr = cik_sdma_load_microcode(rdev);\r\nif (r)\r\nreturn r;\r\ncik_sdma_enable(rdev, true);\r\nr = cik_sdma_gfx_resume(rdev);\r\nif (r)\r\nreturn r;\r\nr = cik_sdma_rlc_resume(rdev);\r\nif (r)\r\nreturn r;\r\nreturn 0;\r\n}\r\nvoid cik_sdma_fini(struct radeon_device *rdev)\r\n{\r\ncik_sdma_enable(rdev, false);\r\nradeon_ring_fini(rdev, &rdev->ring[R600_RING_TYPE_DMA_INDEX]);\r\nradeon_ring_fini(rdev, &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX]);\r\n}\r\nstruct radeon_fence *cik_copy_dma(struct radeon_device *rdev,\r\nuint64_t src_offset, uint64_t dst_offset,\r\nunsigned num_gpu_pages,\r\nstruct reservation_object *resv)\r\n{\r\nstruct radeon_fence *fence;\r\nstruct radeon_sync sync;\r\nint ring_index = rdev->asic->copy.dma_ring_index;\r\nstruct radeon_ring *ring = &rdev->ring[ring_index];\r\nu32 size_in_bytes, cur_size_in_bytes;\r\nint i, num_loops;\r\nint r = 0;\r\nradeon_sync_create(&sync);\r\nsize_in_bytes = (num_gpu_pages << RADEON_GPU_PAGE_SHIFT);\r\nnum_loops = DIV_ROUND_UP(size_in_bytes, 0x1fffff);\r\nr = radeon_ring_lock(rdev, ring, num_loops * 7 + 14);\r\nif (r) {\r\nDRM_ERROR("radeon: moving bo (%d).\n", r);\r\nradeon_sync_free(rdev, &sync, NULL);\r\nreturn ERR_PTR(r);\r\n}\r\nradeon_sync_resv(rdev, &sync, resv, false);\r\nradeon_sync_rings(rdev, &sync, ring->idx);\r\nfor (i = 0; i < num_loops; i++) {\r\ncur_size_in_bytes = size_in_bytes;\r\nif (cur_size_in_bytes > 0x1fffff)\r\ncur_size_in_bytes = 0x1fffff;\r\nsize_in_bytes -= cur_size_in_bytes;\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_COPY, SDMA_COPY_SUB_OPCODE_LINEAR, 0));\r\nradeon_ring_write(ring, cur_size_in_bytes);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, lower_32_bits(src_offset));\r\nradeon_ring_write(ring, upper_32_bits(src_offset));\r\nradeon_ring_write(ring, lower_32_bits(dst_offset));\r\nradeon_ring_write(ring, upper_32_bits(dst_offset));\r\nsrc_offset += cur_size_in_bytes;\r\ndst_offset += cur_size_in_bytes;\r\n}\r\nr = radeon_fence_emit(rdev, &fence, ring->idx);\r\nif (r) {\r\nradeon_ring_unlock_undo(rdev, ring);\r\nradeon_sync_free(rdev, &sync, NULL);\r\nreturn ERR_PTR(r);\r\n}\r\nradeon_ring_unlock_commit(rdev, ring, false);\r\nradeon_sync_free(rdev, &sync, fence);\r\nreturn fence;\r\n}\r\nint cik_sdma_ring_test(struct radeon_device *rdev,\r\nstruct radeon_ring *ring)\r\n{\r\nunsigned i;\r\nint r;\r\nunsigned index;\r\nu32 tmp;\r\nu64 gpu_addr;\r\nif (ring->idx == R600_RING_TYPE_DMA_INDEX)\r\nindex = R600_WB_DMA_RING_TEST_OFFSET;\r\nelse\r\nindex = CAYMAN_WB_DMA1_RING_TEST_OFFSET;\r\ngpu_addr = rdev->wb.gpu_addr + index;\r\ntmp = 0xCAFEDEAD;\r\nrdev->wb.wb[index/4] = cpu_to_le32(tmp);\r\nr = radeon_ring_lock(rdev, ring, 5);\r\nif (r) {\r\nDRM_ERROR("radeon: dma failed to lock ring %d (%d).\n", ring->idx, r);\r\nreturn r;\r\n}\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0));\r\nradeon_ring_write(ring, lower_32_bits(gpu_addr));\r\nradeon_ring_write(ring, upper_32_bits(gpu_addr));\r\nradeon_ring_write(ring, 1);\r\nradeon_ring_write(ring, 0xDEADBEEF);\r\nradeon_ring_unlock_commit(rdev, ring, false);\r\nfor (i = 0; i < rdev->usec_timeout; i++) {\r\ntmp = le32_to_cpu(rdev->wb.wb[index/4]);\r\nif (tmp == 0xDEADBEEF)\r\nbreak;\r\nDRM_UDELAY(1);\r\n}\r\nif (i < rdev->usec_timeout) {\r\nDRM_INFO("ring test on %d succeeded in %d usecs\n", ring->idx, i);\r\n} else {\r\nDRM_ERROR("radeon: ring %d test failed (0x%08X)\n",\r\nring->idx, tmp);\r\nr = -EINVAL;\r\n}\r\nreturn r;\r\n}\r\nint cik_sdma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring)\r\n{\r\nstruct radeon_ib ib;\r\nunsigned i;\r\nunsigned index;\r\nint r;\r\nu32 tmp = 0;\r\nu64 gpu_addr;\r\nif (ring->idx == R600_RING_TYPE_DMA_INDEX)\r\nindex = R600_WB_DMA_RING_TEST_OFFSET;\r\nelse\r\nindex = CAYMAN_WB_DMA1_RING_TEST_OFFSET;\r\ngpu_addr = rdev->wb.gpu_addr + index;\r\ntmp = 0xCAFEDEAD;\r\nrdev->wb.wb[index/4] = cpu_to_le32(tmp);\r\nr = radeon_ib_get(rdev, ring->idx, &ib, NULL, 256);\r\nif (r) {\r\nDRM_ERROR("radeon: failed to get ib (%d).\n", r);\r\nreturn r;\r\n}\r\nib.ptr[0] = SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0);\r\nib.ptr[1] = lower_32_bits(gpu_addr);\r\nib.ptr[2] = upper_32_bits(gpu_addr);\r\nib.ptr[3] = 1;\r\nib.ptr[4] = 0xDEADBEEF;\r\nib.length_dw = 5;\r\nr = radeon_ib_schedule(rdev, &ib, NULL, false);\r\nif (r) {\r\nradeon_ib_free(rdev, &ib);\r\nDRM_ERROR("radeon: failed to schedule ib (%d).\n", r);\r\nreturn r;\r\n}\r\nr = radeon_fence_wait(ib.fence, false);\r\nif (r) {\r\nDRM_ERROR("radeon: fence wait failed (%d).\n", r);\r\nreturn r;\r\n}\r\nfor (i = 0; i < rdev->usec_timeout; i++) {\r\ntmp = le32_to_cpu(rdev->wb.wb[index/4]);\r\nif (tmp == 0xDEADBEEF)\r\nbreak;\r\nDRM_UDELAY(1);\r\n}\r\nif (i < rdev->usec_timeout) {\r\nDRM_INFO("ib test on ring %d succeeded in %u usecs\n", ib.fence->ring, i);\r\n} else {\r\nDRM_ERROR("radeon: ib test failed (0x%08X)\n", tmp);\r\nr = -EINVAL;\r\n}\r\nradeon_ib_free(rdev, &ib);\r\nreturn r;\r\n}\r\nbool cik_sdma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)\r\n{\r\nu32 reset_mask = cik_gpu_check_soft_reset(rdev);\r\nu32 mask;\r\nif (ring->idx == R600_RING_TYPE_DMA_INDEX)\r\nmask = RADEON_RESET_DMA;\r\nelse\r\nmask = RADEON_RESET_DMA1;\r\nif (!(reset_mask & mask)) {\r\nradeon_ring_lockup_update(rdev, ring);\r\nreturn false;\r\n}\r\nreturn radeon_ring_test_lockup(rdev, ring);\r\n}\r\nvoid cik_sdma_vm_copy_pages(struct radeon_device *rdev,\r\nstruct radeon_ib *ib,\r\nuint64_t pe, uint64_t src,\r\nunsigned count)\r\n{\r\nwhile (count) {\r\nunsigned bytes = count * 8;\r\nif (bytes > 0x1FFFF8)\r\nbytes = 0x1FFFF8;\r\nib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_COPY,\r\nSDMA_WRITE_SUB_OPCODE_LINEAR, 0);\r\nib->ptr[ib->length_dw++] = bytes;\r\nib->ptr[ib->length_dw++] = 0;\r\nib->ptr[ib->length_dw++] = lower_32_bits(src);\r\nib->ptr[ib->length_dw++] = upper_32_bits(src);\r\nib->ptr[ib->length_dw++] = lower_32_bits(pe);\r\nib->ptr[ib->length_dw++] = upper_32_bits(pe);\r\npe += bytes;\r\nsrc += bytes;\r\ncount -= bytes / 8;\r\n}\r\n}\r\nvoid cik_sdma_vm_write_pages(struct radeon_device *rdev,\r\nstruct radeon_ib *ib,\r\nuint64_t pe,\r\nuint64_t addr, unsigned count,\r\nuint32_t incr, uint32_t flags)\r\n{\r\nuint64_t value;\r\nunsigned ndw;\r\nwhile (count) {\r\nndw = count * 2;\r\nif (ndw > 0xFFFFE)\r\nndw = 0xFFFFE;\r\nib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_WRITE,\r\nSDMA_WRITE_SUB_OPCODE_LINEAR, 0);\r\nib->ptr[ib->length_dw++] = pe;\r\nib->ptr[ib->length_dw++] = upper_32_bits(pe);\r\nib->ptr[ib->length_dw++] = ndw;\r\nfor (; ndw > 0; ndw -= 2, --count, pe += 8) {\r\nif (flags & R600_PTE_SYSTEM) {\r\nvalue = radeon_vm_map_gart(rdev, addr);\r\n} else if (flags & R600_PTE_VALID) {\r\nvalue = addr;\r\n} else {\r\nvalue = 0;\r\n}\r\naddr += incr;\r\nvalue |= flags;\r\nib->ptr[ib->length_dw++] = value;\r\nib->ptr[ib->length_dw++] = upper_32_bits(value);\r\n}\r\n}\r\n}\r\nvoid cik_sdma_vm_set_pages(struct radeon_device *rdev,\r\nstruct radeon_ib *ib,\r\nuint64_t pe,\r\nuint64_t addr, unsigned count,\r\nuint32_t incr, uint32_t flags)\r\n{\r\nuint64_t value;\r\nunsigned ndw;\r\nwhile (count) {\r\nndw = count;\r\nif (ndw > 0x7FFFF)\r\nndw = 0x7FFFF;\r\nif (flags & R600_PTE_VALID)\r\nvalue = addr;\r\nelse\r\nvalue = 0;\r\nib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_GENERATE_PTE_PDE, 0, 0);\r\nib->ptr[ib->length_dw++] = pe;\r\nib->ptr[ib->length_dw++] = upper_32_bits(pe);\r\nib->ptr[ib->length_dw++] = flags;\r\nib->ptr[ib->length_dw++] = 0;\r\nib->ptr[ib->length_dw++] = value;\r\nib->ptr[ib->length_dw++] = upper_32_bits(value);\r\nib->ptr[ib->length_dw++] = incr;\r\nib->ptr[ib->length_dw++] = 0;\r\nib->ptr[ib->length_dw++] = ndw;\r\npe += ndw * 8;\r\naddr += ndw * incr;\r\ncount -= ndw;\r\n}\r\n}\r\nvoid cik_sdma_vm_pad_ib(struct radeon_ib *ib)\r\n{\r\nwhile (ib->length_dw & 0x7)\r\nib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0);\r\n}\r\nvoid cik_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\r\nunsigned vm_id, uint64_t pd_addr)\r\n{\r\nu32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(0) |\r\nSDMA_POLL_REG_MEM_EXTRA_FUNC(0));\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nif (vm_id < 8) {\r\nradeon_ring_write(ring, (VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm_id << 2)) >> 2);\r\n} else {\r\nradeon_ring_write(ring, (VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((vm_id - 8) << 2)) >> 2);\r\n}\r\nradeon_ring_write(ring, pd_addr >> 12);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, SRBM_GFX_CNTL >> 2);\r\nradeon_ring_write(ring, VMID(vm_id));\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, SH_MEM_BASES >> 2);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, SH_MEM_CONFIG >> 2);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, SH_MEM_APE1_BASE >> 2);\r\nradeon_ring_write(ring, 1);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, SH_MEM_APE1_LIMIT >> 2);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, SRBM_GFX_CNTL >> 2);\r\nradeon_ring_write(ring, VMID(0));\r\ncik_sdma_hdp_flush_ring_emit(rdev, ring->idx);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\r\nradeon_ring_write(ring, VM_INVALIDATE_REQUEST >> 2);\r\nradeon_ring_write(ring, 1 << vm_id);\r\nradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits));\r\nradeon_ring_write(ring, VM_INVALIDATE_REQUEST >> 2);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, 0);\r\nradeon_ring_write(ring, (0xfff << 16) | 10);\r\n}
