// Seed: 2223503000
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wire id_6
    , id_19,
    output uwire id_7,
    input tri0 id_8,
    output wire id_9,
    output tri1 id_10
    , id_20,
    input tri0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output tri id_16,
    output tri id_17
);
  always disable id_21;
  wire id_22;
  wire id_23;
  assign id_10 = id_12;
  wire id_24;
  assign id_0 = 1;
  wire id_25;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9,
    output wor id_10,
    output uwire id_11,
    output wire id_12,
    input wand id_13,
    input tri0 id_14,
    input supply1 id_15
);
  always @(posedge 1);
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10,
      id_10,
      id_1,
      id_1,
      id_11,
      id_4,
      id_14,
      id_11,
      id_12,
      id_6,
      id_6,
      id_13,
      id_1,
      id_1,
      id_12,
      id_3
  );
  wire id_17;
endmodule
