{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620379791843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620379791858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:29:51 2021 " "Processing started: Fri May 07 10:29:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620379791858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379791858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombShiftUnit_Demo -c CombShiftUnit_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombShiftUnit_Demo -c CombShiftUnit_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379791858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620379792806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620379792806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combshiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combshiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CombShiftUnit-Combinatorio " "Found design unit 1: CombShiftUnit-Combinatorio" {  } { { "CombShiftUnit.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379804242 ""} { "Info" "ISGN_ENTITY_NAME" "1 CombShiftUnit " "Found entity 1: CombShiftUnit" {  } { { "CombShiftUnit.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379804242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379804242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combshiftunit_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file combshiftunit_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombShiftUnit_Demo " "Found entity 1: CombShiftUnit_Demo" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379804244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379804244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombShiftUnit_Demo " "Elaborating entity \"CombShiftUnit_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620379804274 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit_Demo.bdf" { { 216 176 344 232 "SW\[7..0\]" "" } { 248 176 344 264 "SW\[17..15\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1620379804274 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit_Demo.bdf" { { 216 176 344 232 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379804274 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17..15\] SW17..15 " "Converted element name(s) from \"SW\[17..15\]\" to \"SW17..15\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit_Demo.bdf" { { 248 176 344 264 "SW\[17..15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379804274 ""}  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit_Demo.bdf" { { 216 176 344 232 "SW\[7..0\]" "" } { 248 176 344 264 "SW\[17..15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1620379804274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CombShiftUnit CombShiftUnit:inst " "Elaborating entity \"CombShiftUnit\" for hierarchy \"CombShiftUnit:inst\"" {  } { { "CombShiftUnit_Demo.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte3/CombShiftUnit_Demo.bdf" { { 192 456 672 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620379804282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620379804817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620379805418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620379805418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620379805456 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620379805456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620379805456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620379805456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620379805483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 10:30:05 2021 " "Processing ended: Fri May 07 10:30:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620379805483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620379805483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620379805483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379805483 ""}
