#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 18 20:09:02 2021
# Process ID: 13212
# Current directory: G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_Ifetc32_0_0_synth_1
# Command line: vivado.exe -log link_Ifetc32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source link_Ifetc32_0_0.tcl
# Log file: G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_Ifetc32_0_0_synth_1/link_Ifetc32_0_0.vds
# Journal file: G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_Ifetc32_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source link_Ifetc32_0_0.tcl -notrace
Command: synth_design -top link_Ifetc32_0_0 -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16204 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 337.953 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'link_Ifetc32_0_0' [g:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/bd/link/ip/link_Ifetc32_0_0/synth/link_Ifetc32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/IFetc32.v:23]
WARNING: [Synth 8-567] referenced signal 'PC' should be on the sensitivity list [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/IFetc32.v:80]
WARNING: [Synth 8-3848] Net Instruction in module/entity Ifetc32 does not have driver. [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/IFetc32.v:27]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (1#1) [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/IFetc32.v:23]
INFO: [Synth 8-256] done synthesizing module 'link_Ifetc32_0_0' (2#1) [g:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/bd/link/ip/link_Ifetc32_0_0/synth/link_Ifetc32_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 390.242 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 390.242 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 390.242 ; gain = 153.586
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'link_addr_reg' [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/IFetc32.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 390.242 ; gain = 153.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design link_Ifetc32_0_0 has port link_addr[31] driven by constant 0
INFO: [Synth 8-3917] design link_Ifetc32_0_0 has port link_addr[30] driven by constant 0
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Opcode[5]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Opcode[4]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Opcode[3]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Opcode[2]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Opcode[1]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Opcode[0]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Funtion_code[5]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Funtion_code[4]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Funtion_code[3]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Funtion_code[2]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Funtion_code[1]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Funtion_code[0]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Shamt[4]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Shamt[3]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Shamt[2]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Shamt[1]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Shamt[0]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Addr_result[31]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Addr_result[30]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Read_data_1[31]
WARNING: [Synth 8-3331] design link_Ifetc32_0_0 has unconnected port Read_data_1[30]
INFO: [Synth 8-3332] Sequential element (inst/PC_reg[0]) is unused and will be removed from module link_Ifetc32_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     1|
|5     |LUT5   |     4|
|6     |LUT6   |    27|
|7     |FDCE   |    31|
|8     |LD     |    30|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   113|
|2     |  inst   |Ifetc32 |   113|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 546.785 ; gain = 310.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  LD => LDCE: 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 650.426 ; gain = 423.324
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_Ifetc32_0_0_synth_1/link_Ifetc32_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1155.082 ; gain = 504.656
INFO: [Common 17-1381] The checkpoint 'G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_Ifetc32_0_0_synth_1/link_Ifetc32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file link_Ifetc32_0_0_utilization_synth.rpt -pb link_Ifetc32_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1155.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 18 20:10:04 2021...
