0.7
2020.2
Apr 18 2022
16:05:34
G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sim_1/new/ALU_test.v,1678792074,verilog,,,,ALU_test,,,,,,,,
G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sources_1/new/ALU.v,1678879364,verilog,,G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sources_1/new/bcd7seg.v,,ALU,,,,,,,,
G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sources_1/new/bcd7seg.v,1678780163,verilog,,G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sim_1/new/ALU_test.v,,bcd7seg,,,,,,,,
