// Seed: 4149628562
module module_0 (
    id_1
);
  output reg id_1;
  assign module_1.id_9 = 0;
  always begin : LABEL_0
    id_1 <= -1'b0;
  end
endmodule
module module_0 (
    inout uwire id_0,
    output uwire id_1,
    input wor id_2,
    input wire id_3
    , id_16,
    output wire id_4,
    input supply1 id_5,
    input wor id_6,
    output wand id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10,
    output tri1 module_1,
    input tri1 id_12,
    input wand id_13,
    output supply0 id_14
);
  bit id_17;
  module_0 modCall_1 (id_17);
  always id_17 = -1;
  assign id_11 = -1 - {-1'b0{-1'd0}};
endmodule
