Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Sat Oct 30 19:20:53 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: state_c_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  state_c_reg[1]/CK (DFFR_X1)                           0.0000     0.0000 r
  state_c_reg[1]/Q (DFFR_X1)                            0.7307     0.7307 f
  U561/ZN (NOR4_X1)                                     0.5887     1.3194 r
  U562/ZN (AOI22_X1)                                    0.2356     1.5550 f
  U571/ZN (OAI221_X1)                                   0.3593     1.9143 r
  U573/ZN (NAND2_X1)                                    0.1878     2.1021 f
  U574/ZN (NAND2_X1)                                    0.2800     2.3821 r
  U910/ZN (OAI21_X1)                                    0.1391     2.5212 f
  U527/ZN (OR2_X1)                                      0.2454     2.7667 f
  U915/ZN (NOR2_X1)                                     0.2846     3.0513 r
  U917/ZN (INV_X1)                                      0.0857     3.1369 f
  U920/ZN (NOR2_X1)                                     0.2360     3.3730 r
  U922/ZN (NAND2_X1)                                    0.1251     3.4981 f
  U925/ZN (INV_X1)                                      0.1195     3.6176 r
  U927/ZN (NAND2_X1)                                    0.0941     3.7117 f
  U930/ZN (NOR2_X1)                                     0.2849     3.9967 r
  U932/ZN (NOR2_X1)                                     0.1163     4.1130 f
  U933/ZN (AOI211_X1)                                   0.5957     4.7086 r
  dut_sram_read_address_reg[11]/D (DFFR_X2)             0.0000     4.7086 r
  data arrival time                                                4.7086

  clock clk (rise edge)                                 5.3000     5.3000
  clock network delay (ideal)                           0.0000     5.3000
  clock uncertainty                                    -0.0500     5.2500
  dut_sram_read_address_reg[11]/CK (DFFR_X2)            0.0000     5.2500 r
  library setup time                                   -0.3748     4.8752
  data required time                                               4.8752
  --------------------------------------------------------------------------
  data required time                                               4.8752
  data arrival time                                               -4.7086
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1665


1
