{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1446730513834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1446730513844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 14:35:12 2015 " "Processing started: Thu Nov 05 14:35:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1446730513844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1446730513844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1446730513844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1446730517233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730517753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730517753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vol_bal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vol_bal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Vol_Bal " "Found entity 1: Vol_Bal" {  } { { "Vol_Bal.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Vol_Bal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730518093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730518093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volume_adjustment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volume_adjustment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Volume_Adjustment-rtl " "Found design unit 1: Volume_Adjustment-rtl" {  } { { "Volume_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Volume_Adjustment.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730519133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Volume_Adjustment " "Found entity 1: Volume_Adjustment" {  } { { "Volume_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Volume_Adjustment.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730519133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730519133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "balance_adjustment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file balance_adjustment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Balance_Adjustment-rtl " "Found design unit 1: Balance_Adjustment-rtl" {  } { { "Balance_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730519583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Balance_Adjustment " "Found entity 1: Balance_Adjustment" {  } { { "Balance_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730519583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730519583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "current_vol_bal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file current_vol_bal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Current_Vol_Bal-rtl " "Found design unit 1: Current_Vol_Bal-rtl" {  } { { "Current_Vol_Bal.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Current_Vol_Bal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730520043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Current_Vol_Bal " "Found entity 1: Current_Vol_Bal" {  } { { "Current_Vol_Bal.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Current_Vol_Bal.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730520043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730520043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Keyboard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730520523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Keyboard.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730520523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730520523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snd_driver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snd_driver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Snd_Driver " "Found entity 1: Snd_Driver" {  } { { "Snd_Driver.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Snd_Driver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730520873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730520873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analysis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file analysis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Analysis-analarch " "Found design unit 1: Analysis-analarch" {  } { { "Analysis.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730521333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Analysis " "Found entity 1: Analysis" {  } { { "Analysis.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730521333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730521333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "U:/es/projects/projgroup41/main_project/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730521783 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "U:/es/projects/projgroup41/main_project/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730521783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730521783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bar_tender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bar_tender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bar_tender-rtl " "Found design unit 1: bar_tender-rtl" {  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730522233 ""} { "Info" "ISGN_ENTITY_NAME" "1 bar_tender " "Found entity 1: bar_tender" {  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730522233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730522233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bar_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bar_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bar_mixer-rtl " "Found design unit 1: bar_mixer-rtl" {  } { { "bar_mixer.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_mixer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730522693 ""} { "Info" "ISGN_ENTITY_NAME" "1 bar_mixer " "Found entity 1: bar_mixer" {  } { { "bar_mixer.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_mixer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730522693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730522693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsyncr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vsyncr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vsyncr-rtl " "Found design unit 1: vsyncr-rtl" {  } { { "vsyncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/vsyncr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730523153 ""} { "Info" "ISGN_ENTITY_NAME" "1 vsyncr " "Found entity 1: vsyncr" {  } { { "vsyncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/vsyncr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730523153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730523153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsyncr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hsyncr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hsyncr-rtl " "Found design unit 1: hsyncr-rtl" {  } { { "hsyncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/hsyncr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730523603 ""} { "Info" "ISGN_ENTITY_NAME" "1 hsyncr " "Found entity 1: hsyncr" {  } { { "hsyncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/hsyncr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730523603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730523603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "VGA_Driver.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730523953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730523953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_driver-RTL " "Found design unit 1: i2c_driver-RTL" {  } { { "i2c_driver.vhd" "" { Text "U:/es/projects/projgroup41/main_project/i2c_driver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730524413 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_driver " "Found entity 1: i2c_driver" {  } { { "i2c_driver.vhd" "" { Text "U:/es/projects/projgroup41/main_project/i2c_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730524413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730524413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1446730527737 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1446730527847 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1446730527847 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1446730527847 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW\[0..17\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1446730527847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver VGA_Driver:inst5 " "Elaborating entity \"VGA_Driver\" for hierarchy \"VGA_Driver:inst5\"" {  } { { "Proj.bdf" "inst5" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 64 1400 1656 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730528147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsyncr VGA_Driver:inst5\|hsyncr:inst_hsyncr " "Elaborating entity \"hsyncr\" for hierarchy \"VGA_Driver:inst5\|hsyncr:inst_hsyncr\"" {  } { { "VGA_Driver.bdf" "inst_hsyncr" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 96 1248 1408 208 "inst_hsyncr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730528457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_gen.vhd 2 1 " "Using design file clock_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-rtl " "Found design unit 1: clock_gen-rtl" {  } { { "clock_gen.vhd" "" { Text "U:/es/projects/projgroup41/main_project/clock_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730529103 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "U:/es/projects/projgroup41/main_project/clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730529103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730529103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen VGA_Driver:inst5\|clock_gen:inst " "Elaborating entity \"clock_gen\" for hierarchy \"VGA_Driver:inst5\|clock_gen:inst\"" {  } { { "VGA_Driver.bdf" "inst" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 400 448 568 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730529343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pixelcounter.vhd 2 1 " "Using design file pixelcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "pixelcounter.vhd" "" { Text "U:/es/projects/projgroup41/main_project/pixelcounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730529964 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "pixelcounter.vhd" "" { Text "U:/es/projects/projgroup41/main_project/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730529964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730529964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter VGA_Driver:inst5\|pixelcounter:inst1 " "Elaborating entity \"pixelcounter\" for hierarchy \"VGA_Driver:inst5\|pixelcounter:inst1\"" {  } { { "VGA_Driver.bdf" "inst1" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 128 656 776 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730530194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsyncr VGA_Driver:inst5\|vsyncr:inst_vsyncr " "Elaborating entity \"vsyncr\" for hierarchy \"VGA_Driver:inst5\|vsyncr:inst_vsyncr\"" {  } { { "VGA_Driver.bdf" "inst_vsyncr" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 256 1248 1416 368 "inst_vsyncr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730530562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "linecounter.vhd 2 1 " "Using design file linecounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "linecounter.vhd" "" { Text "U:/es/projects/projgroup41/main_project/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730531202 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "linecounter.vhd" "" { Text "U:/es/projects/projgroup41/main_project/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730531202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730531202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter VGA_Driver:inst5\|linecounter:inst2 " "Elaborating entity \"linecounter\" for hierarchy \"VGA_Driver:inst5\|linecounter:inst2\"" {  } { { "VGA_Driver.bdf" "inst2" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 288 656 776 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730531432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_control.vhd 2 1 " "Using design file ram_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_control-rtl " "Found design unit 1: RAM_control-rtl" {  } { { "ram_control.vhd" "" { Text "U:/es/projects/projgroup41/main_project/ram_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730532102 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_control " "Found entity 1: RAM_control" {  } { { "ram_control.vhd" "" { Text "U:/es/projects/projgroup41/main_project/ram_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730532102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730532102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_control VGA_Driver:inst5\|RAM_control:inst_RAM_control " "Elaborating entity \"RAM_control\" for hierarchy \"VGA_Driver:inst5\|RAM_control:inst_RAM_control\"" {  } { { "VGA_Driver.bdf" "inst_RAM_control" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 352 896 1040 504 "inst_RAM_control" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730532342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "blank_video.vhd 2 1 " "Using design file blank_video.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_video-rtl " "Found design unit 1: blank_video-rtl" {  } { { "blank_video.vhd" "" { Text "U:/es/projects/projgroup41/main_project/blank_video.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730532982 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_video " "Found entity 1: blank_video" {  } { { "blank_video.vhd" "" { Text "U:/es/projects/projgroup41/main_project/blank_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730532982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730532982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_video VGA_Driver:inst5\|blank_video:inst6 " "Elaborating entity \"blank_video\" for hierarchy \"VGA_Driver:inst5\|blank_video:inst6\"" {  } { { "VGA_Driver.bdf" "inst6" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 608 880 992 688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730533212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_gen.vhd 2 1 " "Using design file vga_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_gen-behave " "Found design unit 1: vga_gen-behave" {  } { { "vga_gen.vhd" "" { Text "U:/es/projects/projgroup41/main_project/vga_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730533852 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.vhd" "" { Text "U:/es/projects/projgroup41/main_project/vga_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730533852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730533852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen VGA_Driver:inst5\|vga_gen:inst9 " "Elaborating entity \"vga_gen\" for hierarchy \"VGA_Driver:inst5\|vga_gen:inst9\"" {  } { { "VGA_Driver.bdf" "inst9" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 456 1552 1696 576 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730534092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "blank_syncr.vhd 2 1 " "Using design file blank_syncr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_syncr-rtl " "Found design unit 1: blank_syncr-rtl" {  } { { "blank_syncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/blank_syncr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730534746 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_syncr " "Found entity 1: blank_syncr" {  } { { "blank_syncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/blank_syncr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730534746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730534746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_syncr VGA_Driver:inst5\|blank_syncr:inst7 " "Elaborating entity \"blank_syncr\" for hierarchy \"VGA_Driver:inst5\|blank_syncr:inst7\"" {  } { { "VGA_Driver.bdf" "inst7" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 648 1248 1336 736 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730534986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pixel_reg.vhd 2 1 " "Using design file pixel_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "pixel_reg.vhd" "" { Text "U:/es/projects/projgroup41/main_project/pixel_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730535637 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "pixel_reg.vhd" "" { Text "U:/es/projects/projgroup41/main_project/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730535637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730535637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_reg VGA_Driver:inst5\|pixel_reg:inst8 " "Elaborating entity \"pixel_reg\" for hierarchy \"VGA_Driver:inst5\|pixel_reg:inst8\"" {  } { { "VGA_Driver.bdf" "inst8" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 488 1248 1392 608 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730535877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_mixer VGA_Driver:inst5\|bar_mixer:inst_bar_mixer " "Elaborating entity \"bar_mixer\" for hierarchy \"VGA_Driver:inst5\|bar_mixer:inst_bar_mixer\"" {  } { { "VGA_Driver.bdf" "inst_bar_mixer" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 456 1888 2104 600 "inst_bar_mixer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730536297 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_r bar_mixer.vhd(38) " "VHDL Process Statement warning at bar_mixer.vhd(38): signal \"vga_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bar_mixer.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_mixer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446730536407 "|Proj|VGA_Driver:inst5|bar_mixer:inst_bar_mixer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_g bar_mixer.vhd(39) " "VHDL Process Statement warning at bar_mixer.vhd(39): signal \"vga_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bar_mixer.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_mixer.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446730536407 "|Proj|VGA_Driver:inst5|bar_mixer:inst_bar_mixer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_b bar_mixer.vhd(40) " "VHDL Process Statement warning at bar_mixer.vhd(40): signal \"vga_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bar_mixer.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_mixer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446730536407 "|Proj|VGA_Driver:inst5|bar_mixer:inst_bar_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_tender VGA_Driver:inst5\|bar_tender:inst_bar_tender " "Elaborating entity \"bar_tender\" for hierarchy \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\"" {  } { { "VGA_Driver.bdf" "inst_bar_tender" { Schematic "U:/es/projects/projgroup41/main_project/VGA_Driver.bdf" { { 672 1552 1776 912 "inst_bar_tender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730536709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vol_Bal Vol_Bal:inst1 " "Elaborating entity \"Vol_Bal\" for hierarchy \"Vol_Bal:inst1\"" {  } { { "Proj.bdf" "inst1" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -184 576 808 -24 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730537119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Current_Vol_Bal Vol_Bal:inst1\|Current_Vol_Bal:inst " "Elaborating entity \"Current_Vol_Bal\" for hierarchy \"Vol_Bal:inst1\|Current_Vol_Bal:inst\"" {  } { { "Vol_Bal.bdf" "inst" { Schematic "U:/es/projects/projgroup41/main_project/Vol_Bal.bdf" { { 488 440 672 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730537530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Balance_Adjustment Vol_Bal:inst1\|Balance_Adjustment:inst2 " "Elaborating entity \"Balance_Adjustment\" for hierarchy \"Vol_Bal:inst1\|Balance_Adjustment:inst2\"" {  } { { "Vol_Bal.bdf" "inst2" { Schematic "U:/es/projects/projgroup41/main_project/Vol_Bal.bdf" { { 208 832 1064 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730537946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "volume_done Balance_Adjustment.vhd(65) " "VHDL Process Statement warning at Balance_Adjustment.vhd(65): signal \"volume_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Balance_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446730538046 "|Proj|Vol_Bal:inst1|Balance_Adjustment:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Volume_Adjustment Vol_Bal:inst1\|Volume_Adjustment:inst1 " "Elaborating entity \"Volume_Adjustment\" for hierarchy \"Vol_Bal:inst1\|Volume_Adjustment:inst1\"" {  } { { "Vol_Bal.bdf" "inst1" { Schematic "U:/es/projects/projgroup41/main_project/Vol_Bal.bdf" { { 240 440 688 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730538356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snd_Driver Snd_Driver:inst3 " "Elaborating entity \"Snd_Driver\" for hierarchy \"Snd_Driver:inst3\"" {  } { { "Proj.bdf" "inst3" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 248 576 768 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730538679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ctrl-rtl " "Found design unit 1: Ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "U:/es/projects/projgroup41/main_project/ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730539329 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "ctrl.vhd" "" { Text "U:/es/projects/projgroup41/main_project/ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730539329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730539329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Snd_Driver:inst3\|Ctrl:inst_ctrl " "Elaborating entity \"Ctrl\" for hierarchy \"Snd_Driver:inst3\|Ctrl:inst_ctrl\"" {  } { { "Snd_Driver.bdf" "inst_ctrl" { Schematic "U:/es/projects/projgroup41/main_project/Snd_Driver.bdf" { { 80 408 568 256 "inst_ctrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730539569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel_mod.vhd 2 1 " "Using design file channel_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Channel_Mod-rtl " "Found design unit 1: Channel_Mod-rtl" {  } { { "channel_mod.vhd" "" { Text "U:/es/projects/projgroup41/main_project/channel_mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446730540219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Channel_Mod " "Found entity 1: Channel_Mod" {  } { { "channel_mod.vhd" "" { Text "U:/es/projects/projgroup41/main_project/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730540219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1446730540219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Channel_Mod Snd_Driver:inst3\|Channel_Mod:inst_left " "Elaborating entity \"Channel_Mod\" for hierarchy \"Snd_Driver:inst3\|Channel_Mod:inst_left\"" {  } { { "Snd_Driver.bdf" "inst_left" { Schematic "U:/es/projects/projgroup41/main_project/Snd_Driver.bdf" { { 368 408 600 584 "inst_left" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730540469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:inst2 " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:inst2\"" {  } { { "Proj.bdf" "inst2" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -152 192 392 -40 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730541085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Analysis Analysis:inst_pre_adjustment " "Elaborating entity \"Analysis\" for hierarchy \"Analysis:inst_pre_adjustment\"" {  } { { "Proj.bdf" "inst_pre_adjustment" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 216 968 1144 360 "inst_pre_adjustment" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730541405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_driver i2c_driver:inst " "Elaborating entity \"i2c_driver\" for hierarchy \"i2c_driver:inst\"" {  } { { "Proj.bdf" "inst" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -312 1104 1240 -200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730542059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst8 " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst8\"" {  } { { "Proj.bdf" "inst8" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -296 1640 1784 -216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446730542439 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Vol_Bal:inst1\|Balance_Adjustment:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vol_Bal:inst1\|Balance_Adjustment:inst2\|Mult0\"" {  } { { "Balance_Adjustment.vhd" "Mult0" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vol_Bal:inst1\|Balance_Adjustment:inst2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vol_Bal:inst1\|Balance_Adjustment:inst2\|Mult1\"" {  } { { "Balance_Adjustment.vhd" "Mult1" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|Mult2\"" {  } { { "bar_tender.vhd" "Mult2" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|Mult1\"" {  } { { "bar_tender.vhd" "Mult1" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|Mult0\"" {  } { { "bar_tender.vhd" "Mult0" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 214 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Analysis:inst_post_adjustment\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Analysis:inst_post_adjustment\|Mult1\"" {  } { { "Analysis.vhd" "Mult1" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Analysis:inst_post_adjustment\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Analysis:inst_post_adjustment\|Mult0\"" {  } { { "Analysis.vhd" "Mult0" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Analysis:inst_pre_adjustment\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Analysis:inst_pre_adjustment\|Mult1\"" {  } { { "Analysis.vhd" "Mult1" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Analysis:inst_pre_adjustment\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Analysis:inst_pre_adjustment\|Mult0\"" {  } { { "Analysis.vhd" "Mult0" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446730546169 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1446730546169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vol_Bal:inst1\|Balance_Adjustment:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Vol_Bal:inst1\|Balance_Adjustment:inst2\|lpm_mult:Mult0\"" {  } { { "Balance_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446730546602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vol_Bal:inst1\|Balance_Adjustment:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Vol_Bal:inst1\|Balance_Adjustment:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730546602 ""}  } { { "Balance_Adjustment.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Balance_Adjustment.vhd" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446730546602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vvs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vvs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vvs " "Found entity 1: mult_vvs" {  } { { "db/mult_vvs.tdf" "" { Text "U:/es/projects/projgroup41/main_project/db/mult_vvs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730547252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730547252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446730548752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Instantiated megafunction \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730548752 ""}  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446730548752 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730549562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730549832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730550372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oah " "Found entity 1: add_sub_oah" {  } { { "db/add_sub_oah.tdf" "" { Text "U:/es/projects/projgroup41/main_project/db/add_sub_oah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730551012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730551012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730551752 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730551942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "U:/es/projects/projgroup41/main_project/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730552572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730552572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|altshift:external_latency_ffs VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730553432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult1\"" {  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446730553612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult1 " "Instantiated megafunction \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730553612 ""}  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446730553612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\"" {  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446730554582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0 " "Instantiated megafunction \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554582 ""}  } { { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446730554582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\|multcore:mult_core VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 214 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730554672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 214 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730554762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\|altshift:external_latency_ffs VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_Driver:inst5\|bar_tender:inst_bar_tender\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "bar_tender.vhd" "" { Text "U:/es/projects/projgroup41/main_project/bar_tender.vhd" 214 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1446730554842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Analysis:inst_post_adjustment\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Analysis:inst_post_adjustment\|lpm_mult:Mult1\"" {  } { { "Analysis.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446730554972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Analysis:inst_post_adjustment\|lpm_mult:Mult1 " "Instantiated megafunction \"Analysis:inst_post_adjustment\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446730554972 ""}  } { { "Analysis.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Analysis.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446730554972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "U:/es/projects/projgroup41/main_project/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446730555482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446730555482 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hsyncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/hsyncr.vhd" 10 -1 0 } } { "vsyncr.vhd" "" { Text "U:/es/projects/projgroup41/main_project/vsyncr.vhd" 18 -1 0 } } { "i2c_driver.vhd" "" { Text "U:/es/projects/projgroup41/main_project/i2c_driver.vhd" 28 -1 0 } } { "i2c_driver.vhd" "" { Text "U:/es/projects/projgroup41/main_project/i2c_driver.vhd" 30 -1 0 } } { "i2c_driver.vhd" "" { Text "U:/es/projects/projgroup41/main_project/i2c_driver.vhd" 88 -1 0 } } { "Keyboard.vhd" "" { Text "U:/es/projects/projgroup41/main_project/Keyboard.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1446730558572 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1446730558572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 136 1832 2008 152 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 296 1736 1912 312 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 280 1736 1912 296 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 248 1736 1912 264 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 232 1736 1912 248 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we VCC " "Pin \"sram_we\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 264 1736 1912 280 "sram_we" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|sram_we"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 528 952 1128 544 "RESET" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -240 1856 2033 -224 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -256 1856 2032 -240 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { -272 1856 2032 -256 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 240 72 248 256 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 256 72 248 272 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446730559342 "|Proj|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1446730559342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1446730566618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1446730566618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Proj.bdf" "" { Schematic "U:/es/projects/projgroup41/main_project/Proj.bdf" { { 272 80 248 288 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446730568188 "|Proj|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1446730568188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2165 " "Implemented 2165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1446730568198 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1446730568198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1994 " "Implemented 1994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1446730568198 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1446730568198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1446730568198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1446730568681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 14:36:08 2015 " "Processing ended: Thu Nov 05 14:36:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1446730568681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1446730568681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1446730568681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446730568681 ""}
