{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700996668259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700996668263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 19:04:28 2023 " "Processing started: Sun Nov 26 19:04:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700996668263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996668263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996668263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700996668669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700996668669 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700996675625 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700996675626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700996675626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700996675628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996675628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700996675631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996675631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_init " "Found entity 1: SDRAM_init" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700996675636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996675636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/testbench/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/testbench/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_init_tb " "Found entity 1: SDRAM_init_tb" {  } { { "../testbench/SDRAM_init_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/testbench/SDRAM_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700996675640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996675640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WE SDRAM_init_tb.v(19) " "Verilog HDL Implicit Net warning at SDRAM_init_tb.v(19): created implicit net for \"WE\"" {  } { { "../testbench/SDRAM_init_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/testbench/SDRAM_init_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700996675640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_init " "Elaborating entity \"SDRAM_init\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700996675676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 SDRAM_init.v(38) " "Verilog HDL assignment warning at SDRAM_init.v(38): truncated value with size 32 to match size of target (15)" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700996675676 "|SDRAM_init"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700996675894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700996675895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "command\[3\] GND " "Pin \"command\[3\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|command[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[2\] GND " "Pin \"saddr\[2\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[3\] GND " "Pin \"saddr\[3\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[6\] GND " "Pin \"saddr\[6\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[7\] GND " "Pin \"saddr\[7\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[8\] GND " "Pin \"saddr\[8\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[9\] GND " "Pin \"saddr\[9\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[11\] GND " "Pin \"saddr\[11\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saddr\[12\] GND " "Pin \"saddr\[12\]\" is stuck at GND" {  } { { "../rtl/SDRAM_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700996675903 "|SDRAM_init|saddr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700996675903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700996675941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpga/workspace/fpga-exps/SDRAM/proj/output_files/SDRAM.map.smsg " "Generated suppressed messages file C:/fpga/workspace/fpga-exps/SDRAM/proj/output_files/SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996676144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700996676212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700996676212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700996676234 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700996676234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700996676234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700996676234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700996676245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 19:04:36 2023 " "Processing ended: Sun Nov 26 19:04:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700996676245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700996676245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700996676245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700996676245 ""}
