<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>數位系統和 FPGA 介紹</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	padding-inline-start: 0;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.page-description {
    margin-bottom: 2em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
	empty-cells: show;
}
.simple-table td {
	height: 29px;
	min-width: 120px;
}

.simple-table th {
	height: 29px;
	min-width: 120px;
}

.simple-table-header-color {
	background: rgb(247, 246, 243);
	color: black;
}
.simple-table-header {
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-interactiveBlue { background-color: rgba(35, 131, 226, .07); }
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-translucentGray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></head><body><article id="28287346-a7a1-4d43-ab5f-5ec62c9798da" class="page sans"><header><img class="page-cover-image" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/7.png" style="object-position:center 50%"/><div class="page-header-icon page-header-icon-with-cover"><img class="icon" src="%E8%AA%B2%E7%A8%8B%E7%B0%A1%E4%BB%8B%20-%20%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E8%A8%AD%E8%A8%88%E5%AF%A6%E5%8B%99%20(2023%20Spring)%2099b0e4aae697421099048b7e70025a47/yang01.png"/></div><h1 class="page-title">數位系統和 FPGA 介紹</h1><p class="page-description"></p><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></header><div class="page-body"><h1 id="01f6c08b-73d1-45ff-a633-e77ff9273c04" class="">Introduction to Digital Systems and FPGA</h1><h2 id="93ff5016-9b1b-4aaf-bca8-bbc2f2773df3" class="block-color-yellow_background">參考資料 (References)</h2><ul id="7a7bab1e-e24c-415e-8fdf-a1baf7ed91cd" class="bulleted-list"><li style="list-style-type:disc">Fundamentals of Digital Logic With Verilog Design (2013/02/12), Brown, Stephen/ Vranesic, Zvonko<strong></strong></li></ul><ul id="fb87f146-7b76-45b5-9560-6fcd5ae909a7" class="bulleted-list"><li style="list-style-type:disc">Digital Design and Computer Architecture, RISC-V Edition: RISC-V Edition 1st Edition<p id="849d0e88-6cb5-4f0e-b632-b9ab1d111458" class="">by <a  target="_blank" href="https://www.amazon.com/s/ref=dp_byline_sr_book_1?ie=UTF8&amp;field-author=Sarah+L.+Harris&amp;text=Sarah+L.+Harris&amp;sort=relevancerank&amp;search-alias=books">Sarah L. Harris</a> (Author), <a  target="_blank" href="https://www.amazon.com/s/ref=dp_byline_sr_book_2?ie=UTF8&amp;field-author=David+Harris&amp;text=David+Harris&amp;sort=relevancerank&amp;search-alias=books">David Harris</a> (Author)</p></li></ul><figure id="e31c64f6-1f09-4c01-bd47-1ccd433b1592"><a  target="_blank" href="https://youtu.be/stM8dgcY1CA" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Working of Transistors | MOSFET</div><div class="bookmark-description">MOSFETs are responsible for the electronic revolution that happens all around us. MOSFET is an electrically driven switch, which allows and prevents a flow o...</div></div><div class="bookmark-href"><img src="https://www.youtube.com/s/desktop/e99c6741/img/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/stM8dgcY1CA</div></div><img src="https://i.ytimg.com/vi/stM8dgcY1CA/hqdefault.jpg" class="bookmark-image"/></a></figure><figure id="5e6f9bed-2d1d-426f-8484-1d7543ba7360"><a  target="_blank" href="https://youtu.be/Bfvyj88Hs_o" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">How a MOSFET Works - with animation! | Intermediate Electronics</div><div class="bookmark-description">In this tutorial, using some animation, Josh explains how a MOSFET works. These Metal Oxide Semiconductor Field Effect Transistors are strangely straightfor...</div></div><div class="bookmark-href"><img src="https://www.youtube.com/s/desktop/e99c6741/img/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/Bfvyj88Hs_o</div></div><img src="https://i.ytimg.com/vi/Bfvyj88Hs_o/hqdefault.jpg" class="bookmark-image"/></a></figure><figure id="07d9da14-6166-44c4-84e8-cf51e8983da2"><a  target="_blank" href="https://youtu.be/WY-F3knih7c" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">What is an FPGA (Field Programmable Gate Array)? | FPGA Concepts</div></div><div class="bookmark-href"><img src="https://www.google.com/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/WY-F3knih7c</div></div><img src="https://i.ytimg.com/vi/WY-F3knih7c/hqdefault.jpg" class="bookmark-image"/></a></figure><h2 id="5ea3d02a-c024-4c03-ab86-0ecda24ab0e6" class="block-color-yellow_background">開發工具 (EDA Tools)</h2><figure id="62402289-4754-4d4f-8366-36f7edd688d0"><a  target="_blank" href="https://www.xilinx.com/support/download.html" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Downloads</div><div class="bookmark-description">Vivado, Vitis, Vitis Embedded Platform, PetaLinux, Device models</div></div><div class="bookmark-href"><img src="https://www.xilinx.com/content/dam/code/images/favicon/favicon.ico" class="icon bookmark-icon"/>https://www.xilinx.com/support/download.html</div></div><img src="https://www.xilinx.com/content/dam/xilinx/images/ogimage.jpg" class="bookmark-image"/></a></figure><figure id="1e44290e-e9b7-414c-b537-e54cf7ec95f5"><a  target="_blank" href="https://hdlbits.01xz.net/wiki/Main_Page" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">HDLBits</div><div class="bookmark-description">HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL). Earlier problems follow a tutorial style, while later problems will increasingly challenge your circuit design skills. Each problem requires you to design a small circuit in Verilog.</div></div><div class="bookmark-href">https://hdlbits.01xz.net/wiki/Main_Page</div></div><img src="https://hdlbits.01xz.net/mw/images/0/06/Logo_v.png" class="bookmark-image"/></a></figure><h2 id="a95a4241-f3ec-4e10-a4fb-c3b44f106e92" class="block-color-yellow_background">課程內容 (Course Content)</h2><h3 id="3ddb4eb2-80d1-4dd4-82da-5cf76eeabfdb" class="block-color-gray_background"><mark class="highlight-yellow">Digital System Building blocks</mark></h3><div id="0b27b67b-bef7-4a8b-a188-60fa3654a20b" class="column-list"><div id="52f7d6c5-d1b0-43f4-a8e7-5dd2fa288834" style="width:50%" class="column"><figure id="9f6e8012-009d-4596-92c5-e05a5142342f"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-01.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/3a81d600-5ccf-4ec3-afab-ddae1f694b90/digisys-w2-01.mp3</a></div></figure><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="fbedf4f6-a698-4022-9404-e6e0f1646ac8"><div style="font-size:1.5em"><img class="icon" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/yang-recording.png"/></div><div style="width:100%">A computer is a complex system composed of interconnected components that work together to provide us with an optimal computing experience. It consists of three main parts: the power supply, the motherboard, and the printed circuit boards. The power supply supplies power to the other components. The motherboard, the &quot;brain&quot; of the computer, hosts the processor, memory, and other components. The printed circuit boards connect the other components and allow them to communicate with each other. The motherboard is essential for a computer system&#x27;s functioning, housing integrated circuits, connectors, and other parts.</div></figure><p id="63132604-78d5-4d83-9f9d-43d5b1fc748a" class="">
</p></div><div id="4552dac7-ecc3-4126-9a58-2f3cdea04e74" style="width:50%" class="column"><figure id="2c2a176b-a927-477f-b8de-70fefc06d350" class="image"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/Untitled.png"><img style="width:480px" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/Untitled.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko, P.9</figcaption></figure></div></div><div id="c9e88240-a481-4f7c-ba2b-74234d17e2d9" class="column-list"><div id="9602ed59-1768-4869-b1b3-281cfbc074da" style="width:50%" class="column"><figure id="cf948fa6-b931-4c40-b6a3-f88721e7db81" class="image"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/Untitled%201.png"><img style="width:480px" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/Untitled%201.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko, P.10</figcaption></figure></div><div id="624e0ee7-79fb-4a31-8988-3f5cfc35ed19" style="width:50%" class="column"><figure id="7bb123f2-501e-4c7c-b683-1a7faa77364e"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-02.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/0b00ff03-1cfb-4841-9ff2-a413ad31cd86/digisys-w2-02.mp3</a></div></figure><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="a9c12164-21a1-4373-88ec-e34aea7f33c0"><div style="font-size:1.5em"><img class="icon" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/yang-recording%201.png"/></div><div style="width:100%">Integrated circuits are made from subcircuits, which are built with logic gates. These logic gates are usually made of CMOS transistors, which are made of PMOS and NMOS transistors. The mixture of these transistors makes them very efficient and dependable, and also able to make complex logic operations. This makes them great pieces for digital systems, and they are the foundation of all digital systems we use today. So, CMOS transistors in logic gates are very important for modern digital systems, making them more dependable and efficient than before.</div></figure><p id="a211beec-f544-41e5-a760-7d78c33b147a" class="">
</p></div></div><h3 id="4790858a-aaa6-4ed7-af8f-ffe571f4f0d0" class="block-color-gray_background"><mark class="highlight-yellow">Field-Programmable Gate Arrays (FPGAs) Building Blocks </mark></h3><div id="e01d5321-2a3f-4807-ab57-e4df36ae0007" class="column-list"><div id="c2919712-bd14-4de9-b25f-f3857faaeb1b" style="width:50.000000000000014%" class="column"><figure id="40bed120-4c9d-445d-87c2-8e966fb719c5" class="image"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/zynq-mp-core-single.png"><img style="width:800px" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/zynq-mp-core-single.png"/></a><figcaption><a  target="_blank" href="https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html">Xilinx Zynq 7000</a></figcaption></figure></div><div id="543ca3bb-9aa1-4015-b6ef-555dda85f032" style="width:50%" class="column"><figure id="1747cdb7-a258-4aa6-b2d5-e922e6096f3e"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-03.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/3743e0d1-582f-4145-8737-077ac6f587b9/digisys-w2-03.mp3</a></div></figure><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="a183b874-1625-426f-b829-8f91c035e10d"><div style="font-size:1.5em"><img class="icon" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/yang-recording%202.png"/></div><div style="width:100%">Today&#x27;s <strong>Field-Programmable Gate Arrays (FPGAs)</strong> are used in lots of different applications and made by companies like <strong>AMD (Xilinx)</strong> and <strong>Intel (Altra)</strong>. They have lots of components, like <strong>Logic Elements</strong>, <strong>programmable connections</strong>, <strong>IOBs</strong>, <strong>embedded processors</strong>, <strong>DSPs</strong>, <strong>memory</strong>, <strong>hard IPs</strong>, and <strong>power control circuits</strong>. Plus, they have lots of <strong>I/O (Input/Output)</strong> options for connecting to external devices, which makes them perfect for many different purposes. FPGAs are very configurable, so they can be used in many different ways and are cost-effective, making them a great choice for lots of applications.</div></figure></div></div><figure id="4cdc3d0f-4532-464e-ab55-cacb4fbcc85f"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-04.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/70420cf9-6a5d-42a0-a0c5-99a65169541f/digisys-w2-04.mp3</a></div></figure><ul id="3e66c009-2c11-485e-8add-d655049b318d" class="bulleted-list"><li style="list-style-type:disc">The Configurable Logic Block (CLB) is a programmable unit in Xilinx Field-Programmable Gate Arrays (FPGAs). It contains look-up tables, flip-flops, and routing resources, making it a versatile building block for digital circuit design. CLBs can be programmed to implement various functions, such as combinatorial and sequential logic, providing flexibility for designers.</li></ul><ul id="a8624d6b-4c3f-43ff-9033-dd0f58953041" class="bulleted-list"><li style="list-style-type:disc">Xilinx Zynq devices&#x27; Programmable Logic (PL) has programmable interconnection that allows signals to be connected between configurable logic blocks, digital signal processing blocks, and I/O blocks. This interconnection gives users the ability to create custom connections and reconfigure them to implement various digital circuit designs.</li></ul><ul id="1ff6928a-c6d6-434e-b614-45aa38497395" class="bulleted-list"><li style="list-style-type:disc">Input/Output Blocks (IOBs): These provide the interface between the FPGA and the external environment. They include input/output buffers, power-on reset circuitry, and other control functions to ensure proper operation. IOBs help ensure data is correctly transferred between the FPGA and the outside world.</li></ul><ul id="aecf3e90-6009-452e-9cd4-9c57e8e4d530" class="bulleted-list"><li style="list-style-type:disc">FPGAs often feature embedded processor cores, like Arm Cortex processors, to carry out control and management tasks. This allows for greater flexibility and efficiency.</li></ul><ul id="cdd2b1ba-a6d4-4b8f-8671-7f7c9bf1ef56" class="bulleted-list"><li style="list-style-type:disc">DSP Blocks: Optimized for performing arithmetic operations, such as multiplications and additions, these blocks are often used in high-speed signal processing applications.</li></ul><ul id="a8a2fcc7-4817-425b-aa35-62f111ec9b6e" class="bulleted-list"><li style="list-style-type:disc">Memory Blocks: These blocks comprise of both Random Access Memory (RAM) and Read-Only Memory (ROM) elements. They can be used to store data or to carry out memory-based functions.</li></ul><ul id="55d10c07-e015-4bfc-9828-fbe08c4049e2" class="bulleted-list"><li style="list-style-type:disc">Hard Intellectual Property (IP) Blocks are pre-designed circuits integrated into FPGAs to perform specific tasks, such as encryption, compression, and video processing.</li></ul><ul id="db0434d4-9104-4463-aa9e-c79f3fde5a16" class="bulleted-list"><li style="list-style-type:disc">Power Management Circuits: These circuits are responsible for controlling the power usage of the FPGA. This includes power-on reset, power sequencing, and power-saving modes. They help to ensure efficient power consumption.</li></ul><ul id="6cd046f3-f5b6-4f1a-9c00-9a828804a094" class="bulleted-list"><li style="list-style-type:disc">Advanced I/O Interfaces: Modern FPGAs boast high-speed I/O interfaces like PCIe, HDMI, and Ethernet, enabling fast data transfer and communication with other devices.</li></ul><h3 id="a3091e3e-fd44-4f87-ac42-ab1ceb2624dd" class="block-color-gray_background">Development board - Zedboard</h3><div id="06d3432b-428a-452d-948d-938ad3013068" class="column-list"><div id="1ef72b20-a42e-4237-9017-3563344a3eb5" style="width:50%" class="column"><figure id="72bf43c5-5712-4474-a3c9-38ba935843cb"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-05.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/6d16c37a-8021-4bc8-a3c6-12e436610dd1/digisys-w2-05.mp3</a></div></figure><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="21d25f3a-0ae7-435e-ad6d-da91d4aedbee"><div style="font-size:1.5em"><img class="icon" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/yang-recording%203.png"/></div><div style="width:100%">The Zedboard is a development board designed for rapid prototyping and system evaluation. It offers a powerful processor, memory, and I/O peripherals, making it ideal for creating innovative embedded designs. Applications such as industrial automation, medical imaging, robotics, and educational purposes can all be developed using this board.</div></figure></div><div id="76ab9004-610a-455e-889b-b7e3c59e4660" style="width:50%" class="column"><figure id="d826968b-4124-473c-a705-c598209e860c" class="image"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/Zedboard_-_%25E5%25B7%25B2%25E7%25B7%25A8%25E8%25BC%25AF_-_%25E5%25B7%25B2%25E7%25B7%25A8%25E8%25BC%25AF.png"><img style="width:1000px" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/Zedboard_-_%25E5%25B7%25B2%25E7%25B7%25A8%25E8%25BC%25AF_-_%25E5%25B7%25B2%25E7%25B7%25A8%25E8%25BC%25AF.png"/></a><figcaption><a  target="_blank" href="https://www.xilinx.com/products/boards-and-kits/1-8dyf-11.html">Avnet Zedboard</a></figcaption></figure><p id="2dfdf6eb-c542-499d-9160-99aefd07c9c0" class="">
</p></div></div><figure id="74e14300-79d2-4b0f-9bff-f4259b22aaae"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-06.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/61d38509-b7eb-47f9-a6f4-157b178e0bca/digisys-w2-06.mp3</a></div></figure><ul id="ce5c72cd-d504-41b2-9122-da6a064d69cc" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard is based on a System-on-a-Chip (SoC) Platform. This platform integrates all the components needed for a computer system into one chip, reducing cost and physical size while improving performance and efficiency.</li></ul><ul id="7dd4d9f9-a6ce-4c00-8ee3-5025a0e69e76" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard utilizes the Xilinx Zynq-7000 SoC, which merges a dual-core ARM Cortex-A9 processor with a programmable logic fabric. This combination enables the ZedBoard to carry out both processing tasks and programmable logic functions, making it suitable for a range of applications.</li></ul><ul id="d483b817-aac1-404c-8f7e-d20a9ab29f0e" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard&#x27;s programmable logic fabric is based on Xilinx&#x27;s 7-series Field Programmable Gate Arrays (FPGAs). This provides a high level of customization and flexibility, as the logic can be reconfigured to meet specific needs. The programmable logic fabric allows for a great degree of control and adaptability.</li></ul><ul id="e64e3ac2-ae38-4fad-945a-b2beb25540ea" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard comes with 1 GB of DDR3 SDRAM and 64 MB of quad-SPI flash memory, providing sufficient storage for the OS, apps, and data.</li></ul><ul id="454ae4fd-3a88-43a1-a1d1-24a4d4501a68" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard offers a range of I/O peripherals, such as USB, Ethernet, UART, SPI, I2C, and GPIO. These provide multiple connection possibilities, enabling the board to interact with a wide array of devices and systems.</li></ul><ul id="ffbbc349-d69a-4d7a-8280-36283c938647" class="bulleted-list"><li style="list-style-type:disc">Development Environment: The ZedBoard is supported by a comprehensive development environment, including Xilinx&#x27;s Vivado Design Suite and the PetaLinux Tools. These tools offer all the necessary components to design, implement, and debug custom digital systems on the ZedBoard.</li></ul><ul id="b726e7d0-5c06-46fb-a963-f75c35c2734d" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard is capable of running multiple operating systems, such as Linux, Android, and FreeRTOS. This flexibility makes it suitable for a variety of use cases, from embedded systems to high-performance computing.</li></ul><ul id="c342c61c-74f9-475e-8eee-568ca8d73a05" class="bulleted-list"><li style="list-style-type:disc">The ZedBoard is a powerful, versatile platform for digital system design. It offers a powerful processing system, programmable logic, ample memory and I/O, and a comprehensive development environment—allowing for great flexibility.</li></ul><p id="3c242e91-7c35-44d8-ae6e-578cf48c9e0f" class="">
</p><h2 id="6fe2142c-4847-496a-b305-cd9a39aaf330" class="block-color-yellow_background">補充內容 (Supplement Content)</h2><figure id="ee2e9e88-e0bf-4b2d-b1ae-d82e99a1ec1b"><div class="source"><a href="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/digisys-w2-07.mp3">https://s3-us-west-2.amazonaws.com/secure.notion-static.com/30a8198c-59cd-4308-9dc7-8c6a972cbc1b/digisys-w2-07.mp3</a></div></figure><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="bda97ea3-80b5-41dc-bd27-2714c854932e"><div style="font-size:1.5em"><img class="icon" src="%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E5%92%8C%20FPGA%20%E4%BB%8B%E7%B4%B9%2028287346a7a14d43ab5f5ec62c9798da/yang02.png"/></div><div style="width:100%">The Zynq 7000 serial FPGA that we will use after the midterm has videos that give an in-depth look. It is not necessary to watch these videos before using the Zedboard for designing and testing the digital systems learned in the course, but I recommend students watch them at least once to get a basic knowledge of the Zynq hardware architecture. This architecture includes a programmable logic, a processing system, and Input/Output, which are all important for successful use of the Zedboard. Having a greater understanding of the Zynq hardware architecture can give students the assurance to work on any Zedboard project during the course.</div></figure><p id="da74f42e-ae69-4b95-9d37-8c7bf1cf23da" class="">
</p><figure id="bdc1256c-f33f-4f96-82fb-14eec1da579a"><a  target="_blank" href="https://youtu.be/-VE97r5XpEU" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Zynq Hardware Architecture Highlights</div></div><div class="bookmark-href"><img src="https://www.google.com/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/-VE97r5XpEU</div></div><img src="https://i.ytimg.com/vi/-VE97r5XpEU/hqdefault.jpg" class="bookmark-image"/></a></figure><figure id="6a56add8-e7e7-454e-8196-5565c032f8de"><a  target="_blank" href="https://youtu.be/q6XayEBjpnA" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Zynq Programmable Logic Highlights</div></div><div class="bookmark-href"><img src="https://www.google.com/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/q6XayEBjpnA</div></div><img src="https://i.ytimg.com/vi/q6XayEBjpnA/hqdefault.jpg" class="bookmark-image"/></a></figure><figure id="5d5b7695-f201-426c-a3f3-2834845ecbbf"><a  target="_blank" href="https://youtu.be/U9dTqgKV2nA" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Zynq Processing System Highlights</div></div><div class="bookmark-href"><img src="https://www.google.com/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/U9dTqgKV2nA</div></div><img src="https://i.ytimg.com/vi/U9dTqgKV2nA/hqdefault.jpg" class="bookmark-image"/></a></figure><figure id="57658ff5-8713-4f8c-aac8-a8210591a45f"><a  target="_blank" href="https://youtu.be/AYAvmmycYro" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Zynq IO Highlights</div></div><div class="bookmark-href"><img src="https://www.google.com/favicon.ico" class="icon bookmark-icon"/>https://youtu.be/AYAvmmycYro</div></div><img src="https://i.ytimg.com/vi/AYAvmmycYro/hqdefault.jpg" class="bookmark-image"/></a></figure><p id="d947bd71-6be2-4ef9-b500-72d9a1b43a60" class="">
</p><figure id="4118aa6d-3abf-41f5-b910-60838489fb1a" class="image"><a href="%E7%B5%84%E5%90%88%E9%82%8F%E8%BC%AF%E9%9B%BB%E8%B7%AF%20-%20%E5%A4%9A%E5%B7%A5%E5%99%A8%E8%88%87%E9%81%8B%E7%AE%97%E9%9B%BB%E8%B7%AF%207437810149fd4e59b7fe435c1f16baaf/end1.png"><img style="width:4538px" src="%E7%B5%84%E5%90%88%E9%82%8F%E8%BC%AF%E9%9B%BB%E8%B7%AF%20-%20%E5%A4%9A%E5%B7%A5%E5%99%A8%E8%88%87%E9%81%8B%E7%AE%97%E9%9B%BB%E8%B7%AF%207437810149fd4e59b7fe435c1f16baaf/end1.png"/></a></figure><p id="4d5cb8a7-8b70-4010-9419-62224f37181b" class="">
</p></div></article>
<script>hljs.highlightAll();</script>
</body></html>