INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link
	Log files: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin.link_summary, at Fri Sep 15 11:01:28 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Sep 15 11:01:28 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link/v++_link_k_kem_enc.hw.4_guidance.html', at Fri Sep 15 11:01:29 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:01:39] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xobj/k_kem_enc.hw.4.xo --config /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Sep 15 11:01:40 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xobj/k_kem_enc.hw.4.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:01:43] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/iprepo/xilinx_com_hls_k_kem_enc_0_0,k_kem_enc -o /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:01:47] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.438 ; gain = 0.000 ; free physical = 117583 ; free virtual = 244986
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:01:47] cfgen started: /opt/Xilinx/Vitis/2021.2/bin/cfgen  -sp k_kem_enc_1.m_axi_gmemct:HBM[0] -sp k_kem_enc_1.m_axi_gmemss:HBM[1] -sp k_kem_enc_1.m_axi_gmembuf:HBM[2] -sp k_kem_enc_1.m_axi_gmempk:HBM[3] -dmclkid 0 -r /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: k_kem_enc, num: 1  {k_kem_enc_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: k_kem_enc_1, k_port: m_axi_gmemct, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: k_kem_enc_1, k_port: m_axi_gmemss, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: k_kem_enc_1, k_port: m_axi_gmembuf, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: k_kem_enc_1, k_port: m_axi_gmempk, sptag: HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument k_kem_enc_1.ct to HBM[0] for directive k_kem_enc_1.m_axi_gmemct:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument k_kem_enc_1.ss to HBM[1] for directive k_kem_enc_1.m_axi_gmemss:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument k_kem_enc_1.buf to HBM[2] for directive k_kem_enc_1.m_axi_gmembuf:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument k_kem_enc_1.pk to HBM[3] for directive k_kem_enc_1.m_axi_gmempk:HBM[3]
INFO: [SYSTEM_LINK 82-37] [11:01:53] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.438 ; gain = 0.000 ; free physical = 115954 ; free virtual = 243372
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:01:53] cf2bd started: /opt/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.xsd --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:01:55] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.438 ; gain = 0.000 ; free physical = 115752 ; free virtual = 243179
INFO: [v++ 60-1441] [11:01:55] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 115711 ; free virtual = 243133
INFO: [v++ 60-1443] [11:01:55] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/sdsl.dat -rtd /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/cf2sw.rtd -nofilter /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/cf2sw_full.rtd -xclbin /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xclbin_orig.xml -o /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
INFO: [v++ 60-1441] [11:01:58] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 115812 ; free virtual = 243287
INFO: [v++ 60-1443] [11:01:58] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
INFO: [v++ 60-1441] [11:01:58] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 115736 ; free virtual = 243213
INFO: [v++ 60-1443] [11:01:58] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/.ipcache --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int --log_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link --report_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link --config /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/vplConfig.ini -k /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link --no-info --iprepo /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_kem_enc_0_0 --messageDb /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link/vpl.pb /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/hw_platform
[11:02:48] Run vpl: Step create_project: Started
Creating Vivado project.
[11:02:52] Run vpl: Step create_project: Completed
[11:02:52] Run vpl: Step create_bd: Started
[11:04:12] Run vpl: Step create_bd: RUNNING...
[11:04:16] Run vpl: Step create_bd: Completed
[11:04:16] Run vpl: Step update_bd: Started
[11:04:17] Run vpl: Step update_bd: Completed
[11:04:17] Run vpl: Step generate_target: Started
[11:05:20] Run vpl: Step generate_target: Completed
[11:05:20] Run vpl: Step config_hw_runs: Started
[11:05:22] Run vpl: Step config_hw_runs: Completed
[11:05:22] Run vpl: Step synth: Started
[11:05:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:06:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:07:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:07:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:08:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:08:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:09:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:09:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:10:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:10:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:11:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:11:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:12:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:12:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:13:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:13:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:14:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:14:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:15:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:15:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:16:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:16:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:17:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:17:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:18:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[11:18:56] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[11:19:27] Top-level synthesis in progress.
[11:19:57] Top-level synthesis in progress.
[11:20:28] Top-level synthesis in progress.
[11:20:59] Top-level synthesis in progress.
[11:21:30] Top-level synthesis in progress.
[11:21:52] Run vpl: Step synth: Completed
[11:21:52] Run vpl: Step impl: Started
[11:29:34] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 27m 34s 

[11:29:34] Starting logic optimization..
[11:30:05] Phase 1 Retarget
[11:30:36] Phase 2 Constant propagation
[11:30:36] Phase 3 Sweep
[11:31:06] Phase 4 BUFG optimization
[11:31:06] Phase 5 Shift Register Optimization
[11:31:06] Phase 6 Post Processing Netlist
[11:32:39] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 04s 

[11:32:39] Starting logic placement..
[11:33:10] Phase 1 Placer Initialization
[11:33:10] Phase 1.1 Placer Initialization Netlist Sorting
[11:36:46] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[11:37:16] Phase 1.3 Build Placer Netlist Model
[11:38:49] Phase 1.4 Constrain Clocks/Macros
[11:39:19] Phase 2 Global Placement
[11:39:19] Phase 2.1 Floorplanning
[11:39:19] Phase 2.1.1 Partition Driven Placement
[11:39:19] Phase 2.1.1.1 PBP: Partition Driven Placement
[11:39:50] Phase 2.1.1.2 PBP: Clock Region Placement
[11:40:21] Phase 2.1.1.3 PBP: Compute Congestion
[11:40:52] Phase 2.1.1.4 PBP: UpdateTiming
[11:40:52] Phase 2.1.1.5 PBP: Add part constraints
[11:41:22] Phase 2.2 Physical Synthesis After Floorplan
[11:41:22] Phase 2.3 Update Timing before SLR Path Opt
[11:41:22] Phase 2.4 Post-Processing in Floorplanning
[11:41:22] Phase 2.5 Global Placement Core
[11:48:34] Phase 2.5.1 Physical Synthesis In Placer
[11:50:39] Phase 3 Detail Placement
[11:50:39] Phase 3.1 Commit Multi Column Macros
[11:51:11] Phase 3.2 Commit Most Macros & LUTRAMs
[11:51:42] Phase 3.3 Small Shape DP
[11:51:42] Phase 3.3.1 Small Shape Clustering
[11:51:42] Phase 3.3.2 Flow Legalize Slice Clusters
[11:51:42] Phase 3.3.3 Slice Area Swap
[11:52:44] Phase 3.4 Place Remaining
[11:52:44] Phase 3.5 Re-assign LUT pins
[11:53:16] Phase 3.6 Pipeline Register Optimization
[11:53:16] Phase 3.7 Fast Optimization
[11:53:47] Phase 4 Post Placement Optimization and Clean-Up
[11:53:47] Phase 4.1 Post Commit Optimization
[11:54:49] Phase 4.1.1 Post Placement Optimization
[11:54:49] Phase 4.1.1.1 BUFG Insertion
[11:54:49] Phase 1 Physical Synthesis Initialization
[11:55:21] Phase 4.1.1.2 BUFG Replication
[11:55:52] Phase 4.1.1.3 Post Placement Timing Optimization
[12:02:41] Phase 4.1.1.4 Replication
[12:03:43] Phase 4.2 Post Placement Cleanup
[12:03:43] Phase 4.3 Placer Reporting
[12:03:43] Phase 4.3.1 Print Estimated Congestion
[12:04:14] Phase 4.4 Final Placement Cleanup
[12:06:50] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 34m 10s 

[12:06:50] Starting logic routing..
[12:07:21] Phase 1 Build RT Design
[12:09:29] Phase 2 Router Initialization
[12:09:29] Phase 2.1 Fix Topology Constraints
[12:09:29] Phase 2.2 Pre Route Cleanup
[12:09:29] Phase 2.3 Global Clock Net Routing
[12:10:02] Phase 2.4 Update Timing
[12:11:38] Phase 2.5 Update Timing for Bus Skew
[12:11:38] Phase 2.5.1 Update Timing
[12:12:11] Phase 3 Initial Routing
[12:12:11] Phase 3.1 Global Routing
[12:13:14] Phase 4 Rip-up And Reroute
[12:13:14] Phase 4.1 Global Iteration 0
[12:22:06] Phase 4.2 Global Iteration 1
[12:24:11] Phase 4.3 Global Iteration 2
[12:26:47] Phase 5 Delay and Skew Optimization
[12:26:47] Phase 5.1 Delay CleanUp
[12:26:47] Phase 5.1.1 Update Timing
[12:27:50] Phase 5.2 Clock Skew Optimization
[12:27:50] Phase 6 Post Hold Fix
[12:27:50] Phase 6.1 Hold Fix Iter
[12:27:50] Phase 6.1.1 Update Timing
[12:28:21] Phase 6.1.2 Lut RouteThru Assignment for hold
[12:28:53] Phase 6.2 Additional Hold Fix
[12:29:56] Phase 7 Leaf Clock Prog Delay Opt
[12:30:28] Phase 8 Route finalize
[12:30:28] Phase 9 Verifying routed nets
[12:30:59] Phase 10 Depositing Routes
[12:31:30] Phase 11 Resolve XTalk
[12:31:30] Phase 12 Post Router Timing
[12:31:30] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 40s 

[12:31:30] Starting bitstream generation..
[12:39:59] Creating bitmap...
[12:45:36] Run vpl: Step impl: Completed
[12:45:37] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[12:45:37] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 14m 06s 
[12:45:37] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [12:45:39] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:48 ; elapsed = 01:43:40 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 53484 ; free virtual = 193067
INFO: [v++ 60-1443] [12:45:39] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/address_map.xml -sdsl /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/sdsl.dat -xclbin /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xclbin_orig.xml -rtd /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.rtd -o /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [12:45:42] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 55458 ; free virtual = 195040
INFO: [v++ 60-1443] [12:45:42] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.rtd --append-section :JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4_xml.rtd --add-section BUILD_METADATA:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.xml --add-section SYSTEM_METADATA:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/systemDiagramModelSlrBaseAddress.json --output /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
XRT Build Version: 2.8.0 (master)
       Build Date: 2020-10-07 18:28:36
          Hash ID: 1f714c4db4541b793423d51cf78ffa2bb4f3797c
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 46405839 bytes
Format : RAW
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3544 bytes
Format : JSON
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 128349 bytes
Format : RAW
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 16674 bytes
Format : RAW
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (46581008 bytes) to the output file: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [12:45:43] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 55396 ; free virtual = 195024
INFO: [v++ 60-1443] [12:45:43] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin.info --input /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
INFO: [v++ 60-1441] [12:45:44] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 55333 ; free virtual = 194961
INFO: [v++ 60-1443] [12:45:44] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link
INFO: [v++ 60-1441] [12:45:44] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.160 ; gain = 0.000 ; free physical = 55333 ; free virtual = 194961
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link/system_estimate_k_kem_enc.hw.4.xtxt
INFO: [v++ 60-586] Created /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.ltx
INFO: [v++ 60-586] Created xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link/v++_link_k_kem_enc.hw.4_guidance.html
	Timing Report: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link/vivado.log
	Steps Log File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 44m 27s
