\hypertarget{struct_c_m_p___mem_map}{}\section{C\+M\+P\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_m_p___mem_map}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_ad56a4dbaba4426c89e4d9b256173ab84}{C\+R0}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_ab790f5d18ef53ba0c9cfc2b5f3ce6668}{C\+R1}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_aa793447f43fa77759b6eaf1620bed4bc}{F\+P\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_a3fe55f0243869b50fc54acb9c194d970}{S\+C\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_a64ad86546fe53058b6fdd5ca1252f7c2}{D\+A\+C\+C\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_a3b48de300c4b4116ebb942659a2948a2}{M\+U\+X\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+P -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_c_m_p___mem_map_ad56a4dbaba4426c89e4d9b256173ab84}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+C\+R0}\label{struct_c_m_p___mem_map_ad56a4dbaba4426c89e4d9b256173ab84}
C\+M\+P Control Register 0, offset\+: 0x0 \hypertarget{struct_c_m_p___mem_map_ab790f5d18ef53ba0c9cfc2b5f3ce6668}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+C\+R1}\label{struct_c_m_p___mem_map_ab790f5d18ef53ba0c9cfc2b5f3ce6668}
C\+M\+P Control Register 1, offset\+: 0x1 \hypertarget{struct_c_m_p___mem_map_a64ad86546fe53058b6fdd5ca1252f7c2}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!D\+A\+C\+C\+R@{D\+A\+C\+C\+R}}
\index{D\+A\+C\+C\+R@{D\+A\+C\+C\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+D\+A\+C\+C\+R}\label{struct_c_m_p___mem_map_a64ad86546fe53058b6fdd5ca1252f7c2}
D\+A\+C Control Register, offset\+: 0x4 \hypertarget{struct_c_m_p___mem_map_aa793447f43fa77759b6eaf1620bed4bc}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!F\+P\+R@{F\+P\+R}}
\index{F\+P\+R@{F\+P\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{F\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+F\+P\+R}\label{struct_c_m_p___mem_map_aa793447f43fa77759b6eaf1620bed4bc}
C\+M\+P Filter Period Register, offset\+: 0x2 \hypertarget{struct_c_m_p___mem_map_a3b48de300c4b4116ebb942659a2948a2}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!M\+U\+X\+C\+R@{M\+U\+X\+C\+R}}
\index{M\+U\+X\+C\+R@{M\+U\+X\+C\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{M\+U\+X\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+M\+U\+X\+C\+R}\label{struct_c_m_p___mem_map_a3b48de300c4b4116ebb942659a2948a2}
M\+U\+X Control Register, offset\+: 0x5 \hypertarget{struct_c_m_p___mem_map_a3fe55f0243869b50fc54acb9c194d970}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!S\+C\+R@{S\+C\+R}}
\index{S\+C\+R@{S\+C\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+S\+C\+R}\label{struct_c_m_p___mem_map_a3fe55f0243869b50fc54acb9c194d970}
C\+M\+P Status and Control Register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
