# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "60e04341"
attribute \hdlname "\\latch_loop"
attribute \top 1
attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:18.1-63.10"
module \latch_loop
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:24.8-24.13"
  wire \GND_1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:25.8-25.13"
  wire \VCC_1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:26.8-26.21"
  wire \a_reg_i_1_n_0
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:21.9-21.11"
  wire input 1 \en
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:28.8-28.15"
  wire \en_IBUF
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:29.8-29.20"
  wire \en_IBUF_BUFG
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:22.10-22.11"
  wire output 2 \q
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:31.8-31.14"
  wire \q_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:33.7-34.19"
  cell \GND \GND
    connect \G \GND_1
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:35.7-36.19"
  cell \VCC \VCC
    connect \P \VCC_1
  end
  attribute \XILINX_LEGACY_PRIM "LD"
  attribute \XILINX_TRANSFORM_PINMAP "VCC:GE GND:CLR"
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:41.5-46.20"
  cell \LDCE \a_reg
    parameter \INIT 1'0
    connect \CLR \GND_1
    connect \D \a_reg_i_1_n_0
    connect \G \en_IBUF_BUFG
    connect \GE \VCC_1
    connect \Q \q_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:49.5-51.27"
  cell \LUT1 \a_reg_i_1
    parameter \INIT 2'01
    connect \I0 \q_OBUF
    connect \O \a_reg_i_1_n_0
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:52.8-54.26"
  cell \BUFG \en_IBUF_BUFG_inst
    connect \I \en_IBUF
    connect \O \en_IBUF_BUFG
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:57.5-59.21"
  cell \IBUF \en_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \en
    connect \O \en_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch_loop/outputs_vivado_xilinx_7/netlist.v:60.8-62.15"
  cell \OBUF \q_OBUF_inst
    connect \I \q_OBUF
    connect \O \q
  end
end
