
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002984  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  00002984  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000008b8  200000b0  00002a34  000100b0  2**2
                  ALLOC
  3 .stack        00002000  20000968  000032ec  000100b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000100b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000100d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001cf0c  00000000  00000000  00010133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002e54  00000000  00000000  0002d03f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007da4  00000000  00000000  0002fe93  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000538  00000000  00000000  00037c37  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008f0  00000000  00000000  0003816f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019354  00000000  00000000  00038a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e0a5  00000000  00000000  00051db3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00085d85  00000000  00000000  0005fe58  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000d38  00000000  00000000  000e5be0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002968 	.word	0x20002968
       4:	0000199d 	.word	0x0000199d
       8:	00001999 	.word	0x00001999
       c:	00001999 	.word	0x00001999
	...
      2c:	00001999 	.word	0x00001999
	...
      38:	00001999 	.word	0x00001999
      3c:	00001999 	.word	0x00001999
      40:	00001999 	.word	0x00001999
      44:	00001999 	.word	0x00001999
      48:	00001999 	.word	0x00001999
      4c:	00001999 	.word	0x00001999
      50:	00001999 	.word	0x00001999
      54:	00001999 	.word	0x00001999
      58:	00001999 	.word	0x00001999
      5c:	00001999 	.word	0x00001999
      60:	00001999 	.word	0x00001999
      64:	00001275 	.word	0x00001275
      68:	00001285 	.word	0x00001285
      6c:	00001295 	.word	0x00001295
      70:	000012a5 	.word	0x000012a5
      74:	00001999 	.word	0x00001999
      78:	00001999 	.word	0x00001999
      7c:	00001999 	.word	0x00001999
      80:	00001999 	.word	0x00001999
      84:	00001999 	.word	0x00001999
      88:	00001999 	.word	0x00001999
      8c:	00001999 	.word	0x00001999
      90:	00001999 	.word	0x00001999
      94:	00001999 	.word	0x00001999
      98:	00001999 	.word	0x00001999
      9c:	00001999 	.word	0x00001999
      a0:	00001999 	.word	0x00001999
      a4:	00001999 	.word	0x00001999
      a8:	00001999 	.word	0x00001999
      ac:	00001999 	.word	0x00001999

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	00002984 	.word	0x00002984

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00002984 	.word	0x00002984
     104:	200000b4 	.word	0x200000b4
     108:	00002984 	.word	0x00002984
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	2000010c 	.word	0x2000010c
     14c:	20000948 	.word	0x20000948
     150:	00000d1d 	.word	0x00000d1d
     154:	41004400 	.word	0x41004400
     158:	00000e09 	.word	0x00000e09

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	000012b5 	.word	0x000012b5
     2f8:	00001751 	.word	0x00001751
     2fc:	000f4240 	.word	0x000f4240
     300:	00001b89 	.word	0x00001b89
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000948 	.word	0x20000948
     310:	000012f1 	.word	0x000012f1
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	2000010c 	.word	0x2000010c
     328:	42000c00 	.word	0x42000c00
     32c:	00000b05 	.word	0x00000b05
     330:	00001249 	.word	0x00001249
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	20000148 	.word	0x20000148
     340:	00001c87 	.word	0x00001c87

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	2000010c 	.word	0x2000010c
     380:	20000948 	.word	0x20000948
     384:	00000d1d 	.word	0x00000d1d
     388:	41004400 	.word	0x41004400
     38c:	00000e09 	.word	0x00000e09

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	2000010c 	.word	0x2000010c
     3d0:	20000948 	.word	0x20000948
     3d4:	00000d1d 	.word	0x00000d1d
     3d8:	00000111 	.word	0x00000111
     3dc:	20000548 	.word	0x20000548
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	2000010c 	.word	0x2000010c
     424:	20000948 	.word	0x20000948
     428:	00000d1d 	.word	0x00000d1d
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     434:	4b01      	ldr	r3, [pc, #4]	; (43c <gfx_mono_set_framebuffer+0x8>)
     436:	6018      	str	r0, [r3, #0]
}
     438:	4770      	bx	lr
     43a:	46c0      	nop			; (mov r8, r8)
     43c:	200000cc 	.word	0x200000cc

00000440 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     440:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     442:	01c9      	lsls	r1, r1, #7
     444:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     446:	4906      	ldr	r1, [pc, #24]	; (460 <gfx_mono_framebuffer_put_page+0x20>)
     448:	6809      	ldr	r1, [r1, #0]
     44a:	188a      	adds	r2, r1, r2
     44c:	1e5c      	subs	r4, r3, #1
     44e:	b2e4      	uxtb	r4, r4
     450:	3401      	adds	r4, #1
     452:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     454:	5cc1      	ldrb	r1, [r0, r3]
     456:	54d1      	strb	r1, [r2, r3]
     458:	3301      	adds	r3, #1
	} while (--width > 0);
     45a:	42a3      	cmp	r3, r4
     45c:	d1fa      	bne.n	454 <gfx_mono_framebuffer_put_page+0x14>
}
     45e:	bd10      	pop	{r4, pc}
     460:	200000cc 	.word	0x200000cc

00000464 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     464:	4b02      	ldr	r3, [pc, #8]	; (470 <gfx_mono_framebuffer_put_byte+0xc>)
     466:	681b      	ldr	r3, [r3, #0]
     468:	01c0      	lsls	r0, r0, #7
     46a:	1841      	adds	r1, r0, r1
     46c:	54ca      	strb	r2, [r1, r3]
}
     46e:	4770      	bx	lr
     470:	200000cc 	.word	0x200000cc

00000474 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     474:	4b02      	ldr	r3, [pc, #8]	; (480 <gfx_mono_framebuffer_get_byte+0xc>)
     476:	681b      	ldr	r3, [r3, #0]
     478:	01c0      	lsls	r0, r0, #7
     47a:	1840      	adds	r0, r0, r1
     47c:	5c18      	ldrb	r0, [r3, r0]
}
     47e:	4770      	bx	lr
     480:	200000cc 	.word	0x200000cc

00000484 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     484:	b5f0      	push	{r4, r5, r6, r7, lr}
     486:	4647      	mov	r7, r8
     488:	b480      	push	{r7}
     48a:	1c04      	adds	r4, r0, #0
     48c:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     48e:	b243      	sxtb	r3, r0
     490:	2b00      	cmp	r3, #0
     492:	db22      	blt.n	4da <gfx_mono_framebuffer_draw_pixel+0x56>
     494:	293f      	cmp	r1, #63	; 0x3f
     496:	d820      	bhi.n	4da <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     498:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     49a:	00f7      	lsls	r7, r6, #3
     49c:	1bc9      	subs	r1, r1, r7
     49e:	2701      	movs	r7, #1
     4a0:	408f      	lsls	r7, r1
     4a2:	b2fb      	uxtb	r3, r7
     4a4:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     4a6:	1c30      	adds	r0, r6, #0
     4a8:	1c21      	adds	r1, r4, #0
     4aa:	4b0d      	ldr	r3, [pc, #52]	; (4e0 <gfx_mono_framebuffer_draw_pixel+0x5c>)
     4ac:	4798      	blx	r3
     4ae:	1c02      	adds	r2, r0, #0

	switch (color) {
     4b0:	2d01      	cmp	r5, #1
     4b2:	d004      	beq.n	4be <gfx_mono_framebuffer_draw_pixel+0x3a>
     4b4:	2d00      	cmp	r5, #0
     4b6:	d006      	beq.n	4c6 <gfx_mono_framebuffer_draw_pixel+0x42>
     4b8:	2d02      	cmp	r5, #2
     4ba:	d007      	beq.n	4cc <gfx_mono_framebuffer_draw_pixel+0x48>
     4bc:	e009      	b.n	4d2 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     4be:	4643      	mov	r3, r8
     4c0:	4318      	orrs	r0, r3
     4c2:	b2c2      	uxtb	r2, r0
		break;
     4c4:	e005      	b.n	4d2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     4c6:	43b8      	bics	r0, r7
     4c8:	b2c2      	uxtb	r2, r0
		break;
     4ca:	e002      	b.n	4d2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     4cc:	4643      	mov	r3, r8
     4ce:	4058      	eors	r0, r3
     4d0:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     4d2:	1c30      	adds	r0, r6, #0
     4d4:	1c21      	adds	r1, r4, #0
     4d6:	4b03      	ldr	r3, [pc, #12]	; (4e4 <gfx_mono_framebuffer_draw_pixel+0x60>)
     4d8:	4798      	blx	r3
}
     4da:	bc04      	pop	{r2}
     4dc:	4690      	mov	r8, r2
     4de:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4e0:	00000475 	.word	0x00000475
     4e4:	00000465 	.word	0x00000465

000004e8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     4e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     4ea:	4657      	mov	r7, sl
     4ec:	464e      	mov	r6, r9
     4ee:	4645      	mov	r5, r8
     4f0:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     4f2:	1884      	adds	r4, r0, r2
     4f4:	2c80      	cmp	r4, #128	; 0x80
     4f6:	dd03      	ble.n	500 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     4f8:	2280      	movs	r2, #128	; 0x80
     4fa:	4252      	negs	r2, r2
     4fc:	1a12      	subs	r2, r2, r0
     4fe:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     500:	2a00      	cmp	r2, #0
     502:	d053      	beq.n	5ac <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     504:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     506:	00e5      	lsls	r5, r4, #3
     508:	1b49      	subs	r1, r1, r5
     50a:	2501      	movs	r5, #1
     50c:	408d      	lsls	r5, r1
     50e:	46a8      	mov	r8, r5
     510:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     512:	2b01      	cmp	r3, #1
     514:	d00b      	beq.n	52e <gfx_mono_generic_draw_horizontal_line+0x46>
     516:	2b00      	cmp	r3, #0
     518:	d011      	beq.n	53e <gfx_mono_generic_draw_horizontal_line+0x56>
     51a:	2b02      	cmp	r3, #2
     51c:	d146      	bne.n	5ac <gfx_mono_generic_draw_horizontal_line+0xc4>
     51e:	1c15      	adds	r5, r2, #0
     520:	3801      	subs	r0, #1
     522:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     524:	4b24      	ldr	r3, [pc, #144]	; (5b8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     526:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     528:	4924      	ldr	r1, [pc, #144]	; (5bc <gfx_mono_generic_draw_horizontal_line+0xd4>)
     52a:	4688      	mov	r8, r1
     52c:	e02f      	b.n	58e <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     52e:	1c15      	adds	r5, r2, #0
     530:	3801      	subs	r0, #1
     532:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     534:	4b20      	ldr	r3, [pc, #128]	; (5b8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     536:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     538:	4920      	ldr	r1, [pc, #128]	; (5bc <gfx_mono_generic_draw_horizontal_line+0xd4>)
     53a:	4688      	mov	r8, r1
     53c:	e006      	b.n	54c <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     53e:	1c15      	adds	r5, r2, #0
     540:	3801      	subs	r0, #1
     542:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     544:	4b1c      	ldr	r3, [pc, #112]	; (5b8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     546:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     548:	4f1c      	ldr	r7, [pc, #112]	; (5bc <gfx_mono_generic_draw_horizontal_line+0xd4>)
     54a:	e00f      	b.n	56c <gfx_mono_generic_draw_horizontal_line+0x84>
     54c:	4651      	mov	r1, sl
     54e:	186e      	adds	r6, r5, r1
     550:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     552:	1c20      	adds	r0, r4, #0
     554:	1c31      	adds	r1, r6, #0
     556:	47c8      	blx	r9
			temp |= pixelmask;
     558:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     55a:	b2c2      	uxtb	r2, r0
     55c:	1c20      	adds	r0, r4, #0
     55e:	1c31      	adds	r1, r6, #0
     560:	47c0      	blx	r8
     562:	3d01      	subs	r5, #1
     564:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     566:	2d00      	cmp	r5, #0
     568:	d1f0      	bne.n	54c <gfx_mono_generic_draw_horizontal_line+0x64>
     56a:	e01f      	b.n	5ac <gfx_mono_generic_draw_horizontal_line+0xc4>
     56c:	4653      	mov	r3, sl
     56e:	18ee      	adds	r6, r5, r3
     570:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     572:	1c20      	adds	r0, r4, #0
     574:	1c31      	adds	r1, r6, #0
     576:	47c8      	blx	r9
			temp &= ~pixelmask;
     578:	4641      	mov	r1, r8
     57a:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     57c:	b2c2      	uxtb	r2, r0
     57e:	1c20      	adds	r0, r4, #0
     580:	1c31      	adds	r1, r6, #0
     582:	47b8      	blx	r7
     584:	3d01      	subs	r5, #1
     586:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     588:	2d00      	cmp	r5, #0
     58a:	d1ef      	bne.n	56c <gfx_mono_generic_draw_horizontal_line+0x84>
     58c:	e00e      	b.n	5ac <gfx_mono_generic_draw_horizontal_line+0xc4>
     58e:	4653      	mov	r3, sl
     590:	18ee      	adds	r6, r5, r3
     592:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     594:	1c20      	adds	r0, r4, #0
     596:	1c31      	adds	r1, r6, #0
     598:	47c8      	blx	r9
			temp ^= pixelmask;
     59a:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     59c:	b2c2      	uxtb	r2, r0
     59e:	1c20      	adds	r0, r4, #0
     5a0:	1c31      	adds	r1, r6, #0
     5a2:	47c0      	blx	r8
     5a4:	3d01      	subs	r5, #1
     5a6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     5a8:	2d00      	cmp	r5, #0
     5aa:	d1f0      	bne.n	58e <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     5ac:	bc1c      	pop	{r2, r3, r4}
     5ae:	4690      	mov	r8, r2
     5b0:	4699      	mov	r9, r3
     5b2:	46a2      	mov	sl, r4
     5b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5b6:	46c0      	nop			; (mov r8, r8)
     5b8:	00000475 	.word	0x00000475
     5bc:	00000465 	.word	0x00000465

000005c0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5c2:	464f      	mov	r7, r9
     5c4:	4646      	mov	r6, r8
     5c6:	b4c0      	push	{r6, r7}
     5c8:	1c05      	adds	r5, r0, #0
     5ca:	1c16      	adds	r6, r2, #0
     5cc:	aa08      	add	r2, sp, #32
     5ce:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     5d0:	2b00      	cmp	r3, #0
     5d2:	d00f      	beq.n	5f4 <gfx_mono_generic_draw_filled_rect+0x34>
     5d4:	1c1c      	adds	r4, r3, #0
     5d6:	3901      	subs	r1, #1
     5d8:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     5da:	4b08      	ldr	r3, [pc, #32]	; (5fc <gfx_mono_generic_draw_filled_rect+0x3c>)
     5dc:	4698      	mov	r8, r3
     5de:	464b      	mov	r3, r9
     5e0:	18e1      	adds	r1, r4, r3
     5e2:	b2c9      	uxtb	r1, r1
     5e4:	1c28      	adds	r0, r5, #0
     5e6:	1c32      	adds	r2, r6, #0
     5e8:	1c3b      	adds	r3, r7, #0
     5ea:	47c0      	blx	r8
     5ec:	3c01      	subs	r4, #1
     5ee:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     5f0:	2c00      	cmp	r4, #0
     5f2:	d1f4      	bne.n	5de <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     5f4:	bc0c      	pop	{r2, r3}
     5f6:	4690      	mov	r8, r2
     5f8:	4699      	mov	r9, r3
     5fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5fc:	000004e9 	.word	0x000004e9

00000600 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     602:	465f      	mov	r7, fp
     604:	4656      	mov	r6, sl
     606:	464d      	mov	r5, r9
     608:	4644      	mov	r4, r8
     60a:	b4f0      	push	{r4, r5, r6, r7}
     60c:	1c05      	adds	r5, r0, #0
     60e:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     610:	7843      	ldrb	r3, [r0, #1]
     612:	08db      	lsrs	r3, r3, #3
     614:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     616:	08d2      	lsrs	r2, r2, #3
     618:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     61a:	7883      	ldrb	r3, [r0, #2]
     61c:	2b00      	cmp	r3, #0
     61e:	d008      	beq.n	632 <gfx_mono_generic_put_bitmap+0x32>
     620:	2b01      	cmp	r3, #1
     622:	d134      	bne.n	68e <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     624:	4650      	mov	r0, sl
     626:	2800      	cmp	r0, #0
     628:	d031      	beq.n	68e <gfx_mono_generic_put_bitmap+0x8e>
     62a:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     62c:	491b      	ldr	r1, [pc, #108]	; (69c <gfx_mono_generic_put_bitmap+0x9c>)
     62e:	4689      	mov	r9, r1
     630:	e015      	b.n	65e <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     632:	2400      	movs	r4, #0
     634:	4652      	mov	r2, sl
     636:	2a00      	cmp	r2, #0
     638:	d11a      	bne.n	670 <gfx_mono_generic_put_bitmap+0x70>
     63a:	e028      	b.n	68e <gfx_mono_generic_put_bitmap+0x8e>
     63c:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     63e:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     640:	4373      	muls	r3, r6
     642:	6868      	ldr	r0, [r5, #4]
     644:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     646:	5cd2      	ldrb	r2, [r2, r3]
     648:	4640      	mov	r0, r8
     64a:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     64c:	3401      	adds	r4, #1
     64e:	b2e4      	uxtb	r4, r4
     650:	782b      	ldrb	r3, [r5, #0]
     652:	42a3      	cmp	r3, r4
     654:	d8f2      	bhi.n	63c <gfx_mono_generic_put_bitmap+0x3c>
     656:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     658:	b2f3      	uxtb	r3, r6
     65a:	4553      	cmp	r3, sl
     65c:	d217      	bcs.n	68e <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     65e:	782b      	ldrb	r3, [r5, #0]
     660:	2b00      	cmp	r3, #0
     662:	d0f8      	beq.n	656 <gfx_mono_generic_put_bitmap+0x56>
     664:	2400      	movs	r4, #0
     666:	4659      	mov	r1, fp
     668:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     66a:	b2d2      	uxtb	r2, r2
     66c:	4690      	mov	r8, r2
     66e:	e7e5      	b.n	63c <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     670:	4e0b      	ldr	r6, [pc, #44]	; (6a0 <gfx_mono_generic_put_bitmap+0xa0>)
     672:	782b      	ldrb	r3, [r5, #0]
     674:	1c18      	adds	r0, r3, #0
     676:	4360      	muls	r0, r4
     678:	686a      	ldr	r2, [r5, #4]
     67a:	1810      	adds	r0, r2, r0
     67c:	465a      	mov	r2, fp
     67e:	1911      	adds	r1, r2, r4
     680:	b2c9      	uxtb	r1, r1
     682:	1c3a      	adds	r2, r7, #0
     684:	47b0      	blx	r6
     686:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     688:	b2e3      	uxtb	r3, r4
     68a:	459a      	cmp	sl, r3
     68c:	d8f1      	bhi.n	672 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     68e:	bc3c      	pop	{r2, r3, r4, r5}
     690:	4690      	mov	r8, r2
     692:	4699      	mov	r9, r3
     694:	46a2      	mov	sl, r4
     696:	46ab      	mov	fp, r5
     698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	00000465 	.word	0x00000465
     6a0:	00000441 	.word	0x00000441

000006a4 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	464f      	mov	r7, r9
     6a8:	4646      	mov	r6, r8
     6aa:	b4c0      	push	{r6, r7}
     6ac:	b083      	sub	sp, #12
     6ae:	1c06      	adds	r6, r0, #0
     6b0:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     6b2:	7c00      	ldrb	r0, [r0, #16]
     6b4:	2103      	movs	r1, #3
     6b6:	4b2a      	ldr	r3, [pc, #168]	; (760 <menu_draw+0xbc>)
     6b8:	4798      	blx	r3
     6ba:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     6bc:	7c73      	ldrb	r3, [r6, #17]
     6be:	42bb      	cmp	r3, r7
     6c0:	d101      	bne.n	6c6 <menu_draw+0x22>
     6c2:	2c00      	cmp	r4, #0
     6c4:	d00a      	beq.n	6dc <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     6c6:	2300      	movs	r3, #0
     6c8:	9300      	str	r3, [sp, #0]
     6ca:	2000      	movs	r0, #0
     6cc:	2110      	movs	r1, #16
     6ce:	2280      	movs	r2, #128	; 0x80
     6d0:	2330      	movs	r3, #48	; 0x30
     6d2:	4c24      	ldr	r4, [pc, #144]	; (764 <menu_draw+0xc0>)
     6d4:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     6d6:	2201      	movs	r2, #1
     6d8:	4b23      	ldr	r3, [pc, #140]	; (768 <menu_draw+0xc4>)
     6da:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     6dc:	7477      	strb	r7, [r6, #17]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     6de:	2300      	movs	r3, #0
     6e0:	9300      	str	r3, [sp, #0]
     6e2:	2000      	movs	r0, #0
     6e4:	2110      	movs	r1, #16
     6e6:	2206      	movs	r2, #6
     6e8:	2330      	movs	r3, #48	; 0x30
     6ea:	4c1e      	ldr	r4, [pc, #120]	; (764 <menu_draw+0xc0>)
     6ec:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     6ee:	7c30      	ldrb	r0, [r6, #16]
     6f0:	2103      	movs	r1, #3
     6f2:	4b1e      	ldr	r3, [pc, #120]	; (76c <menu_draw+0xc8>)
     6f4:	4798      	blx	r3
     6f6:	b2ca      	uxtb	r2, r1
     6f8:	3201      	adds	r2, #1
     6fa:	0112      	lsls	r2, r2, #4
     6fc:	b2d2      	uxtb	r2, r2
     6fe:	481c      	ldr	r0, [pc, #112]	; (770 <menu_draw+0xcc>)
     700:	2100      	movs	r1, #0
     702:	4b1c      	ldr	r3, [pc, #112]	; (774 <menu_draw+0xd0>)
     704:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     706:	4b18      	ldr	r3, [pc, #96]	; (768 <menu_draw+0xc4>)
     708:	781b      	ldrb	r3, [r3, #0]
     70a:	2b00      	cmp	r3, #0
     70c:	d022      	beq.n	754 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     70e:	007c      	lsls	r4, r7, #1
     710:	193c      	adds	r4, r7, r4
     712:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     714:	3701      	adds	r7, #1
     716:	007b      	lsls	r3, r7, #1
     718:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     71a:	42bc      	cmp	r4, r7
     71c:	da17      	bge.n	74e <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     71e:	7a33      	ldrb	r3, [r6, #8]
     720:	42a3      	cmp	r3, r4
     722:	d914      	bls.n	74e <menu_draw+0xaa>
     724:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     726:	4a14      	ldr	r2, [pc, #80]	; (778 <menu_draw+0xd4>)
     728:	4691      	mov	r9, r2
     72a:	4b14      	ldr	r3, [pc, #80]	; (77c <menu_draw+0xd8>)
     72c:	4698      	mov	r8, r3
     72e:	00a3      	lsls	r3, r4, #2
     730:	6872      	ldr	r2, [r6, #4]
     732:	5898      	ldr	r0, [r3, r2]
     734:	2107      	movs	r1, #7
     736:	1c2a      	adds	r2, r5, #0
     738:	464b      	mov	r3, r9
     73a:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     73c:	3401      	adds	r4, #1
     73e:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     740:	42bc      	cmp	r4, r7
     742:	da04      	bge.n	74e <menu_draw+0xaa>
     744:	3510      	adds	r5, #16
     746:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     748:	7a33      	ldrb	r3, [r6, #8]
     74a:	42a3      	cmp	r3, r4
     74c:	d8ef      	bhi.n	72e <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     74e:	2200      	movs	r2, #0
     750:	4b05      	ldr	r3, [pc, #20]	; (768 <menu_draw+0xc4>)
     752:	701a      	strb	r2, [r3, #0]
	}
}
     754:	b003      	add	sp, #12
     756:	bc0c      	pop	{r2, r3}
     758:	4690      	mov	r8, r2
     75a:	4699      	mov	r9, r3
     75c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     75e:	46c0      	nop			; (mov r8, r8)
     760:	00001b89 	.word	0x00001b89
     764:	000005c1 	.word	0x000005c1
     768:	200000d0 	.word	0x200000d0
     76c:	00001c11 	.word	0x00001c11
     770:	20000000 	.word	0x20000000
     774:	00000601 	.word	0x00000601
     778:	20000008 	.word	0x20000008
     77c:	000008ed 	.word	0x000008ed

00000780 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
     780:	b530      	push	{r4, r5, lr}
     782:	b083      	sub	sp, #12
     784:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
     786:	2300      	movs	r3, #0
     788:	9300      	str	r3, [sp, #0]
     78a:	2000      	movs	r0, #0
     78c:	2100      	movs	r1, #0
     78e:	2280      	movs	r2, #128	; 0x80
     790:	2340      	movs	r3, #64	; 0x40
     792:	4d07      	ldr	r5, [pc, #28]	; (7b0 <gfx_mono_menu_init+0x30>)
     794:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
     796:	6820      	ldr	r0, [r4, #0]
     798:	2100      	movs	r1, #0
     79a:	2200      	movs	r2, #0
     79c:	4b05      	ldr	r3, [pc, #20]	; (7b4 <gfx_mono_menu_init+0x34>)
     79e:	4d06      	ldr	r5, [pc, #24]	; (7b8 <gfx_mono_menu_init+0x38>)
     7a0:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
     7a2:	1c20      	adds	r0, r4, #0
     7a4:	2101      	movs	r1, #1
     7a6:	4b05      	ldr	r3, [pc, #20]	; (7bc <gfx_mono_menu_init+0x3c>)
     7a8:	4798      	blx	r3
}
     7aa:	b003      	add	sp, #12
     7ac:	bd30      	pop	{r4, r5, pc}
     7ae:	46c0      	nop			; (mov r8, r8)
     7b0:	000005c1 	.word	0x000005c1
     7b4:	20000008 	.word	0x20000008
     7b8:	000008ed 	.word	0x000008ed
     7bc:	000006a5 	.word	0x000006a5

000007c0 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
     7c0:	b508      	push	{r3, lr}
	switch (keycode) {
     7c2:	290d      	cmp	r1, #13
     7c4:	d025      	beq.n	812 <gfx_mono_menu_process_key+0x52>
     7c6:	d803      	bhi.n	7d0 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
     7c8:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
     7ca:	2908      	cmp	r1, #8
     7cc:	d024      	beq.n	818 <gfx_mono_menu_process_key+0x58>
     7ce:	e022      	b.n	816 <gfx_mono_menu_process_key+0x56>
     7d0:	2926      	cmp	r1, #38	; 0x26
     7d2:	d010      	beq.n	7f6 <gfx_mono_menu_process_key+0x36>
     7d4:	2928      	cmp	r1, #40	; 0x28
     7d6:	d11e      	bne.n	816 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
     7d8:	7c03      	ldrb	r3, [r0, #16]
     7da:	7a02      	ldrb	r2, [r0, #8]
     7dc:	3a01      	subs	r2, #1
     7de:	4293      	cmp	r3, r2
     7e0:	d102      	bne.n	7e8 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
     7e2:	2300      	movs	r3, #0
     7e4:	7403      	strb	r3, [r0, #16]
     7e6:	e001      	b.n	7ec <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
     7e8:	3301      	adds	r3, #1
     7ea:	7403      	strb	r3, [r0, #16]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     7ec:	2100      	movs	r1, #0
     7ee:	4b0b      	ldr	r3, [pc, #44]	; (81c <gfx_mono_menu_process_key+0x5c>)
     7f0:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     7f2:	20ff      	movs	r0, #255	; 0xff
     7f4:	e010      	b.n	818 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
     7f6:	7c03      	ldrb	r3, [r0, #16]
     7f8:	2b00      	cmp	r3, #0
     7fa:	d002      	beq.n	802 <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
     7fc:	3b01      	subs	r3, #1
     7fe:	7403      	strb	r3, [r0, #16]
     800:	e002      	b.n	808 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
     802:	7a03      	ldrb	r3, [r0, #8]
     804:	3b01      	subs	r3, #1
     806:	7403      	strb	r3, [r0, #16]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     808:	2100      	movs	r1, #0
     80a:	4b04      	ldr	r3, [pc, #16]	; (81c <gfx_mono_menu_process_key+0x5c>)
     80c:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     80e:	20ff      	movs	r0, #255	; 0xff
     810:	e002      	b.n	818 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
     812:	7c00      	ldrb	r0, [r0, #16]
     814:	e000      	b.n	818 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
     816:	20ff      	movs	r0, #255	; 0xff
	}
}
     818:	bd08      	pop	{r3, pc}
     81a:	46c0      	nop			; (mov r8, r8)
     81c:	000006a5 	.word	0x000006a5

00000820 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
     820:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
     822:	4802      	ldr	r0, [pc, #8]	; (82c <gfx_mono_null_init+0xc>)
     824:	4b02      	ldr	r3, [pc, #8]	; (830 <gfx_mono_null_init+0x10>)
     826:	4798      	blx	r3
}
     828:	bd08      	pop	{r3, pc}
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	20000548 	.word	0x20000548
     830:	00000435 	.word	0x00000435

00000834 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     834:	b5f0      	push	{r4, r5, r6, r7, lr}
     836:	465f      	mov	r7, fp
     838:	4656      	mov	r6, sl
     83a:	464d      	mov	r5, r9
     83c:	4644      	mov	r4, r8
     83e:	b4f0      	push	{r4, r5, r6, r7}
     840:	b085      	sub	sp, #20
     842:	1c06      	adds	r6, r0, #0
     844:	4688      	mov	r8, r1
     846:	1c14      	adds	r4, r2, #0
     848:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     84a:	7a1a      	ldrb	r2, [r3, #8]
     84c:	7a5b      	ldrb	r3, [r3, #9]
     84e:	2100      	movs	r1, #0
     850:	9100      	str	r1, [sp, #0]
     852:	4640      	mov	r0, r8
     854:	1c21      	adds	r1, r4, #0
     856:	4d23      	ldr	r5, [pc, #140]	; (8e4 <gfx_mono_draw_char+0xb0>)
     858:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
     85a:	9903      	ldr	r1, [sp, #12]
     85c:	780b      	ldrb	r3, [r1, #0]
     85e:	2b00      	cmp	r3, #0
     860:	d139      	bne.n	8d6 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     862:	7a0a      	ldrb	r2, [r1, #8]
     864:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     866:	0751      	lsls	r1, r2, #29
     868:	d000      	beq.n	86c <gfx_mono_draw_char+0x38>
		char_row_size++;
     86a:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
     86c:	9a03      	ldr	r2, [sp, #12]
     86e:	7a52      	ldrb	r2, [r2, #9]
     870:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
     872:	9903      	ldr	r1, [sp, #12]
     874:	7a8a      	ldrb	r2, [r1, #10]
     876:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     878:	465a      	mov	r2, fp
     87a:	4356      	muls	r6, r2
     87c:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     87e:	b2b6      	uxth	r6, r6
     880:	684b      	ldr	r3, [r1, #4]
     882:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
     884:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     886:	2107      	movs	r1, #7
     888:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     88a:	9a03      	ldr	r2, [sp, #12]
     88c:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
     88e:	2f00      	cmp	r7, #0
     890:	d017      	beq.n	8c2 <gfx_mono_draw_char+0x8e>
     892:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
     894:	2500      	movs	r5, #0
     896:	b2e3      	uxtb	r3, r4
     898:	4641      	mov	r1, r8
     89a:	1858      	adds	r0, r3, r1
     89c:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     89e:	464a      	mov	r2, r9
     8a0:	421a      	tst	r2, r3
     8a2:	d101      	bne.n	8a8 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     8a4:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
     8a6:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
     8a8:	b26b      	sxtb	r3, r5
     8aa:	2b00      	cmp	r3, #0
     8ac:	da03      	bge.n	8b6 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
     8ae:	4651      	mov	r1, sl
     8b0:	2201      	movs	r2, #1
     8b2:	4b0d      	ldr	r3, [pc, #52]	; (8e8 <gfx_mono_draw_char+0xb4>)
     8b4:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     8b6:	006d      	lsls	r5, r5, #1
     8b8:	b2ed      	uxtb	r5, r5
     8ba:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     8bc:	b2e3      	uxtb	r3, r4
     8be:	429f      	cmp	r7, r3
     8c0:	d8e9      	bhi.n	896 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     8c2:	4653      	mov	r3, sl
     8c4:	3301      	adds	r3, #1
     8c6:	b2db      	uxtb	r3, r3
     8c8:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
     8ca:	465b      	mov	r3, fp
     8cc:	3b01      	subs	r3, #1
     8ce:	b2db      	uxtb	r3, r3
     8d0:	469b      	mov	fp, r3
	} while (rows_left > 0);
     8d2:	2b00      	cmp	r3, #0
     8d4:	d1d9      	bne.n	88a <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     8d6:	b005      	add	sp, #20
     8d8:	bc3c      	pop	{r2, r3, r4, r5}
     8da:	4690      	mov	r8, r2
     8dc:	4699      	mov	r9, r3
     8de:	46a2      	mov	sl, r4
     8e0:	46ab      	mov	fp, r5
     8e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8e4:	000005c1 	.word	0x000005c1
     8e8:	00000485 	.word	0x00000485

000008ec <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
     8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     8ee:	464f      	mov	r7, r9
     8f0:	4646      	mov	r6, r8
     8f2:	b4c0      	push	{r6, r7}
     8f4:	1c04      	adds	r4, r0, #0
     8f6:	4688      	mov	r8, r1
     8f8:	4691      	mov	r9, r2
     8fa:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
     8fc:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
     8fe:	2800      	cmp	r0, #0
     900:	d017      	beq.n	932 <gfx_mono_draw_progmem_string+0x46>
     902:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
     904:	280a      	cmp	r0, #10
     906:	d106      	bne.n	916 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
     908:	7a7b      	ldrb	r3, [r7, #9]
     90a:	3301      	adds	r3, #1
     90c:	444b      	add	r3, r9
     90e:	b2db      	uxtb	r3, r3
     910:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
     912:	4645      	mov	r5, r8
     914:	e009      	b.n	92a <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
     916:	280d      	cmp	r0, #13
     918:	d007      	beq.n	92a <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
     91a:	1c29      	adds	r1, r5, #0
     91c:	464a      	mov	r2, r9
     91e:	1c3b      	adds	r3, r7, #0
     920:	4e06      	ldr	r6, [pc, #24]	; (93c <gfx_mono_draw_progmem_string+0x50>)
     922:	47b0      	blx	r6
			x += font->width;
     924:	7a3b      	ldrb	r3, [r7, #8]
     926:	18ed      	adds	r5, r5, r3
     928:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
     92a:	3401      	adds	r4, #1
     92c:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
     92e:	2800      	cmp	r0, #0
     930:	d1e8      	bne.n	904 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
     932:	bc0c      	pop	{r2, r3}
     934:	4690      	mov	r8, r2
     936:	4699      	mov	r9, r3
     938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     93a:	46c0      	nop			; (mov r8, r8)
     93c:	00000835 	.word	0x00000835

00000940 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     940:	b510      	push	{r4, lr}
     942:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     944:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     946:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     948:	4299      	cmp	r1, r3
     94a:	d30c      	bcc.n	966 <_sercom_get_sync_baud_val+0x26>
     94c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     94e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     950:	1c60      	adds	r0, r4, #1
     952:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     954:	428b      	cmp	r3, r1
     956:	d801      	bhi.n	95c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     958:	1c04      	adds	r4, r0, #0
     95a:	e7f8      	b.n	94e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     95c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     95e:	2cff      	cmp	r4, #255	; 0xff
     960:	d801      	bhi.n	966 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     962:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     964:	2000      	movs	r0, #0
	}
}
     966:	bd10      	pop	{r4, pc}

00000968 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     968:	b510      	push	{r4, lr}
     96a:	b082      	sub	sp, #8
     96c:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     96e:	4b0f      	ldr	r3, [pc, #60]	; (9ac <sercom_set_gclk_generator+0x44>)
     970:	781b      	ldrb	r3, [r3, #0]
     972:	2b00      	cmp	r3, #0
     974:	d001      	beq.n	97a <sercom_set_gclk_generator+0x12>
     976:	2900      	cmp	r1, #0
     978:	d00d      	beq.n	996 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     97a:	a901      	add	r1, sp, #4
     97c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     97e:	2013      	movs	r0, #19
     980:	4b0b      	ldr	r3, [pc, #44]	; (9b0 <sercom_set_gclk_generator+0x48>)
     982:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     984:	2013      	movs	r0, #19
     986:	4b0b      	ldr	r3, [pc, #44]	; (9b4 <sercom_set_gclk_generator+0x4c>)
     988:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     98a:	4b08      	ldr	r3, [pc, #32]	; (9ac <sercom_set_gclk_generator+0x44>)
     98c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     98e:	2201      	movs	r2, #1
     990:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     992:	2000      	movs	r0, #0
     994:	e007      	b.n	9a6 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     996:	4b05      	ldr	r3, [pc, #20]	; (9ac <sercom_set_gclk_generator+0x44>)
     998:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     99a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     99c:	1b14      	subs	r4, r2, r4
     99e:	1e62      	subs	r2, r4, #1
     9a0:	4194      	sbcs	r4, r2
     9a2:	4264      	negs	r4, r4
     9a4:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     9a6:	b002      	add	sp, #8
     9a8:	bd10      	pop	{r4, pc}
     9aa:	46c0      	nop			; (mov r8, r8)
     9ac:	200000d4 	.word	0x200000d4
     9b0:	00001869 	.word	0x00001869
     9b4:	000017dd 	.word	0x000017dd

000009b8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     9b8:	4b2e      	ldr	r3, [pc, #184]	; (a74 <_sercom_get_default_pad+0xbc>)
     9ba:	4298      	cmp	r0, r3
     9bc:	d01c      	beq.n	9f8 <_sercom_get_default_pad+0x40>
     9be:	d803      	bhi.n	9c8 <_sercom_get_default_pad+0x10>
     9c0:	4b2d      	ldr	r3, [pc, #180]	; (a78 <_sercom_get_default_pad+0xc0>)
     9c2:	4298      	cmp	r0, r3
     9c4:	d007      	beq.n	9d6 <_sercom_get_default_pad+0x1e>
     9c6:	e04a      	b.n	a5e <_sercom_get_default_pad+0xa6>
     9c8:	4b2c      	ldr	r3, [pc, #176]	; (a7c <_sercom_get_default_pad+0xc4>)
     9ca:	4298      	cmp	r0, r3
     9cc:	d025      	beq.n	a1a <_sercom_get_default_pad+0x62>
     9ce:	4b2c      	ldr	r3, [pc, #176]	; (a80 <_sercom_get_default_pad+0xc8>)
     9d0:	4298      	cmp	r0, r3
     9d2:	d033      	beq.n	a3c <_sercom_get_default_pad+0x84>
     9d4:	e043      	b.n	a5e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9d6:	2901      	cmp	r1, #1
     9d8:	d043      	beq.n	a62 <_sercom_get_default_pad+0xaa>
     9da:	2900      	cmp	r1, #0
     9dc:	d004      	beq.n	9e8 <_sercom_get_default_pad+0x30>
     9de:	2902      	cmp	r1, #2
     9e0:	d006      	beq.n	9f0 <_sercom_get_default_pad+0x38>
     9e2:	2903      	cmp	r1, #3
     9e4:	d006      	beq.n	9f4 <_sercom_get_default_pad+0x3c>
     9e6:	e001      	b.n	9ec <_sercom_get_default_pad+0x34>
     9e8:	4826      	ldr	r0, [pc, #152]	; (a84 <_sercom_get_default_pad+0xcc>)
     9ea:	e041      	b.n	a70 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9ec:	2000      	movs	r0, #0
     9ee:	e03f      	b.n	a70 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9f0:	4825      	ldr	r0, [pc, #148]	; (a88 <_sercom_get_default_pad+0xd0>)
     9f2:	e03d      	b.n	a70 <_sercom_get_default_pad+0xb8>
     9f4:	4825      	ldr	r0, [pc, #148]	; (a8c <_sercom_get_default_pad+0xd4>)
     9f6:	e03b      	b.n	a70 <_sercom_get_default_pad+0xb8>
     9f8:	2901      	cmp	r1, #1
     9fa:	d034      	beq.n	a66 <_sercom_get_default_pad+0xae>
     9fc:	2900      	cmp	r1, #0
     9fe:	d004      	beq.n	a0a <_sercom_get_default_pad+0x52>
     a00:	2902      	cmp	r1, #2
     a02:	d006      	beq.n	a12 <_sercom_get_default_pad+0x5a>
     a04:	2903      	cmp	r1, #3
     a06:	d006      	beq.n	a16 <_sercom_get_default_pad+0x5e>
     a08:	e001      	b.n	a0e <_sercom_get_default_pad+0x56>
     a0a:	2003      	movs	r0, #3
     a0c:	e030      	b.n	a70 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     a0e:	2000      	movs	r0, #0
     a10:	e02e      	b.n	a70 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a12:	481f      	ldr	r0, [pc, #124]	; (a90 <_sercom_get_default_pad+0xd8>)
     a14:	e02c      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a16:	481f      	ldr	r0, [pc, #124]	; (a94 <_sercom_get_default_pad+0xdc>)
     a18:	e02a      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a1a:	2901      	cmp	r1, #1
     a1c:	d025      	beq.n	a6a <_sercom_get_default_pad+0xb2>
     a1e:	2900      	cmp	r1, #0
     a20:	d004      	beq.n	a2c <_sercom_get_default_pad+0x74>
     a22:	2902      	cmp	r1, #2
     a24:	d006      	beq.n	a34 <_sercom_get_default_pad+0x7c>
     a26:	2903      	cmp	r1, #3
     a28:	d006      	beq.n	a38 <_sercom_get_default_pad+0x80>
     a2a:	e001      	b.n	a30 <_sercom_get_default_pad+0x78>
     a2c:	481a      	ldr	r0, [pc, #104]	; (a98 <_sercom_get_default_pad+0xe0>)
     a2e:	e01f      	b.n	a70 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     a30:	2000      	movs	r0, #0
     a32:	e01d      	b.n	a70 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a34:	4819      	ldr	r0, [pc, #100]	; (a9c <_sercom_get_default_pad+0xe4>)
     a36:	e01b      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a38:	4819      	ldr	r0, [pc, #100]	; (aa0 <_sercom_get_default_pad+0xe8>)
     a3a:	e019      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a3c:	2901      	cmp	r1, #1
     a3e:	d016      	beq.n	a6e <_sercom_get_default_pad+0xb6>
     a40:	2900      	cmp	r1, #0
     a42:	d004      	beq.n	a4e <_sercom_get_default_pad+0x96>
     a44:	2902      	cmp	r1, #2
     a46:	d006      	beq.n	a56 <_sercom_get_default_pad+0x9e>
     a48:	2903      	cmp	r1, #3
     a4a:	d006      	beq.n	a5a <_sercom_get_default_pad+0xa2>
     a4c:	e001      	b.n	a52 <_sercom_get_default_pad+0x9a>
     a4e:	4815      	ldr	r0, [pc, #84]	; (aa4 <_sercom_get_default_pad+0xec>)
     a50:	e00e      	b.n	a70 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     a52:	2000      	movs	r0, #0
     a54:	e00c      	b.n	a70 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a56:	4814      	ldr	r0, [pc, #80]	; (aa8 <_sercom_get_default_pad+0xf0>)
     a58:	e00a      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a5a:	4814      	ldr	r0, [pc, #80]	; (aac <_sercom_get_default_pad+0xf4>)
     a5c:	e008      	b.n	a70 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     a5e:	2000      	movs	r0, #0
     a60:	e006      	b.n	a70 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a62:	4813      	ldr	r0, [pc, #76]	; (ab0 <_sercom_get_default_pad+0xf8>)
     a64:	e004      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a66:	4813      	ldr	r0, [pc, #76]	; (ab4 <_sercom_get_default_pad+0xfc>)
     a68:	e002      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a6a:	4813      	ldr	r0, [pc, #76]	; (ab8 <_sercom_get_default_pad+0x100>)
     a6c:	e000      	b.n	a70 <_sercom_get_default_pad+0xb8>
     a6e:	4813      	ldr	r0, [pc, #76]	; (abc <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     a70:	4770      	bx	lr
     a72:	46c0      	nop			; (mov r8, r8)
     a74:	42000c00 	.word	0x42000c00
     a78:	42000800 	.word	0x42000800
     a7c:	42001000 	.word	0x42001000
     a80:	42001400 	.word	0x42001400
     a84:	00040003 	.word	0x00040003
     a88:	00060003 	.word	0x00060003
     a8c:	00070003 	.word	0x00070003
     a90:	001e0003 	.word	0x001e0003
     a94:	001f0003 	.word	0x001f0003
     a98:	00080003 	.word	0x00080003
     a9c:	000a0003 	.word	0x000a0003
     aa0:	000b0003 	.word	0x000b0003
     aa4:	00100003 	.word	0x00100003
     aa8:	00120003 	.word	0x00120003
     aac:	00130003 	.word	0x00130003
     ab0:	00050003 	.word	0x00050003
     ab4:	00010003 	.word	0x00010003
     ab8:	00090003 	.word	0x00090003
     abc:	00110003 	.word	0x00110003

00000ac0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     ac0:	b570      	push	{r4, r5, r6, lr}
     ac2:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     ac4:	4a0e      	ldr	r2, [pc, #56]	; (b00 <_sercom_get_sercom_inst_index+0x40>)
     ac6:	4669      	mov	r1, sp
     ac8:	ca70      	ldmia	r2!, {r4, r5, r6}
     aca:	c170      	stmia	r1!, {r4, r5, r6}
     acc:	6812      	ldr	r2, [r2, #0]
     ace:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     ad0:	1c03      	adds	r3, r0, #0
     ad2:	9a00      	ldr	r2, [sp, #0]
     ad4:	4282      	cmp	r2, r0
     ad6:	d00f      	beq.n	af8 <_sercom_get_sercom_inst_index+0x38>
     ad8:	9c01      	ldr	r4, [sp, #4]
     ada:	4284      	cmp	r4, r0
     adc:	d008      	beq.n	af0 <_sercom_get_sercom_inst_index+0x30>
     ade:	9d02      	ldr	r5, [sp, #8]
     ae0:	4285      	cmp	r5, r0
     ae2:	d007      	beq.n	af4 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     ae4:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     ae6:	9e03      	ldr	r6, [sp, #12]
     ae8:	429e      	cmp	r6, r3
     aea:	d107      	bne.n	afc <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     aec:	2003      	movs	r0, #3
     aee:	e004      	b.n	afa <_sercom_get_sercom_inst_index+0x3a>
     af0:	2001      	movs	r0, #1
     af2:	e002      	b.n	afa <_sercom_get_sercom_inst_index+0x3a>
     af4:	2002      	movs	r0, #2
     af6:	e000      	b.n	afa <_sercom_get_sercom_inst_index+0x3a>
     af8:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     afa:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     afc:	b004      	add	sp, #16
     afe:	bd70      	pop	{r4, r5, r6, pc}
     b00:	00002864 	.word	0x00002864

00000b04 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     b04:	b5f0      	push	{r4, r5, r6, r7, lr}
     b06:	4647      	mov	r7, r8
     b08:	b480      	push	{r7}
     b0a:	b088      	sub	sp, #32
     b0c:	1c05      	adds	r5, r0, #0
     b0e:	1c0c      	adds	r4, r1, #0
     b10:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     b12:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     b14:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     b16:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     b18:	079a      	lsls	r2, r3, #30
     b1a:	d500      	bpl.n	b1e <spi_init+0x1a>
     b1c:	e0df      	b.n	cde <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     b1e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     b20:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     b22:	07da      	lsls	r2, r3, #31
     b24:	d500      	bpl.n	b28 <spi_init+0x24>
     b26:	e0da      	b.n	cde <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     b28:	1c08      	adds	r0, r1, #0
     b2a:	4b6f      	ldr	r3, [pc, #444]	; (ce8 <spi_init+0x1e4>)
     b2c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b2e:	4b6f      	ldr	r3, [pc, #444]	; (cec <spi_init+0x1e8>)
     b30:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     b32:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     b34:	2701      	movs	r7, #1
     b36:	4097      	lsls	r7, r2
     b38:	1c3a      	adds	r2, r7, #0
     b3a:	430a      	orrs	r2, r1
     b3c:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b3e:	a907      	add	r1, sp, #28
     b40:	2724      	movs	r7, #36	; 0x24
     b42:	5df3      	ldrb	r3, [r6, r7]
     b44:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b46:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b48:	b2c0      	uxtb	r0, r0
     b4a:	4680      	mov	r8, r0
     b4c:	4b68      	ldr	r3, [pc, #416]	; (cf0 <spi_init+0x1ec>)
     b4e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b50:	4640      	mov	r0, r8
     b52:	4b68      	ldr	r3, [pc, #416]	; (cf4 <spi_init+0x1f0>)
     b54:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b56:	5df0      	ldrb	r0, [r6, r7]
     b58:	2100      	movs	r1, #0
     b5a:	4b67      	ldr	r3, [pc, #412]	; (cf8 <spi_init+0x1f4>)
     b5c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b5e:	7833      	ldrb	r3, [r6, #0]
     b60:	2b01      	cmp	r3, #1
     b62:	d103      	bne.n	b6c <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b64:	6822      	ldr	r2, [r4, #0]
     b66:	230c      	movs	r3, #12
     b68:	4313      	orrs	r3, r2
     b6a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     b6c:	7833      	ldrb	r3, [r6, #0]
     b6e:	2b00      	cmp	r3, #0
     b70:	d000      	beq.n	b74 <spi_init+0x70>
     b72:	e0b1      	b.n	cd8 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     b74:	6822      	ldr	r2, [r4, #0]
     b76:	2308      	movs	r3, #8
     b78:	4313      	orrs	r3, r2
     b7a:	6023      	str	r3, [r4, #0]
     b7c:	e0ac      	b.n	cd8 <spi_init+0x1d4>
     b7e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     b80:	60d1      	str	r1, [r2, #12]
     b82:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     b84:	2b1c      	cmp	r3, #28
     b86:	d1fa      	bne.n	b7e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
     b88:	2300      	movs	r3, #0
     b8a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     b8c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     b8e:	2400      	movs	r4, #0
     b90:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     b92:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     b94:	2336      	movs	r3, #54	; 0x36
     b96:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     b98:	2337      	movs	r3, #55	; 0x37
     b9a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     b9c:	2338      	movs	r3, #56	; 0x38
     b9e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     ba0:	2303      	movs	r3, #3
     ba2:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     ba4:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     ba6:	6828      	ldr	r0, [r5, #0]
     ba8:	4b4f      	ldr	r3, [pc, #316]	; (ce8 <spi_init+0x1e4>)
     baa:	4798      	blx	r3
     bac:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     bae:	4953      	ldr	r1, [pc, #332]	; (cfc <spi_init+0x1f8>)
     bb0:	4b53      	ldr	r3, [pc, #332]	; (d00 <spi_init+0x1fc>)
     bb2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     bb4:	00bf      	lsls	r7, r7, #2
     bb6:	4b53      	ldr	r3, [pc, #332]	; (d04 <spi_init+0x200>)
     bb8:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     bba:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bbc:	ab02      	add	r3, sp, #8
     bbe:	2280      	movs	r2, #128	; 0x80
     bc0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bc2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     bc4:	2201      	movs	r2, #1
     bc6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     bc8:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     bca:	7833      	ldrb	r3, [r6, #0]
     bcc:	2b00      	cmp	r3, #0
     bce:	d102      	bne.n	bd6 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     bd0:	2200      	movs	r2, #0
     bd2:	ab02      	add	r3, sp, #8
     bd4:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     bd6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     bd8:	9303      	str	r3, [sp, #12]
     bda:	6af0      	ldr	r0, [r6, #44]	; 0x2c
     bdc:	9004      	str	r0, [sp, #16]
     bde:	6b32      	ldr	r2, [r6, #48]	; 0x30
     be0:	9205      	str	r2, [sp, #20]
     be2:	6b73      	ldr	r3, [r6, #52]	; 0x34
     be4:	9306      	str	r3, [sp, #24]
     be6:	2400      	movs	r4, #0
     be8:	b2e1      	uxtb	r1, r4
     bea:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     bec:	aa03      	add	r2, sp, #12
     bee:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     bf0:	2800      	cmp	r0, #0
     bf2:	d102      	bne.n	bfa <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     bf4:	1c38      	adds	r0, r7, #0
     bf6:	4a44      	ldr	r2, [pc, #272]	; (d08 <spi_init+0x204>)
     bf8:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     bfa:	1c43      	adds	r3, r0, #1
     bfc:	d006      	beq.n	c0c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     bfe:	466a      	mov	r2, sp
     c00:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     c02:	0c00      	lsrs	r0, r0, #16
     c04:	b2c0      	uxtb	r0, r0
     c06:	a902      	add	r1, sp, #8
     c08:	4b40      	ldr	r3, [pc, #256]	; (d0c <spi_init+0x208>)
     c0a:	4798      	blx	r3
     c0c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     c0e:	2c04      	cmp	r4, #4
     c10:	d1ea      	bne.n	be8 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     c12:	7833      	ldrb	r3, [r6, #0]
     c14:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     c16:	7c33      	ldrb	r3, [r6, #16]
     c18:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     c1a:	7cb3      	ldrb	r3, [r6, #18]
     c1c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     c1e:	7d33      	ldrb	r3, [r6, #20]
     c20:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     c22:	2200      	movs	r2, #0
     c24:	466b      	mov	r3, sp
     c26:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     c28:	7833      	ldrb	r3, [r6, #0]
     c2a:	2b01      	cmp	r3, #1
     c2c:	d114      	bne.n	c58 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     c2e:	6828      	ldr	r0, [r5, #0]
     c30:	4b2d      	ldr	r3, [pc, #180]	; (ce8 <spi_init+0x1e4>)
     c32:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c34:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     c36:	b2c0      	uxtb	r0, r0
     c38:	4b35      	ldr	r3, [pc, #212]	; (d10 <spi_init+0x20c>)
     c3a:	4798      	blx	r3
     c3c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     c3e:	69b0      	ldr	r0, [r6, #24]
     c40:	466a      	mov	r2, sp
     c42:	3206      	adds	r2, #6
     c44:	4b33      	ldr	r3, [pc, #204]	; (d14 <spi_init+0x210>)
     c46:	4798      	blx	r3
     c48:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     c4a:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     c4c:	2b00      	cmp	r3, #0
     c4e:	d146      	bne.n	cde <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     c50:	466b      	mov	r3, sp
     c52:	3306      	adds	r3, #6
     c54:	781b      	ldrb	r3, [r3, #0]
     c56:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     c58:	7833      	ldrb	r3, [r6, #0]
     c5a:	2b00      	cmp	r3, #0
     c5c:	d10f      	bne.n	c7e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     c5e:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     c60:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     c62:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     c64:	7ff4      	ldrb	r4, [r6, #31]
     c66:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     c68:	7fb2      	ldrb	r2, [r6, #30]
     c6a:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     c6c:	4302      	orrs	r2, r0
     c6e:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     c70:	2220      	movs	r2, #32
     c72:	5cb2      	ldrb	r2, [r6, r2]
     c74:	2a00      	cmp	r2, #0
     c76:	d004      	beq.n	c82 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     c78:	2240      	movs	r2, #64	; 0x40
     c7a:	4313      	orrs	r3, r2
     c7c:	e001      	b.n	c82 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     c7e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     c80:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     c82:	68b2      	ldr	r2, [r6, #8]
     c84:	6870      	ldr	r0, [r6, #4]
     c86:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     c88:	68f0      	ldr	r0, [r6, #12]
     c8a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     c8c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     c8e:	7c31      	ldrb	r1, [r6, #16]
     c90:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     c92:	7c71      	ldrb	r1, [r6, #17]
     c94:	2900      	cmp	r1, #0
     c96:	d103      	bne.n	ca0 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     c98:	491f      	ldr	r1, [pc, #124]	; (d18 <spi_init+0x214>)
     c9a:	7889      	ldrb	r1, [r1, #2]
     c9c:	0788      	lsls	r0, r1, #30
     c9e:	d501      	bpl.n	ca4 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     ca0:	2180      	movs	r1, #128	; 0x80
     ca2:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     ca4:	7cb1      	ldrb	r1, [r6, #18]
     ca6:	2900      	cmp	r1, #0
     ca8:	d002      	beq.n	cb0 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     caa:	2180      	movs	r1, #128	; 0x80
     cac:	0289      	lsls	r1, r1, #10
     cae:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     cb0:	7cf1      	ldrb	r1, [r6, #19]
     cb2:	2900      	cmp	r1, #0
     cb4:	d002      	beq.n	cbc <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     cb6:	2180      	movs	r1, #128	; 0x80
     cb8:	0089      	lsls	r1, r1, #2
     cba:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     cbc:	7d31      	ldrb	r1, [r6, #20]
     cbe:	2900      	cmp	r1, #0
     cc0:	d002      	beq.n	cc8 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     cc2:	2180      	movs	r1, #128	; 0x80
     cc4:	0189      	lsls	r1, r1, #6
     cc6:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     cc8:	6839      	ldr	r1, [r7, #0]
     cca:	430a      	orrs	r2, r1
     ccc:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     cce:	687a      	ldr	r2, [r7, #4]
     cd0:	4313      	orrs	r3, r2
     cd2:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
     cd4:	2000      	movs	r0, #0
     cd6:	e002      	b.n	cde <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     cd8:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     cda:	2100      	movs	r1, #0
     cdc:	e74f      	b.n	b7e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     cde:	b008      	add	sp, #32
     ce0:	bc04      	pop	{r2}
     ce2:	4690      	mov	r8, r2
     ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ce6:	46c0      	nop			; (mov r8, r8)
     ce8:	00000ac1 	.word	0x00000ac1
     cec:	40000400 	.word	0x40000400
     cf0:	00001869 	.word	0x00001869
     cf4:	000017dd 	.word	0x000017dd
     cf8:	00000969 	.word	0x00000969
     cfc:	00001025 	.word	0x00001025
     d00:	00001209 	.word	0x00001209
     d04:	20000950 	.word	0x20000950
     d08:	000009b9 	.word	0x000009b9
     d0c:	00001945 	.word	0x00001945
     d10:	00001885 	.word	0x00001885
     d14:	00000941 	.word	0x00000941
     d18:	41002000 	.word	0x41002000

00000d1c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     d1c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     d1e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     d20:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     d22:	2c01      	cmp	r4, #1
     d24:	d16c      	bne.n	e00 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     d26:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d28:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     d2a:	2c00      	cmp	r4, #0
     d2c:	d168      	bne.n	e00 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     d2e:	2a00      	cmp	r2, #0
     d30:	d057      	beq.n	de2 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     d32:	784b      	ldrb	r3, [r1, #1]
     d34:	2b00      	cmp	r3, #0
     d36:	d044      	beq.n	dc2 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     d38:	6802      	ldr	r2, [r0, #0]
     d3a:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     d3c:	07dc      	lsls	r4, r3, #31
     d3e:	d40f      	bmi.n	d60 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     d40:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d42:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d44:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d46:	2900      	cmp	r1, #0
     d48:	d103      	bne.n	d52 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     d4a:	095a      	lsrs	r2, r3, #5
     d4c:	01d2      	lsls	r2, r2, #7
     d4e:	492d      	ldr	r1, [pc, #180]	; (e04 <spi_select_slave+0xe8>)
     d50:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d52:	211f      	movs	r1, #31
     d54:	400b      	ands	r3, r1
     d56:	2101      	movs	r1, #1
     d58:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d5a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     d5c:	2305      	movs	r3, #5
     d5e:	e04f      	b.n	e00 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d60:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d62:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d64:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d66:	2c00      	cmp	r4, #0
     d68:	d103      	bne.n	d72 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     d6a:	095a      	lsrs	r2, r3, #5
     d6c:	01d2      	lsls	r2, r2, #7
     d6e:	4c25      	ldr	r4, [pc, #148]	; (e04 <spi_select_slave+0xe8>)
     d70:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d72:	241f      	movs	r4, #31
     d74:	4023      	ands	r3, r4
     d76:	2401      	movs	r4, #1
     d78:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d7a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     d7c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d7e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     d80:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     d82:	07d4      	lsls	r4, r2, #31
     d84:	d500      	bpl.n	d88 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     d86:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     d88:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d8a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     d8c:	2a00      	cmp	r2, #0
     d8e:	d137      	bne.n	e00 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d90:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     d92:	2104      	movs	r1, #4
     d94:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     d96:	420b      	tst	r3, r1
     d98:	d0fc      	beq.n	d94 <spi_select_slave+0x78>
     d9a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d9c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     d9e:	074c      	lsls	r4, r1, #29
     da0:	d52e      	bpl.n	e00 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     da2:	8b53      	ldrh	r3, [r2, #26]
     da4:	0759      	lsls	r1, r3, #29
     da6:	d503      	bpl.n	db0 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     da8:	8b51      	ldrh	r1, [r2, #26]
     daa:	2304      	movs	r3, #4
     dac:	430b      	orrs	r3, r1
     dae:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     db0:	7983      	ldrb	r3, [r0, #6]
     db2:	2b01      	cmp	r3, #1
     db4:	d102      	bne.n	dbc <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     db6:	6a93      	ldr	r3, [r2, #40]	; 0x28
     db8:	2300      	movs	r3, #0
     dba:	e021      	b.n	e00 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     dbc:	6a93      	ldr	r3, [r2, #40]	; 0x28
     dbe:	2300      	movs	r3, #0
     dc0:	e01e      	b.n	e00 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     dc2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     dc4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     dc6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     dc8:	2900      	cmp	r1, #0
     dca:	d103      	bne.n	dd4 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     dcc:	095a      	lsrs	r2, r3, #5
     dce:	01d2      	lsls	r2, r2, #7
     dd0:	4c0c      	ldr	r4, [pc, #48]	; (e04 <spi_select_slave+0xe8>)
     dd2:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     dd4:	211f      	movs	r1, #31
     dd6:	400b      	ands	r3, r1
     dd8:	2101      	movs	r1, #1
     dda:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     ddc:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     dde:	2300      	movs	r3, #0
     de0:	e00e      	b.n	e00 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     de2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     de4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     de6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     de8:	2900      	cmp	r1, #0
     dea:	d103      	bne.n	df4 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     dec:	095a      	lsrs	r2, r3, #5
     dee:	01d2      	lsls	r2, r2, #7
     df0:	4904      	ldr	r1, [pc, #16]	; (e04 <spi_select_slave+0xe8>)
     df2:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     df4:	211f      	movs	r1, #31
     df6:	400b      	ands	r3, r1
     df8:	2101      	movs	r1, #1
     dfa:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     dfc:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     dfe:	2300      	movs	r3, #0
}
     e00:	1c18      	adds	r0, r3, #0
     e02:	bd10      	pop	{r4, pc}
     e04:	41004400 	.word	0x41004400

00000e08 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     e08:	b5f0      	push	{r4, r5, r6, r7, lr}
     e0a:	465f      	mov	r7, fp
     e0c:	4656      	mov	r6, sl
     e0e:	464d      	mov	r5, r9
     e10:	4644      	mov	r4, r8
     e12:	b4f0      	push	{r4, r5, r6, r7}
     e14:	b083      	sub	sp, #12
     e16:	1c04      	adds	r4, r0, #0
     e18:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     e1a:	2338      	movs	r3, #56	; 0x38
     e1c:	5cc0      	ldrb	r0, [r0, r3]
     e1e:	b2c0      	uxtb	r0, r0
     e20:	2805      	cmp	r0, #5
     e22:	d100      	bne.n	e26 <spi_write_buffer_wait+0x1e>
     e24:	e0f1      	b.n	100a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     e26:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
     e28:	2a00      	cmp	r2, #0
     e2a:	d100      	bne.n	e2e <spi_write_buffer_wait+0x26>
     e2c:	e0ed      	b.n	100a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     e2e:	7963      	ldrb	r3, [r4, #5]
     e30:	2b00      	cmp	r3, #0
     e32:	d105      	bne.n	e40 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     e34:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     e36:	7e18      	ldrb	r0, [r3, #24]
     e38:	0782      	lsls	r2, r0, #30
     e3a:	d501      	bpl.n	e40 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     e3c:	2002      	movs	r0, #2
     e3e:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     e40:	4655      	mov	r5, sl
     e42:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e44:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     e46:	2602      	movs	r6, #2
     e48:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     e4a:	2704      	movs	r7, #4
     e4c:	46bb      	mov	fp, r7
     e4e:	e08f      	b.n	f70 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
     e50:	7962      	ldrb	r2, [r4, #5]
     e52:	2a00      	cmp	r2, #0
     e54:	d001      	beq.n	e5a <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     e56:	6826      	ldr	r6, [r4, #0]
     e58:	e016      	b.n	e88 <spi_write_buffer_wait+0x80>
     e5a:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e5c:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
     e5e:	421e      	tst	r6, r3
     e60:	d106      	bne.n	e70 <spi_write_buffer_wait+0x68>
     e62:	4e6d      	ldr	r6, [pc, #436]	; (1018 <spi_write_buffer_wait+0x210>)
     e64:	7e17      	ldrb	r7, [r2, #24]
     e66:	421f      	tst	r7, r3
     e68:	d102      	bne.n	e70 <spi_write_buffer_wait+0x68>
     e6a:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     e6c:	2e00      	cmp	r6, #0
     e6e:	d1f9      	bne.n	e64 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     e70:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
     e72:	4667      	mov	r7, ip
     e74:	423e      	tst	r6, r7
     e76:	d003      	beq.n	e80 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     e78:	2302      	movs	r3, #2
     e7a:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
     e7c:	2004      	movs	r0, #4
     e7e:	e0c4      	b.n	100a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e80:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
     e82:	421a      	tst	r2, r3
     e84:	d1e7      	bne.n	e56 <spi_write_buffer_wait+0x4e>
     e86:	e0b3      	b.n	ff0 <spi_write_buffer_wait+0x1e8>
     e88:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
     e8a:	421a      	tst	r2, r3
     e8c:	d0fc      	beq.n	e88 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     e8e:	1c42      	adds	r2, r0, #1
     e90:	b292      	uxth	r2, r2
     e92:	4690      	mov	r8, r2
     e94:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     e96:	79a2      	ldrb	r2, [r4, #6]
     e98:	2a01      	cmp	r2, #1
     e9a:	d001      	beq.n	ea0 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     e9c:	4640      	mov	r0, r8
     e9e:	e005      	b.n	eac <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
     ea0:	3002      	adds	r0, #2
     ea2:	b280      	uxth	r0, r0
     ea4:	4642      	mov	r2, r8
     ea6:	5c8a      	ldrb	r2, [r1, r2]
     ea8:	0212      	lsls	r2, r2, #8
     eaa:	4317      	orrs	r7, r2
     eac:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     eae:	421a      	tst	r2, r3
     eb0:	d002      	beq.n	eb8 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     eb2:	05ff      	lsls	r7, r7, #23
     eb4:	0dff      	lsrs	r7, r7, #23
     eb6:	62b7      	str	r7, [r6, #40]	; 0x28
     eb8:	1e6a      	subs	r2, r5, #1
     eba:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
     ebc:	79e2      	ldrb	r2, [r4, #7]
     ebe:	2a00      	cmp	r2, #0
     ec0:	d101      	bne.n	ec6 <spi_write_buffer_wait+0xbe>
     ec2:	1c35      	adds	r5, r6, #0
     ec4:	e056      	b.n	f74 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
     ec6:	7962      	ldrb	r2, [r4, #5]
     ec8:	2a00      	cmp	r2, #0
     eca:	d137      	bne.n	f3c <spi_write_buffer_wait+0x134>
     ecc:	4a53      	ldr	r2, [pc, #332]	; (101c <spi_write_buffer_wait+0x214>)
     ece:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ed0:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ed2:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
     ed4:	421f      	tst	r7, r3
     ed6:	d01c      	beq.n	f12 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
     ed8:	1c47      	adds	r7, r0, #1
     eda:	b2bf      	uxth	r7, r7
     edc:	46b9      	mov	r9, r7
     ede:	9901      	ldr	r1, [sp, #4]
     ee0:	5c09      	ldrb	r1, [r1, r0]
     ee2:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     ee4:	79a7      	ldrb	r7, [r4, #6]
     ee6:	2f01      	cmp	r7, #1
     ee8:	d001      	beq.n	eee <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     eea:	4648      	mov	r0, r9
     eec:	e008      	b.n	f00 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
     eee:	3002      	adds	r0, #2
     ef0:	b280      	uxth	r0, r0
     ef2:	9901      	ldr	r1, [sp, #4]
     ef4:	464f      	mov	r7, r9
     ef6:	5dc9      	ldrb	r1, [r1, r7]
     ef8:	0209      	lsls	r1, r1, #8
     efa:	4647      	mov	r7, r8
     efc:	430f      	orrs	r7, r1
     efe:	46b8      	mov	r8, r7
     f00:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     f02:	421f      	tst	r7, r3
     f04:	d003      	beq.n	f0e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     f06:	4647      	mov	r7, r8
     f08:	05f9      	lsls	r1, r7, #23
     f0a:	0dcf      	lsrs	r7, r1, #23
     f0c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
     f0e:	3d01      	subs	r5, #1
     f10:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     f12:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f14:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
     f16:	4659      	mov	r1, fp
     f18:	420f      	tst	r7, r1
     f1a:	d102      	bne.n	f22 <spi_write_buffer_wait+0x11a>
     f1c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     f1e:	2a00      	cmp	r2, #0
     f20:	d1d6      	bne.n	ed0 <spi_write_buffer_wait+0xc8>
     f22:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     f24:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
     f26:	4667      	mov	r7, ip
     f28:	423a      	tst	r2, r7
     f2a:	d003      	beq.n	f34 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     f2c:	2302      	movs	r3, #2
     f2e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
     f30:	2004      	movs	r0, #4
     f32:	e06a      	b.n	100a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f34:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
     f36:	465e      	mov	r6, fp
     f38:	4232      	tst	r2, r6
     f3a:	d05b      	beq.n	ff4 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     f3c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f3e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
     f40:	465f      	mov	r7, fp
     f42:	423a      	tst	r2, r7
     f44:	d0fb      	beq.n	f3e <spi_write_buffer_wait+0x136>
     f46:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     f48:	423a      	tst	r2, r7
     f4a:	d00d      	beq.n	f68 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     f4c:	8b72      	ldrh	r2, [r6, #26]
     f4e:	423a      	tst	r2, r7
     f50:	d004      	beq.n	f5c <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     f52:	8b72      	ldrh	r2, [r6, #26]
     f54:	2704      	movs	r7, #4
     f56:	433a      	orrs	r2, r7
     f58:	b292      	uxth	r2, r2
     f5a:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f5c:	79a2      	ldrb	r2, [r4, #6]
     f5e:	2a01      	cmp	r2, #1
     f60:	d101      	bne.n	f66 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     f62:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     f64:	e000      	b.n	f68 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     f66:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
     f68:	4652      	mov	r2, sl
     f6a:	3a01      	subs	r2, #1
     f6c:	b292      	uxth	r2, r2
     f6e:	4692      	mov	sl, r2
     f70:	3d01      	subs	r5, #1
     f72:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
     f74:	4a2a      	ldr	r2, [pc, #168]	; (1020 <spi_write_buffer_wait+0x218>)
     f76:	4295      	cmp	r5, r2
     f78:	d000      	beq.n	f7c <spi_write_buffer_wait+0x174>
     f7a:	e769      	b.n	e50 <spi_write_buffer_wait+0x48>
     f7c:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
     f7e:	7963      	ldrb	r3, [r4, #5]
     f80:	2b01      	cmp	r3, #1
     f82:	d105      	bne.n	f90 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     f84:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     f86:	2202      	movs	r2, #2
     f88:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
     f8a:	4213      	tst	r3, r2
     f8c:	d0fc      	beq.n	f88 <spi_write_buffer_wait+0x180>
     f8e:	e033      	b.n	ff8 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     f90:	2b00      	cmp	r3, #0
     f92:	d133      	bne.n	ffc <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
     f94:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     f96:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
     f98:	2b00      	cmp	r3, #0
     f9a:	d036      	beq.n	100a <spi_write_buffer_wait+0x202>
			while (flush_length) {
     f9c:	2900      	cmp	r1, #0
     f9e:	d02f      	beq.n	1000 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     fa0:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     fa2:	4e1d      	ldr	r6, [pc, #116]	; (1018 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     fa4:	2704      	movs	r7, #4
     fa6:	4650      	mov	r0, sl
     fa8:	e01c      	b.n	fe4 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     faa:	7e0a      	ldrb	r2, [r1, #24]
     fac:	422a      	tst	r2, r5
     fae:	d102      	bne.n	fb6 <spi_write_buffer_wait+0x1ae>
     fb0:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     fb2:	2b00      	cmp	r3, #0
     fb4:	d1f9      	bne.n	faa <spi_write_buffer_wait+0x1a2>
     fb6:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
     fb8:	422b      	tst	r3, r5
     fba:	d023      	beq.n	1004 <spi_write_buffer_wait+0x1fc>
     fbc:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     fbe:	422b      	tst	r3, r5
     fc0:	d00c      	beq.n	fdc <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     fc2:	8b4b      	ldrh	r3, [r1, #26]
     fc4:	422b      	tst	r3, r5
     fc6:	d003      	beq.n	fd0 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     fc8:	8b4b      	ldrh	r3, [r1, #26]
     fca:	433b      	orrs	r3, r7
     fcc:	b29b      	uxth	r3, r3
     fce:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     fd0:	79a3      	ldrb	r3, [r4, #6]
     fd2:	2b01      	cmp	r3, #1
     fd4:	d101      	bne.n	fda <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     fd6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     fd8:	e000      	b.n	fdc <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     fda:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
     fdc:	3801      	subs	r0, #1
     fde:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
     fe0:	2800      	cmp	r0, #0
     fe2:	d011      	beq.n	1008 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     fe4:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     fe6:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     fe8:	422b      	tst	r3, r5
     fea:	d1e4      	bne.n	fb6 <spi_write_buffer_wait+0x1ae>
     fec:	1c33      	adds	r3, r6, #0
     fee:	e7dc      	b.n	faa <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
     ff0:	2012      	movs	r0, #18
     ff2:	e00a      	b.n	100a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     ff4:	2012      	movs	r0, #18
     ff6:	e008      	b.n	100a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     ff8:	2000      	movs	r0, #0
     ffa:	e006      	b.n	100a <spi_write_buffer_wait+0x202>
     ffc:	2000      	movs	r0, #0
     ffe:	e004      	b.n	100a <spi_write_buffer_wait+0x202>
    1000:	2000      	movs	r0, #0
    1002:	e002      	b.n	100a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1004:	2012      	movs	r0, #18
    1006:	e000      	b.n	100a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1008:	2000      	movs	r0, #0
}
    100a:	b003      	add	sp, #12
    100c:	bc3c      	pop	{r2, r3, r4, r5}
    100e:	4690      	mov	r8, r2
    1010:	4699      	mov	r9, r3
    1012:	46a2      	mov	sl, r4
    1014:	46ab      	mov	fp, r5
    1016:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1018:	00002710 	.word	0x00002710
    101c:	00002711 	.word	0x00002711
    1020:	0000ffff 	.word	0x0000ffff

00001024 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1026:	0080      	lsls	r0, r0, #2
    1028:	4b74      	ldr	r3, [pc, #464]	; (11fc <_spi_interrupt_handler+0x1d8>)
    102a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    102c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    102e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    1030:	5ce3      	ldrb	r3, [r4, r3]
    1032:	2237      	movs	r2, #55	; 0x37
    1034:	5ca7      	ldrb	r7, [r4, r2]
    1036:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1038:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    103a:	7dae      	ldrb	r6, [r5, #22]
    103c:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    103e:	07f1      	lsls	r1, r6, #31
    1040:	d549      	bpl.n	10d6 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1042:	7963      	ldrb	r3, [r4, #5]
    1044:	2b01      	cmp	r3, #1
    1046:	d116      	bne.n	1076 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    1048:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    104a:	2b00      	cmp	r3, #0
    104c:	d10f      	bne.n	106e <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    104e:	4b6c      	ldr	r3, [pc, #432]	; (1200 <_spi_interrupt_handler+0x1dc>)
    1050:	881b      	ldrh	r3, [r3, #0]
    1052:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1054:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1056:	3b01      	subs	r3, #1
    1058:	b29b      	uxth	r3, r3
    105a:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    105c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    105e:	b29b      	uxth	r3, r3
    1060:	2b00      	cmp	r3, #0
    1062:	d101      	bne.n	1068 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1064:	2301      	movs	r3, #1
    1066:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1068:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    106a:	2b01      	cmp	r3, #1
    106c:	d103      	bne.n	1076 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    106e:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1070:	2b00      	cmp	r3, #0
    1072:	d105      	bne.n	1080 <_spi_interrupt_handler+0x5c>
    1074:	e02f      	b.n	10d6 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1076:	2b00      	cmp	r3, #0
    1078:	d12d      	bne.n	10d6 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    107a:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    107c:	2b00      	cmp	r3, #0
    107e:	d02a      	beq.n	10d6 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1080:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    1082:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1084:	7819      	ldrb	r1, [r3, #0]
    1086:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1088:	1c58      	adds	r0, r3, #1
    108a:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    108c:	79a0      	ldrb	r0, [r4, #6]
    108e:	2801      	cmp	r0, #1
    1090:	d104      	bne.n	109c <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1092:	7858      	ldrb	r0, [r3, #1]
    1094:	0200      	lsls	r0, r0, #8
    1096:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    1098:	3302      	adds	r3, #2
    109a:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    109c:	05cb      	lsls	r3, r1, #23
    109e:	0ddb      	lsrs	r3, r3, #23
    10a0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    10a2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    10a4:	3b01      	subs	r3, #1
    10a6:	b29b      	uxth	r3, r3
    10a8:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    10aa:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    10ac:	b29b      	uxth	r3, r3
    10ae:	2b00      	cmp	r3, #0
    10b0:	d111      	bne.n	10d6 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    10b2:	2301      	movs	r3, #1
    10b4:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    10b6:	7a63      	ldrb	r3, [r4, #9]
    10b8:	2b01      	cmp	r3, #1
    10ba:	d10c      	bne.n	10d6 <_spi_interrupt_handler+0xb2>
    10bc:	79e3      	ldrb	r3, [r4, #7]
    10be:	2b00      	cmp	r3, #0
    10c0:	d109      	bne.n	10d6 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    10c2:	2303      	movs	r3, #3
    10c4:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    10c6:	2200      	movs	r2, #0
    10c8:	2338      	movs	r3, #56	; 0x38
    10ca:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    10cc:	07fa      	lsls	r2, r7, #31
    10ce:	d502      	bpl.n	10d6 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    10d0:	1c20      	adds	r0, r4, #0
    10d2:	68e3      	ldr	r3, [r4, #12]
    10d4:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    10d6:	0771      	lsls	r1, r6, #29
    10d8:	d561      	bpl.n	119e <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    10da:	8b6b      	ldrh	r3, [r5, #26]
    10dc:	075a      	lsls	r2, r3, #29
    10de:	d514      	bpl.n	110a <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    10e0:	7a63      	ldrb	r3, [r4, #9]
    10e2:	2b01      	cmp	r3, #1
    10e4:	d00b      	beq.n	10fe <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    10e6:	221e      	movs	r2, #30
    10e8:	2338      	movs	r3, #56	; 0x38
    10ea:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    10ec:	2303      	movs	r3, #3
    10ee:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    10f0:	2305      	movs	r3, #5
    10f2:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    10f4:	073b      	lsls	r3, r7, #28
    10f6:	d502      	bpl.n	10fe <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    10f8:	1c20      	adds	r0, r4, #0
    10fa:	69a1      	ldr	r1, [r4, #24]
    10fc:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    10fe:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1100:	8b6a      	ldrh	r2, [r5, #26]
    1102:	2304      	movs	r3, #4
    1104:	4313      	orrs	r3, r2
    1106:	836b      	strh	r3, [r5, #26]
    1108:	e049      	b.n	119e <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    110a:	7a63      	ldrb	r3, [r4, #9]
    110c:	2b01      	cmp	r3, #1
    110e:	d116      	bne.n	113e <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1110:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    1112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1114:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1116:	3b01      	subs	r3, #1
    1118:	b29b      	uxth	r3, r3
    111a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    111c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    111e:	b29b      	uxth	r3, r3
    1120:	2b00      	cmp	r3, #0
    1122:	d13c      	bne.n	119e <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1124:	2304      	movs	r3, #4
    1126:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    1128:	2200      	movs	r2, #0
    112a:	2338      	movs	r3, #56	; 0x38
    112c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    112e:	2303      	movs	r3, #3
    1130:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    1132:	07fa      	lsls	r2, r7, #31
    1134:	d533      	bpl.n	119e <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1136:	1c20      	adds	r0, r4, #0
    1138:	68e3      	ldr	r3, [r4, #12]
    113a:	4798      	blx	r3
    113c:	e02f      	b.n	119e <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    113e:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    1140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1142:	05d2      	lsls	r2, r2, #23
    1144:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    1146:	b2d3      	uxtb	r3, r2
    1148:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    114a:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    114c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    114e:	1c59      	adds	r1, r3, #1
    1150:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1152:	79a1      	ldrb	r1, [r4, #6]
    1154:	2901      	cmp	r1, #1
    1156:	d104      	bne.n	1162 <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    1158:	0a12      	lsrs	r2, r2, #8
    115a:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    115c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    115e:	3301      	adds	r3, #1
    1160:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    1162:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1164:	3b01      	subs	r3, #1
    1166:	b29b      	uxth	r3, r3
    1168:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    116a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    116c:	b29b      	uxth	r3, r3
    116e:	2b00      	cmp	r3, #0
    1170:	d115      	bne.n	119e <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
    1172:	2200      	movs	r2, #0
    1174:	2338      	movs	r3, #56	; 0x38
    1176:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1178:	2304      	movs	r3, #4
    117a:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    117c:	7a63      	ldrb	r3, [r4, #9]
    117e:	2b02      	cmp	r3, #2
    1180:	d105      	bne.n	118e <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1182:	077a      	lsls	r2, r7, #29
    1184:	d50b      	bpl.n	119e <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    1186:	1c20      	adds	r0, r4, #0
    1188:	6963      	ldr	r3, [r4, #20]
    118a:	4798      	blx	r3
    118c:	e007      	b.n	119e <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    118e:	7a63      	ldrb	r3, [r4, #9]
    1190:	2b00      	cmp	r3, #0
    1192:	d104      	bne.n	119e <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    1194:	07b9      	lsls	r1, r7, #30
    1196:	d502      	bpl.n	119e <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    1198:	1c20      	adds	r0, r4, #0
    119a:	6922      	ldr	r2, [r4, #16]
    119c:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    119e:	07b3      	lsls	r3, r6, #30
    11a0:	d513      	bpl.n	11ca <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    11a2:	7963      	ldrb	r3, [r4, #5]
    11a4:	2b00      	cmp	r3, #0
    11a6:	d110      	bne.n	11ca <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    11a8:	2307      	movs	r3, #7
    11aa:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    11ac:	2302      	movs	r3, #2
    11ae:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    11b0:	2303      	movs	r3, #3
    11b2:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    11b4:	2300      	movs	r3, #0
    11b6:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    11b8:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    11ba:	2338      	movs	r3, #56	; 0x38
    11bc:	2200      	movs	r2, #0
    11be:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    11c0:	06f9      	lsls	r1, r7, #27
    11c2:	d502      	bpl.n	11ca <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    11c4:	1c20      	adds	r0, r4, #0
    11c6:	69e2      	ldr	r2, [r4, #28]
    11c8:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    11ca:	0733      	lsls	r3, r6, #28
    11cc:	d50a      	bpl.n	11e4 <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
    11ce:	7963      	ldrb	r3, [r4, #5]
    11d0:	2b00      	cmp	r3, #0
    11d2:	d107      	bne.n	11e4 <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    11d4:	2308      	movs	r3, #8
    11d6:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    11d8:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    11da:	06b9      	lsls	r1, r7, #26
    11dc:	d502      	bpl.n	11e4 <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    11de:	1c20      	adds	r0, r4, #0
    11e0:	6a22      	ldr	r2, [r4, #32]
    11e2:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    11e4:	09f6      	lsrs	r6, r6, #7
    11e6:	d007      	beq.n	11f8 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    11e8:	2380      	movs	r3, #128	; 0x80
    11ea:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    11ec:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    11ee:	067b      	lsls	r3, r7, #25
    11f0:	d502      	bpl.n	11f8 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    11f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    11f4:	1c20      	adds	r0, r4, #0
    11f6:	4798      	blx	r3
		}
	}
#  endif
}
    11f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11fa:	46c0      	nop			; (mov r8, r8)
    11fc:	20000950 	.word	0x20000950
    1200:	2000094c 	.word	0x2000094c

00001204 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1204:	4770      	bx	lr
    1206:	46c0      	nop			; (mov r8, r8)

00001208 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1208:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    120a:	4b0b      	ldr	r3, [pc, #44]	; (1238 <_sercom_set_handler+0x30>)
    120c:	781b      	ldrb	r3, [r3, #0]
    120e:	2b00      	cmp	r3, #0
    1210:	d10e      	bne.n	1230 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1212:	4c0a      	ldr	r4, [pc, #40]	; (123c <_sercom_set_handler+0x34>)
    1214:	4d0a      	ldr	r5, [pc, #40]	; (1240 <_sercom_set_handler+0x38>)
    1216:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1218:	4b0a      	ldr	r3, [pc, #40]	; (1244 <_sercom_set_handler+0x3c>)
    121a:	2200      	movs	r2, #0
    121c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    121e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1220:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1222:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1224:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1226:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    1228:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    122a:	2201      	movs	r2, #1
    122c:	4b02      	ldr	r3, [pc, #8]	; (1238 <_sercom_set_handler+0x30>)
    122e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1230:	0080      	lsls	r0, r0, #2
    1232:	4b02      	ldr	r3, [pc, #8]	; (123c <_sercom_set_handler+0x34>)
    1234:	50c1      	str	r1, [r0, r3]
}
    1236:	bd30      	pop	{r4, r5, pc}
    1238:	200000d8 	.word	0x200000d8
    123c:	200000dc 	.word	0x200000dc
    1240:	00001205 	.word	0x00001205
    1244:	20000950 	.word	0x20000950

00001248 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1248:	b530      	push	{r4, r5, lr}
    124a:	b083      	sub	sp, #12
    124c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    124e:	ac01      	add	r4, sp, #4
    1250:	1c20      	adds	r0, r4, #0
    1252:	4905      	ldr	r1, [pc, #20]	; (1268 <_sercom_get_interrupt_vector+0x20>)
    1254:	2204      	movs	r2, #4
    1256:	4b05      	ldr	r3, [pc, #20]	; (126c <_sercom_get_interrupt_vector+0x24>)
    1258:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    125a:	1c28      	adds	r0, r5, #0
    125c:	4b04      	ldr	r3, [pc, #16]	; (1270 <_sercom_get_interrupt_vector+0x28>)
    125e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1260:	5620      	ldrsb	r0, [r4, r0]
}
    1262:	b003      	add	sp, #12
    1264:	bd30      	pop	{r4, r5, pc}
    1266:	46c0      	nop			; (mov r8, r8)
    1268:	00002874 	.word	0x00002874
    126c:	00001c75 	.word	0x00001c75
    1270:	00000ac1 	.word	0x00000ac1

00001274 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1274:	b508      	push	{r3, lr}
    1276:	4b02      	ldr	r3, [pc, #8]	; (1280 <SERCOM0_Handler+0xc>)
    1278:	681b      	ldr	r3, [r3, #0]
    127a:	2000      	movs	r0, #0
    127c:	4798      	blx	r3
    127e:	bd08      	pop	{r3, pc}
    1280:	200000dc 	.word	0x200000dc

00001284 <SERCOM1_Handler>:
    1284:	b508      	push	{r3, lr}
    1286:	4b02      	ldr	r3, [pc, #8]	; (1290 <SERCOM1_Handler+0xc>)
    1288:	685b      	ldr	r3, [r3, #4]
    128a:	2001      	movs	r0, #1
    128c:	4798      	blx	r3
    128e:	bd08      	pop	{r3, pc}
    1290:	200000dc 	.word	0x200000dc

00001294 <SERCOM2_Handler>:
    1294:	b508      	push	{r3, lr}
    1296:	4b02      	ldr	r3, [pc, #8]	; (12a0 <SERCOM2_Handler+0xc>)
    1298:	689b      	ldr	r3, [r3, #8]
    129a:	2002      	movs	r0, #2
    129c:	4798      	blx	r3
    129e:	bd08      	pop	{r3, pc}
    12a0:	200000dc 	.word	0x200000dc

000012a4 <SERCOM3_Handler>:
    12a4:	b508      	push	{r3, lr}
    12a6:	4b02      	ldr	r3, [pc, #8]	; (12b0 <SERCOM3_Handler+0xc>)
    12a8:	68db      	ldr	r3, [r3, #12]
    12aa:	2003      	movs	r0, #3
    12ac:	4798      	blx	r3
    12ae:	bd08      	pop	{r3, pc}
    12b0:	200000dc 	.word	0x200000dc

000012b4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    12b4:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    12b6:	2000      	movs	r0, #0
    12b8:	4b08      	ldr	r3, [pc, #32]	; (12dc <delay_init+0x28>)
    12ba:	4798      	blx	r3
	cycles_per_ms /= 1000;
    12bc:	4c08      	ldr	r4, [pc, #32]	; (12e0 <delay_init+0x2c>)
    12be:	21fa      	movs	r1, #250	; 0xfa
    12c0:	0089      	lsls	r1, r1, #2
    12c2:	47a0      	blx	r4
    12c4:	4b07      	ldr	r3, [pc, #28]	; (12e4 <delay_init+0x30>)
    12c6:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    12c8:	21fa      	movs	r1, #250	; 0xfa
    12ca:	0089      	lsls	r1, r1, #2
    12cc:	47a0      	blx	r4
    12ce:	4b06      	ldr	r3, [pc, #24]	; (12e8 <delay_init+0x34>)
    12d0:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    12d2:	2205      	movs	r2, #5
    12d4:	4b05      	ldr	r3, [pc, #20]	; (12ec <delay_init+0x38>)
    12d6:	601a      	str	r2, [r3, #0]
}
    12d8:	bd10      	pop	{r4, pc}
    12da:	46c0      	nop			; (mov r8, r8)
    12dc:	00001751 	.word	0x00001751
    12e0:	00001b89 	.word	0x00001b89
    12e4:	20000018 	.word	0x20000018
    12e8:	20000014 	.word	0x20000014
    12ec:	e000e010 	.word	0xe000e010

000012f0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    12f0:	b500      	push	{lr}
    12f2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    12f4:	ab01      	add	r3, sp, #4
    12f6:	2280      	movs	r2, #128	; 0x80
    12f8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    12fa:	780a      	ldrb	r2, [r1, #0]
    12fc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    12fe:	784a      	ldrb	r2, [r1, #1]
    1300:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1302:	788a      	ldrb	r2, [r1, #2]
    1304:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1306:	1c19      	adds	r1, r3, #0
    1308:	4b01      	ldr	r3, [pc, #4]	; (1310 <port_pin_set_config+0x20>)
    130a:	4798      	blx	r3
}
    130c:	b003      	add	sp, #12
    130e:	bd00      	pop	{pc}
    1310:	00001945 	.word	0x00001945

00001314 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1314:	4770      	bx	lr
    1316:	46c0      	nop			; (mov r8, r8)

00001318 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1318:	4b0c      	ldr	r3, [pc, #48]	; (134c <cpu_irq_enter_critical+0x34>)
    131a:	681b      	ldr	r3, [r3, #0]
    131c:	2b00      	cmp	r3, #0
    131e:	d110      	bne.n	1342 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1320:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1324:	2b00      	cmp	r3, #0
    1326:	d109      	bne.n	133c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1328:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    132a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    132e:	2200      	movs	r2, #0
    1330:	4b07      	ldr	r3, [pc, #28]	; (1350 <cpu_irq_enter_critical+0x38>)
    1332:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1334:	2201      	movs	r2, #1
    1336:	4b07      	ldr	r3, [pc, #28]	; (1354 <cpu_irq_enter_critical+0x3c>)
    1338:	701a      	strb	r2, [r3, #0]
    133a:	e002      	b.n	1342 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    133c:	2200      	movs	r2, #0
    133e:	4b05      	ldr	r3, [pc, #20]	; (1354 <cpu_irq_enter_critical+0x3c>)
    1340:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1342:	4b02      	ldr	r3, [pc, #8]	; (134c <cpu_irq_enter_critical+0x34>)
    1344:	681a      	ldr	r2, [r3, #0]
    1346:	3201      	adds	r2, #1
    1348:	601a      	str	r2, [r3, #0]
}
    134a:	4770      	bx	lr
    134c:	200000ec 	.word	0x200000ec
    1350:	2000001c 	.word	0x2000001c
    1354:	200000f0 	.word	0x200000f0

00001358 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1358:	4b08      	ldr	r3, [pc, #32]	; (137c <cpu_irq_leave_critical+0x24>)
    135a:	681a      	ldr	r2, [r3, #0]
    135c:	3a01      	subs	r2, #1
    135e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1360:	681b      	ldr	r3, [r3, #0]
    1362:	2b00      	cmp	r3, #0
    1364:	d109      	bne.n	137a <cpu_irq_leave_critical+0x22>
    1366:	4b06      	ldr	r3, [pc, #24]	; (1380 <cpu_irq_leave_critical+0x28>)
    1368:	781b      	ldrb	r3, [r3, #0]
    136a:	2b00      	cmp	r3, #0
    136c:	d005      	beq.n	137a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    136e:	2201      	movs	r2, #1
    1370:	4b04      	ldr	r3, [pc, #16]	; (1384 <cpu_irq_leave_critical+0x2c>)
    1372:	701a      	strb	r2, [r3, #0]
    1374:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1378:	b662      	cpsie	i
	}
}
    137a:	4770      	bx	lr
    137c:	200000ec 	.word	0x200000ec
    1380:	200000f0 	.word	0x200000f0
    1384:	2000001c 	.word	0x2000001c

00001388 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1388:	b508      	push	{r3, lr}
	switch (clock_source) {
    138a:	2808      	cmp	r0, #8
    138c:	d834      	bhi.n	13f8 <system_clock_source_get_hz+0x70>
    138e:	0080      	lsls	r0, r0, #2
    1390:	4b1b      	ldr	r3, [pc, #108]	; (1400 <system_clock_source_get_hz+0x78>)
    1392:	581b      	ldr	r3, [r3, r0]
    1394:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1396:	2080      	movs	r0, #128	; 0x80
    1398:	0200      	lsls	r0, r0, #8
    139a:	e030      	b.n	13fe <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    139c:	4b19      	ldr	r3, [pc, #100]	; (1404 <system_clock_source_get_hz+0x7c>)
    139e:	6918      	ldr	r0, [r3, #16]
    13a0:	e02d      	b.n	13fe <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    13a2:	4b19      	ldr	r3, [pc, #100]	; (1408 <system_clock_source_get_hz+0x80>)
    13a4:	6a18      	ldr	r0, [r3, #32]
    13a6:	0580      	lsls	r0, r0, #22
    13a8:	0f80      	lsrs	r0, r0, #30
    13aa:	4b18      	ldr	r3, [pc, #96]	; (140c <system_clock_source_get_hz+0x84>)
    13ac:	40c3      	lsrs	r3, r0
    13ae:	1c18      	adds	r0, r3, #0
    13b0:	e025      	b.n	13fe <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    13b2:	4b14      	ldr	r3, [pc, #80]	; (1404 <system_clock_source_get_hz+0x7c>)
    13b4:	6958      	ldr	r0, [r3, #20]
    13b6:	e022      	b.n	13fe <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    13b8:	4b12      	ldr	r3, [pc, #72]	; (1404 <system_clock_source_get_hz+0x7c>)
    13ba:	681b      	ldr	r3, [r3, #0]
    13bc:	2002      	movs	r0, #2
    13be:	4018      	ands	r0, r3
    13c0:	d01d      	beq.n	13fe <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    13c2:	4911      	ldr	r1, [pc, #68]	; (1408 <system_clock_source_get_hz+0x80>)
    13c4:	2210      	movs	r2, #16
    13c6:	68cb      	ldr	r3, [r1, #12]
    13c8:	421a      	tst	r2, r3
    13ca:	d0fc      	beq.n	13c6 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    13cc:	4b0d      	ldr	r3, [pc, #52]	; (1404 <system_clock_source_get_hz+0x7c>)
    13ce:	681b      	ldr	r3, [r3, #0]
    13d0:	075a      	lsls	r2, r3, #29
    13d2:	d513      	bpl.n	13fc <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    13d4:	2000      	movs	r0, #0
    13d6:	4b0e      	ldr	r3, [pc, #56]	; (1410 <system_clock_source_get_hz+0x88>)
    13d8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    13da:	4b0a      	ldr	r3, [pc, #40]	; (1404 <system_clock_source_get_hz+0x7c>)
    13dc:	689b      	ldr	r3, [r3, #8]
    13de:	041b      	lsls	r3, r3, #16
    13e0:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    13e2:	4358      	muls	r0, r3
    13e4:	e00b      	b.n	13fe <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13e6:	2350      	movs	r3, #80	; 0x50
    13e8:	4a07      	ldr	r2, [pc, #28]	; (1408 <system_clock_source_get_hz+0x80>)
    13ea:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    13ec:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13ee:	075a      	lsls	r2, r3, #29
    13f0:	d505      	bpl.n	13fe <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    13f2:	4b04      	ldr	r3, [pc, #16]	; (1404 <system_clock_source_get_hz+0x7c>)
    13f4:	68d8      	ldr	r0, [r3, #12]
    13f6:	e002      	b.n	13fe <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    13f8:	2000      	movs	r0, #0
    13fa:	e000      	b.n	13fe <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    13fc:	4805      	ldr	r0, [pc, #20]	; (1414 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    13fe:	bd08      	pop	{r3, pc}
    1400:	00002878 	.word	0x00002878
    1404:	200000f4 	.word	0x200000f4
    1408:	40000800 	.word	0x40000800
    140c:	007a1200 	.word	0x007a1200
    1410:	00001885 	.word	0x00001885
    1414:	02dc6c00 	.word	0x02dc6c00

00001418 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1418:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    141a:	4b0c      	ldr	r3, [pc, #48]	; (144c <system_clock_source_osc8m_set_config+0x34>)
    141c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    141e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1420:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1422:	7840      	ldrb	r0, [r0, #1]
    1424:	2201      	movs	r2, #1
    1426:	4010      	ands	r0, r2
    1428:	0180      	lsls	r0, r0, #6
    142a:	2640      	movs	r6, #64	; 0x40
    142c:	43b4      	bics	r4, r6
    142e:	4304      	orrs	r4, r0
    1430:	402a      	ands	r2, r5
    1432:	01d0      	lsls	r0, r2, #7
    1434:	2280      	movs	r2, #128	; 0x80
    1436:	4394      	bics	r4, r2
    1438:	1c22      	adds	r2, r4, #0
    143a:	4302      	orrs	r2, r0
    143c:	2003      	movs	r0, #3
    143e:	4001      	ands	r1, r0
    1440:	0209      	lsls	r1, r1, #8
    1442:	4803      	ldr	r0, [pc, #12]	; (1450 <system_clock_source_osc8m_set_config+0x38>)
    1444:	4002      	ands	r2, r0
    1446:	430a      	orrs	r2, r1
    1448:	621a      	str	r2, [r3, #32]
}
    144a:	bd70      	pop	{r4, r5, r6, pc}
    144c:	40000800 	.word	0x40000800
    1450:	fffffcff 	.word	0xfffffcff

00001454 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1454:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1456:	7a02      	ldrb	r2, [r0, #8]
    1458:	0692      	lsls	r2, r2, #26
    145a:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    145c:	8943      	ldrh	r3, [r0, #10]
    145e:	059b      	lsls	r3, r3, #22
    1460:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1462:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1464:	4b15      	ldr	r3, [pc, #84]	; (14bc <system_clock_source_dfll_set_config+0x68>)
    1466:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    1468:	8881      	ldrh	r1, [r0, #4]
    146a:	8842      	ldrh	r2, [r0, #2]
    146c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    146e:	79c4      	ldrb	r4, [r0, #7]
    1470:	7982      	ldrb	r2, [r0, #6]
    1472:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1474:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1476:	7841      	ldrb	r1, [r0, #1]
    1478:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    147a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    147c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    147e:	7803      	ldrb	r3, [r0, #0]
    1480:	2b04      	cmp	r3, #4
    1482:	d10f      	bne.n	14a4 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1484:	7b02      	ldrb	r2, [r0, #12]
    1486:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1488:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    148a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    148c:	89c3      	ldrh	r3, [r0, #14]
    148e:	041b      	lsls	r3, r3, #16
    1490:	490b      	ldr	r1, [pc, #44]	; (14c0 <system_clock_source_dfll_set_config+0x6c>)
    1492:	400b      	ands	r3, r1
    1494:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1496:	4b09      	ldr	r3, [pc, #36]	; (14bc <system_clock_source_dfll_set_config+0x68>)
    1498:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    149a:	6819      	ldr	r1, [r3, #0]
    149c:	2204      	movs	r2, #4
    149e:	430a      	orrs	r2, r1
    14a0:	601a      	str	r2, [r3, #0]
    14a2:	e009      	b.n	14b8 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    14a4:	2b20      	cmp	r3, #32
    14a6:	d107      	bne.n	14b8 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    14a8:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    14aa:	4b04      	ldr	r3, [pc, #16]	; (14bc <system_clock_source_dfll_set_config+0x68>)
    14ac:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    14ae:	6819      	ldr	r1, [r3, #0]
    14b0:	2284      	movs	r2, #132	; 0x84
    14b2:	00d2      	lsls	r2, r2, #3
    14b4:	430a      	orrs	r2, r1
    14b6:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    14b8:	bd10      	pop	{r4, pc}
    14ba:	46c0      	nop			; (mov r8, r8)
    14bc:	200000f4 	.word	0x200000f4
    14c0:	03ff0000 	.word	0x03ff0000

000014c4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    14c4:	2808      	cmp	r0, #8
    14c6:	d843      	bhi.n	1550 <system_clock_source_enable+0x8c>
    14c8:	0080      	lsls	r0, r0, #2
    14ca:	4b22      	ldr	r3, [pc, #136]	; (1554 <system_clock_source_enable+0x90>)
    14cc:	581b      	ldr	r3, [r3, r0]
    14ce:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    14d0:	2000      	movs	r0, #0
    14d2:	e03e      	b.n	1552 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    14d4:	4b20      	ldr	r3, [pc, #128]	; (1558 <system_clock_source_enable+0x94>)
    14d6:	6a19      	ldr	r1, [r3, #32]
    14d8:	2202      	movs	r2, #2
    14da:	430a      	orrs	r2, r1
    14dc:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    14de:	2000      	movs	r0, #0
    14e0:	e037      	b.n	1552 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    14e2:	4b1d      	ldr	r3, [pc, #116]	; (1558 <system_clock_source_enable+0x94>)
    14e4:	6999      	ldr	r1, [r3, #24]
    14e6:	2202      	movs	r2, #2
    14e8:	430a      	orrs	r2, r1
    14ea:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    14ec:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    14ee:	e030      	b.n	1552 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    14f0:	4b19      	ldr	r3, [pc, #100]	; (1558 <system_clock_source_enable+0x94>)
    14f2:	8a19      	ldrh	r1, [r3, #16]
    14f4:	2202      	movs	r2, #2
    14f6:	430a      	orrs	r2, r1
    14f8:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    14fa:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    14fc:	e029      	b.n	1552 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    14fe:	4b16      	ldr	r3, [pc, #88]	; (1558 <system_clock_source_enable+0x94>)
    1500:	8a99      	ldrh	r1, [r3, #20]
    1502:	2202      	movs	r2, #2
    1504:	430a      	orrs	r2, r1
    1506:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1508:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    150a:	e022      	b.n	1552 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    150c:	4b13      	ldr	r3, [pc, #76]	; (155c <system_clock_source_enable+0x98>)
    150e:	6819      	ldr	r1, [r3, #0]
    1510:	2202      	movs	r2, #2
    1512:	430a      	orrs	r2, r1
    1514:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    1516:	681a      	ldr	r2, [r3, #0]
    1518:	4b11      	ldr	r3, [pc, #68]	; (1560 <system_clock_source_enable+0x9c>)
    151a:	401a      	ands	r2, r3
    151c:	4b0e      	ldr	r3, [pc, #56]	; (1558 <system_clock_source_enable+0x94>)
    151e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1520:	1c19      	adds	r1, r3, #0
    1522:	2210      	movs	r2, #16
    1524:	68cb      	ldr	r3, [r1, #12]
    1526:	421a      	tst	r2, r3
    1528:	d0fc      	beq.n	1524 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    152a:	4a0c      	ldr	r2, [pc, #48]	; (155c <system_clock_source_enable+0x98>)
    152c:	6891      	ldr	r1, [r2, #8]
    152e:	4b0a      	ldr	r3, [pc, #40]	; (1558 <system_clock_source_enable+0x94>)
    1530:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1532:	6851      	ldr	r1, [r2, #4]
    1534:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1536:	6812      	ldr	r2, [r2, #0]
    1538:	b292      	uxth	r2, r2
    153a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    153c:	2000      	movs	r0, #0
    153e:	e008      	b.n	1552 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1540:	4a05      	ldr	r2, [pc, #20]	; (1558 <system_clock_source_enable+0x94>)
    1542:	2344      	movs	r3, #68	; 0x44
    1544:	5cd0      	ldrb	r0, [r2, r3]
    1546:	2102      	movs	r1, #2
    1548:	4301      	orrs	r1, r0
    154a:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    154c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    154e:	e000      	b.n	1552 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1550:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    1552:	4770      	bx	lr
    1554:	0000289c 	.word	0x0000289c
    1558:	40000800 	.word	0x40000800
    155c:	200000f4 	.word	0x200000f4
    1560:	0000ff7f 	.word	0x0000ff7f

00001564 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1564:	b530      	push	{r4, r5, lr}
    1566:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1568:	22c2      	movs	r2, #194	; 0xc2
    156a:	00d2      	lsls	r2, r2, #3
    156c:	4b27      	ldr	r3, [pc, #156]	; (160c <system_clock_init+0xa8>)
    156e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1570:	4b27      	ldr	r3, [pc, #156]	; (1610 <system_clock_init+0xac>)
    1572:	685a      	ldr	r2, [r3, #4]
    1574:	211e      	movs	r1, #30
    1576:	438a      	bics	r2, r1
    1578:	2102      	movs	r1, #2
    157a:	430a      	orrs	r2, r1
    157c:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    157e:	2201      	movs	r2, #1
    1580:	ab01      	add	r3, sp, #4
    1582:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1584:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1586:	4d23      	ldr	r5, [pc, #140]	; (1614 <system_clock_init+0xb0>)
    1588:	b2e0      	uxtb	r0, r4
    158a:	a901      	add	r1, sp, #4
    158c:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    158e:	3401      	adds	r4, #1
    1590:	2c25      	cmp	r4, #37	; 0x25
    1592:	d1f9      	bne.n	1588 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    1594:	a805      	add	r0, sp, #20
    1596:	2300      	movs	r3, #0
    1598:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    159a:	2400      	movs	r4, #0
    159c:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    159e:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    15a0:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    15a2:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    15a4:	2207      	movs	r2, #7
    15a6:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    15a8:	233f      	movs	r3, #63	; 0x3f
    15aa:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    15ac:	2106      	movs	r1, #6
    15ae:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    15b0:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    15b2:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    15b4:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    15b6:	4b18      	ldr	r3, [pc, #96]	; (1618 <system_clock_init+0xb4>)
    15b8:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    15ba:	a804      	add	r0, sp, #16
    15bc:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    15be:	2301      	movs	r3, #1
    15c0:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    15c2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    15c4:	4b15      	ldr	r3, [pc, #84]	; (161c <system_clock_init+0xb8>)
    15c6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    15c8:	2006      	movs	r0, #6
    15ca:	4c15      	ldr	r4, [pc, #84]	; (1620 <system_clock_init+0xbc>)
    15cc:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    15ce:	4b15      	ldr	r3, [pc, #84]	; (1624 <system_clock_init+0xc0>)
    15d0:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    15d2:	2007      	movs	r0, #7
    15d4:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    15d6:	490d      	ldr	r1, [pc, #52]	; (160c <system_clock_init+0xa8>)
    15d8:	2210      	movs	r2, #16
    15da:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    15dc:	421a      	tst	r2, r3
    15de:	d0fc      	beq.n	15da <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    15e0:	4a11      	ldr	r2, [pc, #68]	; (1628 <system_clock_init+0xc4>)
    15e2:	2300      	movs	r3, #0
    15e4:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    15e6:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    15e8:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    15ea:	a901      	add	r1, sp, #4
    15ec:	2201      	movs	r2, #1
    15ee:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    15f0:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    15f2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    15f4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    15f6:	2307      	movs	r3, #7
    15f8:	700b      	strb	r3, [r1, #0]
    15fa:	2000      	movs	r0, #0
    15fc:	4b0b      	ldr	r3, [pc, #44]	; (162c <system_clock_init+0xc8>)
    15fe:	4798      	blx	r3
    1600:	2000      	movs	r0, #0
    1602:	4b0b      	ldr	r3, [pc, #44]	; (1630 <system_clock_init+0xcc>)
    1604:	4798      	blx	r3
#endif
}
    1606:	b00b      	add	sp, #44	; 0x2c
    1608:	bd30      	pop	{r4, r5, pc}
    160a:	46c0      	nop			; (mov r8, r8)
    160c:	40000800 	.word	0x40000800
    1610:	41004000 	.word	0x41004000
    1614:	00001869 	.word	0x00001869
    1618:	00001455 	.word	0x00001455
    161c:	00001419 	.word	0x00001419
    1620:	000014c5 	.word	0x000014c5
    1624:	00001635 	.word	0x00001635
    1628:	40000400 	.word	0x40000400
    162c:	00001659 	.word	0x00001659
    1630:	0000170d 	.word	0x0000170d

00001634 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1634:	4b06      	ldr	r3, [pc, #24]	; (1650 <system_gclk_init+0x1c>)
    1636:	6999      	ldr	r1, [r3, #24]
    1638:	2208      	movs	r2, #8
    163a:	430a      	orrs	r2, r1
    163c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    163e:	2201      	movs	r2, #1
    1640:	4b04      	ldr	r3, [pc, #16]	; (1654 <system_gclk_init+0x20>)
    1642:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1644:	1c19      	adds	r1, r3, #0
    1646:	780b      	ldrb	r3, [r1, #0]
    1648:	4213      	tst	r3, r2
    164a:	d1fc      	bne.n	1646 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    164c:	4770      	bx	lr
    164e:	46c0      	nop			; (mov r8, r8)
    1650:	40000400 	.word	0x40000400
    1654:	40000c00 	.word	0x40000c00

00001658 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    165a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    165c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    165e:	780d      	ldrb	r5, [r1, #0]
    1660:	022d      	lsls	r5, r5, #8
    1662:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1664:	784b      	ldrb	r3, [r1, #1]
    1666:	2b00      	cmp	r3, #0
    1668:	d002      	beq.n	1670 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    166a:	2380      	movs	r3, #128	; 0x80
    166c:	02db      	lsls	r3, r3, #11
    166e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1670:	7a4b      	ldrb	r3, [r1, #9]
    1672:	2b00      	cmp	r3, #0
    1674:	d002      	beq.n	167c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1676:	2380      	movs	r3, #128	; 0x80
    1678:	031b      	lsls	r3, r3, #12
    167a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    167c:	684c      	ldr	r4, [r1, #4]
    167e:	2c01      	cmp	r4, #1
    1680:	d917      	bls.n	16b2 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1682:	1e63      	subs	r3, r4, #1
    1684:	421c      	tst	r4, r3
    1686:	d10f      	bne.n	16a8 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1688:	2c02      	cmp	r4, #2
    168a:	d906      	bls.n	169a <system_gclk_gen_set_config+0x42>
    168c:	2302      	movs	r3, #2
    168e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1690:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1692:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1694:	429c      	cmp	r4, r3
    1696:	d8fb      	bhi.n	1690 <system_gclk_gen_set_config+0x38>
    1698:	e000      	b.n	169c <system_gclk_gen_set_config+0x44>
    169a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    169c:	0217      	lsls	r7, r2, #8
    169e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    16a0:	2380      	movs	r3, #128	; 0x80
    16a2:	035b      	lsls	r3, r3, #13
    16a4:	431d      	orrs	r5, r3
    16a6:	e004      	b.n	16b2 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    16a8:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    16aa:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    16ac:	2380      	movs	r3, #128	; 0x80
    16ae:	029b      	lsls	r3, r3, #10
    16b0:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    16b2:	7a0b      	ldrb	r3, [r1, #8]
    16b4:	2b00      	cmp	r3, #0
    16b6:	d002      	beq.n	16be <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    16b8:	2380      	movs	r3, #128	; 0x80
    16ba:	039b      	lsls	r3, r3, #14
    16bc:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16be:	4a0f      	ldr	r2, [pc, #60]	; (16fc <system_gclk_gen_set_config+0xa4>)
    16c0:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    16c2:	b25b      	sxtb	r3, r3
    16c4:	2b00      	cmp	r3, #0
    16c6:	dbfb      	blt.n	16c0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    16c8:	4b0d      	ldr	r3, [pc, #52]	; (1700 <system_gclk_gen_set_config+0xa8>)
    16ca:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    16cc:	4b0d      	ldr	r3, [pc, #52]	; (1704 <system_gclk_gen_set_config+0xac>)
    16ce:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16d0:	4a0a      	ldr	r2, [pc, #40]	; (16fc <system_gclk_gen_set_config+0xa4>)
    16d2:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    16d4:	b25b      	sxtb	r3, r3
    16d6:	2b00      	cmp	r3, #0
    16d8:	dbfb      	blt.n	16d2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    16da:	4b08      	ldr	r3, [pc, #32]	; (16fc <system_gclk_gen_set_config+0xa4>)
    16dc:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16de:	1c1a      	adds	r2, r3, #0
    16e0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    16e2:	b25b      	sxtb	r3, r3
    16e4:	2b00      	cmp	r3, #0
    16e6:	dbfb      	blt.n	16e0 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    16e8:	4b04      	ldr	r3, [pc, #16]	; (16fc <system_gclk_gen_set_config+0xa4>)
    16ea:	6859      	ldr	r1, [r3, #4]
    16ec:	2280      	movs	r2, #128	; 0x80
    16ee:	0252      	lsls	r2, r2, #9
    16f0:	400a      	ands	r2, r1
    16f2:	4315      	orrs	r5, r2
    16f4:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    16f6:	4b04      	ldr	r3, [pc, #16]	; (1708 <system_gclk_gen_set_config+0xb0>)
    16f8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    16fc:	40000c00 	.word	0x40000c00
    1700:	00001319 	.word	0x00001319
    1704:	40000c08 	.word	0x40000c08
    1708:	00001359 	.word	0x00001359

0000170c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    170c:	b510      	push	{r4, lr}
    170e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1710:	4a0b      	ldr	r2, [pc, #44]	; (1740 <system_gclk_gen_enable+0x34>)
    1712:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1714:	b25b      	sxtb	r3, r3
    1716:	2b00      	cmp	r3, #0
    1718:	dbfb      	blt.n	1712 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    171a:	4b0a      	ldr	r3, [pc, #40]	; (1744 <system_gclk_gen_enable+0x38>)
    171c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    171e:	4b0a      	ldr	r3, [pc, #40]	; (1748 <system_gclk_gen_enable+0x3c>)
    1720:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1722:	4a07      	ldr	r2, [pc, #28]	; (1740 <system_gclk_gen_enable+0x34>)
    1724:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1726:	b25b      	sxtb	r3, r3
    1728:	2b00      	cmp	r3, #0
    172a:	dbfb      	blt.n	1724 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    172c:	4b04      	ldr	r3, [pc, #16]	; (1740 <system_gclk_gen_enable+0x34>)
    172e:	6859      	ldr	r1, [r3, #4]
    1730:	2280      	movs	r2, #128	; 0x80
    1732:	0252      	lsls	r2, r2, #9
    1734:	430a      	orrs	r2, r1
    1736:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1738:	4b04      	ldr	r3, [pc, #16]	; (174c <system_gclk_gen_enable+0x40>)
    173a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    173c:	bd10      	pop	{r4, pc}
    173e:	46c0      	nop			; (mov r8, r8)
    1740:	40000c00 	.word	0x40000c00
    1744:	00001319 	.word	0x00001319
    1748:	40000c04 	.word	0x40000c04
    174c:	00001359 	.word	0x00001359

00001750 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1750:	b570      	push	{r4, r5, r6, lr}
    1752:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1754:	4a1a      	ldr	r2, [pc, #104]	; (17c0 <system_gclk_gen_get_hz+0x70>)
    1756:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1758:	b25b      	sxtb	r3, r3
    175a:	2b00      	cmp	r3, #0
    175c:	dbfb      	blt.n	1756 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    175e:	4b19      	ldr	r3, [pc, #100]	; (17c4 <system_gclk_gen_get_hz+0x74>)
    1760:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1762:	4b19      	ldr	r3, [pc, #100]	; (17c8 <system_gclk_gen_get_hz+0x78>)
    1764:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1766:	4a16      	ldr	r2, [pc, #88]	; (17c0 <system_gclk_gen_get_hz+0x70>)
    1768:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    176a:	b25b      	sxtb	r3, r3
    176c:	2b00      	cmp	r3, #0
    176e:	dbfb      	blt.n	1768 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1770:	4e13      	ldr	r6, [pc, #76]	; (17c0 <system_gclk_gen_get_hz+0x70>)
    1772:	6870      	ldr	r0, [r6, #4]
    1774:	04c0      	lsls	r0, r0, #19
    1776:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1778:	4b14      	ldr	r3, [pc, #80]	; (17cc <system_gclk_gen_get_hz+0x7c>)
    177a:	4798      	blx	r3
    177c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    177e:	4b12      	ldr	r3, [pc, #72]	; (17c8 <system_gclk_gen_get_hz+0x78>)
    1780:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1782:	6876      	ldr	r6, [r6, #4]
    1784:	02f6      	lsls	r6, r6, #11
    1786:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1788:	4b11      	ldr	r3, [pc, #68]	; (17d0 <system_gclk_gen_get_hz+0x80>)
    178a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    178c:	4a0c      	ldr	r2, [pc, #48]	; (17c0 <system_gclk_gen_get_hz+0x70>)
    178e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1790:	b25b      	sxtb	r3, r3
    1792:	2b00      	cmp	r3, #0
    1794:	dbfb      	blt.n	178e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1796:	4b0a      	ldr	r3, [pc, #40]	; (17c0 <system_gclk_gen_get_hz+0x70>)
    1798:	689c      	ldr	r4, [r3, #8]
    179a:	0a24      	lsrs	r4, r4, #8
    179c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    179e:	4b0d      	ldr	r3, [pc, #52]	; (17d4 <system_gclk_gen_get_hz+0x84>)
    17a0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    17a2:	2e00      	cmp	r6, #0
    17a4:	d107      	bne.n	17b6 <system_gclk_gen_get_hz+0x66>
    17a6:	2c01      	cmp	r4, #1
    17a8:	d907      	bls.n	17ba <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    17aa:	1c28      	adds	r0, r5, #0
    17ac:	1c21      	adds	r1, r4, #0
    17ae:	4b0a      	ldr	r3, [pc, #40]	; (17d8 <system_gclk_gen_get_hz+0x88>)
    17b0:	4798      	blx	r3
    17b2:	1c05      	adds	r5, r0, #0
    17b4:	e001      	b.n	17ba <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    17b6:	3401      	adds	r4, #1
    17b8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    17ba:	1c28      	adds	r0, r5, #0
    17bc:	bd70      	pop	{r4, r5, r6, pc}
    17be:	46c0      	nop			; (mov r8, r8)
    17c0:	40000c00 	.word	0x40000c00
    17c4:	00001319 	.word	0x00001319
    17c8:	40000c04 	.word	0x40000c04
    17cc:	00001389 	.word	0x00001389
    17d0:	40000c08 	.word	0x40000c08
    17d4:	00001359 	.word	0x00001359
    17d8:	00001b89 	.word	0x00001b89

000017dc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    17dc:	b510      	push	{r4, lr}
    17de:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    17e0:	4b06      	ldr	r3, [pc, #24]	; (17fc <system_gclk_chan_enable+0x20>)
    17e2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    17e4:	4b06      	ldr	r3, [pc, #24]	; (1800 <system_gclk_chan_enable+0x24>)
    17e6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    17e8:	4b06      	ldr	r3, [pc, #24]	; (1804 <system_gclk_chan_enable+0x28>)
    17ea:	8859      	ldrh	r1, [r3, #2]
    17ec:	2280      	movs	r2, #128	; 0x80
    17ee:	01d2      	lsls	r2, r2, #7
    17f0:	430a      	orrs	r2, r1
    17f2:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    17f4:	4b04      	ldr	r3, [pc, #16]	; (1808 <system_gclk_chan_enable+0x2c>)
    17f6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    17f8:	bd10      	pop	{r4, pc}
    17fa:	46c0      	nop			; (mov r8, r8)
    17fc:	00001319 	.word	0x00001319
    1800:	40000c02 	.word	0x40000c02
    1804:	40000c00 	.word	0x40000c00
    1808:	00001359 	.word	0x00001359

0000180c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    180c:	b510      	push	{r4, lr}
    180e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1810:	4b0f      	ldr	r3, [pc, #60]	; (1850 <system_gclk_chan_disable+0x44>)
    1812:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1814:	4b0f      	ldr	r3, [pc, #60]	; (1854 <system_gclk_chan_disable+0x48>)
    1816:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1818:	4b0f      	ldr	r3, [pc, #60]	; (1858 <system_gclk_chan_disable+0x4c>)
    181a:	8858      	ldrh	r0, [r3, #2]
    181c:	0500      	lsls	r0, r0, #20
    181e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1820:	8859      	ldrh	r1, [r3, #2]
    1822:	4a0e      	ldr	r2, [pc, #56]	; (185c <system_gclk_chan_disable+0x50>)
    1824:	400a      	ands	r2, r1
    1826:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1828:	8859      	ldrh	r1, [r3, #2]
    182a:	4a0d      	ldr	r2, [pc, #52]	; (1860 <system_gclk_chan_disable+0x54>)
    182c:	400a      	ands	r2, r1
    182e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1830:	1c19      	adds	r1, r3, #0
    1832:	2280      	movs	r2, #128	; 0x80
    1834:	01d2      	lsls	r2, r2, #7
    1836:	884b      	ldrh	r3, [r1, #2]
    1838:	4213      	tst	r3, r2
    183a:	d1fc      	bne.n	1836 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    183c:	4b06      	ldr	r3, [pc, #24]	; (1858 <system_gclk_chan_disable+0x4c>)
    183e:	0201      	lsls	r1, r0, #8
    1840:	8858      	ldrh	r0, [r3, #2]
    1842:	4a06      	ldr	r2, [pc, #24]	; (185c <system_gclk_chan_disable+0x50>)
    1844:	4002      	ands	r2, r0
    1846:	430a      	orrs	r2, r1
    1848:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    184a:	4b06      	ldr	r3, [pc, #24]	; (1864 <system_gclk_chan_disable+0x58>)
    184c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    184e:	bd10      	pop	{r4, pc}
    1850:	00001319 	.word	0x00001319
    1854:	40000c02 	.word	0x40000c02
    1858:	40000c00 	.word	0x40000c00
    185c:	fffff0ff 	.word	0xfffff0ff
    1860:	ffffbfff 	.word	0xffffbfff
    1864:	00001359 	.word	0x00001359

00001868 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1868:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    186a:	780c      	ldrb	r4, [r1, #0]
    186c:	0224      	lsls	r4, r4, #8
    186e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1870:	4b02      	ldr	r3, [pc, #8]	; (187c <system_gclk_chan_set_config+0x14>)
    1872:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1874:	b2a4      	uxth	r4, r4
    1876:	4b02      	ldr	r3, [pc, #8]	; (1880 <system_gclk_chan_set_config+0x18>)
    1878:	805c      	strh	r4, [r3, #2]
}
    187a:	bd10      	pop	{r4, pc}
    187c:	0000180d 	.word	0x0000180d
    1880:	40000c00 	.word	0x40000c00

00001884 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1884:	b510      	push	{r4, lr}
    1886:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1888:	4b06      	ldr	r3, [pc, #24]	; (18a4 <system_gclk_chan_get_hz+0x20>)
    188a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    188c:	4b06      	ldr	r3, [pc, #24]	; (18a8 <system_gclk_chan_get_hz+0x24>)
    188e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1890:	4b06      	ldr	r3, [pc, #24]	; (18ac <system_gclk_chan_get_hz+0x28>)
    1892:	885c      	ldrh	r4, [r3, #2]
    1894:	0524      	lsls	r4, r4, #20
    1896:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1898:	4b05      	ldr	r3, [pc, #20]	; (18b0 <system_gclk_chan_get_hz+0x2c>)
    189a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    189c:	1c20      	adds	r0, r4, #0
    189e:	4b05      	ldr	r3, [pc, #20]	; (18b4 <system_gclk_chan_get_hz+0x30>)
    18a0:	4798      	blx	r3
}
    18a2:	bd10      	pop	{r4, pc}
    18a4:	00001319 	.word	0x00001319
    18a8:	40000c02 	.word	0x40000c02
    18ac:	40000c00 	.word	0x40000c00
    18b0:	00001359 	.word	0x00001359
    18b4:	00001751 	.word	0x00001751

000018b8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    18b8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    18ba:	78d3      	ldrb	r3, [r2, #3]
    18bc:	2b00      	cmp	r3, #0
    18be:	d11e      	bne.n	18fe <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    18c0:	7813      	ldrb	r3, [r2, #0]
    18c2:	2b80      	cmp	r3, #128	; 0x80
    18c4:	d004      	beq.n	18d0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    18c6:	061b      	lsls	r3, r3, #24
    18c8:	2480      	movs	r4, #128	; 0x80
    18ca:	0264      	lsls	r4, r4, #9
    18cc:	4323      	orrs	r3, r4
    18ce:	e000      	b.n	18d2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    18d0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    18d2:	7854      	ldrb	r4, [r2, #1]
    18d4:	2502      	movs	r5, #2
    18d6:	43ac      	bics	r4, r5
    18d8:	d10a      	bne.n	18f0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    18da:	7894      	ldrb	r4, [r2, #2]
    18dc:	2c00      	cmp	r4, #0
    18de:	d103      	bne.n	18e8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    18e0:	2480      	movs	r4, #128	; 0x80
    18e2:	02a4      	lsls	r4, r4, #10
    18e4:	4323      	orrs	r3, r4
    18e6:	e002      	b.n	18ee <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    18e8:	24c0      	movs	r4, #192	; 0xc0
    18ea:	02e4      	lsls	r4, r4, #11
    18ec:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    18ee:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    18f0:	7854      	ldrb	r4, [r2, #1]
    18f2:	3c01      	subs	r4, #1
    18f4:	2c01      	cmp	r4, #1
    18f6:	d804      	bhi.n	1902 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    18f8:	4c11      	ldr	r4, [pc, #68]	; (1940 <_system_pinmux_config+0x88>)
    18fa:	4023      	ands	r3, r4
    18fc:	e001      	b.n	1902 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    18fe:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1900:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1902:	040d      	lsls	r5, r1, #16
    1904:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1906:	24a0      	movs	r4, #160	; 0xa0
    1908:	05e4      	lsls	r4, r4, #23
    190a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    190c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    190e:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1910:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1912:	24d0      	movs	r4, #208	; 0xd0
    1914:	0624      	lsls	r4, r4, #24
    1916:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1918:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    191a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    191c:	78d4      	ldrb	r4, [r2, #3]
    191e:	2c00      	cmp	r4, #0
    1920:	d10c      	bne.n	193c <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1922:	035c      	lsls	r4, r3, #13
    1924:	d505      	bpl.n	1932 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1926:	7893      	ldrb	r3, [r2, #2]
    1928:	2b01      	cmp	r3, #1
    192a:	d101      	bne.n	1930 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    192c:	6181      	str	r1, [r0, #24]
    192e:	e000      	b.n	1932 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1930:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1932:	7853      	ldrb	r3, [r2, #1]
    1934:	3b01      	subs	r3, #1
    1936:	2b01      	cmp	r3, #1
    1938:	d800      	bhi.n	193c <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    193a:	6081      	str	r1, [r0, #8]
		}
	}
}
    193c:	bd30      	pop	{r4, r5, pc}
    193e:	46c0      	nop			; (mov r8, r8)
    1940:	fffbffff 	.word	0xfffbffff

00001944 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1944:	b508      	push	{r3, lr}
    1946:	1c03      	adds	r3, r0, #0
    1948:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    194a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    194c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    194e:	2900      	cmp	r1, #0
    1950:	d103      	bne.n	195a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1952:	0958      	lsrs	r0, r3, #5
    1954:	01c0      	lsls	r0, r0, #7
    1956:	4904      	ldr	r1, [pc, #16]	; (1968 <system_pinmux_pin_set_config+0x24>)
    1958:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    195a:	211f      	movs	r1, #31
    195c:	400b      	ands	r3, r1
    195e:	2101      	movs	r1, #1
    1960:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1962:	4b02      	ldr	r3, [pc, #8]	; (196c <system_pinmux_pin_set_config+0x28>)
    1964:	4798      	blx	r3
}
    1966:	bd08      	pop	{r3, pc}
    1968:	41004400 	.word	0x41004400
    196c:	000018b9 	.word	0x000018b9

00001970 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1970:	4770      	bx	lr
    1972:	46c0      	nop			; (mov r8, r8)

00001974 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1974:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1976:	4b04      	ldr	r3, [pc, #16]	; (1988 <system_init+0x14>)
    1978:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    197a:	4b04      	ldr	r3, [pc, #16]	; (198c <system_init+0x18>)
    197c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    197e:	4b04      	ldr	r3, [pc, #16]	; (1990 <system_init+0x1c>)
    1980:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1982:	4b04      	ldr	r3, [pc, #16]	; (1994 <system_init+0x20>)
    1984:	4798      	blx	r3
}
    1986:	bd08      	pop	{r3, pc}
    1988:	00001565 	.word	0x00001565
    198c:	00001315 	.word	0x00001315
    1990:	00001971 	.word	0x00001971
    1994:	00001971 	.word	0x00001971

00001998 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1998:	e7fe      	b.n	1998 <Dummy_Handler>
    199a:	46c0      	nop			; (mov r8, r8)

0000199c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    199c:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    199e:	2102      	movs	r1, #2
    19a0:	2390      	movs	r3, #144	; 0x90
    19a2:	005b      	lsls	r3, r3, #1
    19a4:	4a28      	ldr	r2, [pc, #160]	; (1a48 <Reset_Handler+0xac>)
    19a6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    19a8:	4b28      	ldr	r3, [pc, #160]	; (1a4c <Reset_Handler+0xb0>)
    19aa:	78d8      	ldrb	r0, [r3, #3]
    19ac:	2103      	movs	r1, #3
    19ae:	4388      	bics	r0, r1
    19b0:	2202      	movs	r2, #2
    19b2:	4310      	orrs	r0, r2
    19b4:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    19b6:	78dd      	ldrb	r5, [r3, #3]
    19b8:	240c      	movs	r4, #12
    19ba:	43a5      	bics	r5, r4
    19bc:	2008      	movs	r0, #8
    19be:	4305      	orrs	r5, r0
    19c0:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    19c2:	4b23      	ldr	r3, [pc, #140]	; (1a50 <Reset_Handler+0xb4>)
    19c4:	7b9e      	ldrb	r6, [r3, #14]
    19c6:	2530      	movs	r5, #48	; 0x30
    19c8:	43ae      	bics	r6, r5
    19ca:	2520      	movs	r5, #32
    19cc:	4335      	orrs	r5, r6
    19ce:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    19d0:	7b9d      	ldrb	r5, [r3, #14]
    19d2:	43a5      	bics	r5, r4
    19d4:	4328      	orrs	r0, r5
    19d6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    19d8:	7b98      	ldrb	r0, [r3, #14]
    19da:	4388      	bics	r0, r1
    19dc:	4302      	orrs	r2, r0
    19de:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    19e0:	4b1c      	ldr	r3, [pc, #112]	; (1a54 <Reset_Handler+0xb8>)
    19e2:	4a1d      	ldr	r2, [pc, #116]	; (1a58 <Reset_Handler+0xbc>)
    19e4:	429a      	cmp	r2, r3
    19e6:	d003      	beq.n	19f0 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    19e8:	4b1c      	ldr	r3, [pc, #112]	; (1a5c <Reset_Handler+0xc0>)
    19ea:	4a1a      	ldr	r2, [pc, #104]	; (1a54 <Reset_Handler+0xb8>)
    19ec:	429a      	cmp	r2, r3
    19ee:	d304      	bcc.n	19fa <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    19f0:	4b1b      	ldr	r3, [pc, #108]	; (1a60 <Reset_Handler+0xc4>)
    19f2:	4a1c      	ldr	r2, [pc, #112]	; (1a64 <Reset_Handler+0xc8>)
    19f4:	429a      	cmp	r2, r3
    19f6:	d310      	bcc.n	1a1a <Reset_Handler+0x7e>
    19f8:	e01b      	b.n	1a32 <Reset_Handler+0x96>
    19fa:	4b1b      	ldr	r3, [pc, #108]	; (1a68 <Reset_Handler+0xcc>)
    19fc:	4817      	ldr	r0, [pc, #92]	; (1a5c <Reset_Handler+0xc0>)
    19fe:	3003      	adds	r0, #3
    1a00:	1ac0      	subs	r0, r0, r3
    1a02:	0880      	lsrs	r0, r0, #2
    1a04:	3001      	adds	r0, #1
    1a06:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1a08:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1a0a:	4912      	ldr	r1, [pc, #72]	; (1a54 <Reset_Handler+0xb8>)
    1a0c:	4a12      	ldr	r2, [pc, #72]	; (1a58 <Reset_Handler+0xbc>)
    1a0e:	58d4      	ldr	r4, [r2, r3]
    1a10:	50cc      	str	r4, [r1, r3]
    1a12:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1a14:	4283      	cmp	r3, r0
    1a16:	d1fa      	bne.n	1a0e <Reset_Handler+0x72>
    1a18:	e7ea      	b.n	19f0 <Reset_Handler+0x54>
    1a1a:	4b12      	ldr	r3, [pc, #72]	; (1a64 <Reset_Handler+0xc8>)
    1a1c:	1d1a      	adds	r2, r3, #4
    1a1e:	4910      	ldr	r1, [pc, #64]	; (1a60 <Reset_Handler+0xc4>)
    1a20:	3103      	adds	r1, #3
    1a22:	1a89      	subs	r1, r1, r2
    1a24:	0889      	lsrs	r1, r1, #2
    1a26:	0089      	lsls	r1, r1, #2
    1a28:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1a2a:	2100      	movs	r1, #0
    1a2c:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1a2e:	4293      	cmp	r3, r2
    1a30:	d1fc      	bne.n	1a2c <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1a32:	4b0e      	ldr	r3, [pc, #56]	; (1a6c <Reset_Handler+0xd0>)
    1a34:	217f      	movs	r1, #127	; 0x7f
    1a36:	4a0e      	ldr	r2, [pc, #56]	; (1a70 <Reset_Handler+0xd4>)
    1a38:	438a      	bics	r2, r1
    1a3a:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    1a3c:	4b0d      	ldr	r3, [pc, #52]	; (1a74 <Reset_Handler+0xd8>)
    1a3e:	4798      	blx	r3

        /* Branch to main function */
        main();
    1a40:	4b0d      	ldr	r3, [pc, #52]	; (1a78 <Reset_Handler+0xdc>)
    1a42:	4798      	blx	r3
    1a44:	e7fe      	b.n	1a44 <Reset_Handler+0xa8>
    1a46:	46c0      	nop			; (mov r8, r8)
    1a48:	41007000 	.word	0x41007000
    1a4c:	41005000 	.word	0x41005000
    1a50:	41004800 	.word	0x41004800
    1a54:	20000000 	.word	0x20000000
    1a58:	00002984 	.word	0x00002984
    1a5c:	200000b0 	.word	0x200000b0
    1a60:	20000968 	.word	0x20000968
    1a64:	200000b0 	.word	0x200000b0
    1a68:	20000004 	.word	0x20000004
    1a6c:	e000ed00 	.word	0xe000ed00
    1a70:	00000000 	.word	0x00000000
    1a74:	00001c29 	.word	0x00001c29
    1a78:	00001ad9 	.word	0x00001ad9

00001a7c <display_menu>:
#include <asf.h>
#include "menus.h"

struct port_config pin_cfg;

void display_menu(menu_link menu) {
    1a7c:	b508      	push	{r3, lr}
	gfx_prev_menu = gfx_active_menu;
    1a7e:	4b07      	ldr	r3, [pc, #28]	; (1a9c <display_menu+0x20>)
    1a80:	7819      	ldrb	r1, [r3, #0]
    1a82:	4a07      	ldr	r2, [pc, #28]	; (1aa0 <display_menu+0x24>)
    1a84:	7011      	strb	r1, [r2, #0]
	gfx_active_menu = menu;
    1a86:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu]);
    1a88:	0083      	lsls	r3, r0, #2
    1a8a:	1818      	adds	r0, r3, r0
    1a8c:	0080      	lsls	r0, r0, #2
    1a8e:	4b05      	ldr	r3, [pc, #20]	; (1aa4 <display_menu+0x28>)
    1a90:	1818      	adds	r0, r3, r0
    1a92:	4b05      	ldr	r3, [pc, #20]	; (1aa8 <display_menu+0x2c>)
    1a94:	4798      	blx	r3
	ssd1306_write_display();
    1a96:	4b05      	ldr	r3, [pc, #20]	; (1aac <display_menu+0x30>)
    1a98:	4798      	blx	r3
}
    1a9a:	bd08      	pop	{r3, pc}
    1a9c:	20000960 	.word	0x20000960
    1aa0:	20000967 	.word	0x20000967
    1aa4:	20000060 	.word	0x20000060
    1aa8:	00000781 	.word	0x00000781
    1aac:	00000391 	.word	0x00000391

00001ab0 <menu_buttons_init>:

void menu_buttons_init() {
    1ab0:	b538      	push	{r3, r4, r5, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1ab2:	4c07      	ldr	r4, [pc, #28]	; (1ad0 <menu_buttons_init+0x20>)
    1ab4:	2300      	movs	r3, #0
    1ab6:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1ab8:	2201      	movs	r2, #1
    1aba:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    1abc:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    1abe:	200f      	movs	r0, #15
    1ac0:	1c21      	adds	r1, r4, #0
    1ac2:	4d04      	ldr	r5, [pc, #16]	; (1ad4 <menu_buttons_init+0x24>)
    1ac4:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    1ac6:	200e      	movs	r0, #14
    1ac8:	1c21      	adds	r1, r4, #0
    1aca:	47a8      	blx	r5
}
    1acc:	bd38      	pop	{r3, r4, r5, pc}
    1ace:	46c0      	nop			; (mov r8, r8)
    1ad0:	20000964 	.word	0x20000964
    1ad4:	000012f1 	.word	0x000012f1

00001ad8 <main>:

int main (void)
{
    1ad8:	b570      	push	{r4, r5, r6, lr}
    1ada:	b082      	sub	sp, #8
	system_init();
    1adc:	4b1d      	ldr	r3, [pc, #116]	; (1b54 <main+0x7c>)
    1ade:	4798      	blx	r3
	delay_init();
    1ae0:	4b1d      	ldr	r3, [pc, #116]	; (1b58 <main+0x80>)
    1ae2:	4798      	blx	r3
	
	gfx_mono_init();
    1ae4:	4b1d      	ldr	r3, [pc, #116]	; (1b5c <main+0x84>)
    1ae6:	4798      	blx	r3
	
	menu_buttons_init();
    1ae8:	4b1d      	ldr	r3, [pc, #116]	; (1b60 <main+0x88>)
    1aea:	4798      	blx	r3
	uint8_t column_address = 0;

	

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    1aec:	4b1d      	ldr	r3, [pc, #116]	; (1b64 <main+0x8c>)
    1aee:	4798      	blx	r3
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
    1af0:	20b7      	movs	r0, #183	; 0xb7
    1af2:	4c1d      	ldr	r4, [pc, #116]	; (1b68 <main+0x90>)
    1af4:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
    1af6:	2010      	movs	r0, #16
    1af8:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
    1afa:	2000      	movs	r0, #0
    1afc:	47a0      	blx	r4
	ssd1306_set_column_address(0);
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    1afe:	4b1b      	ldr	r3, [pc, #108]	; (1b6c <main+0x94>)
    1b00:	4798      	blx	r3
	
	display_menu(MAIN_MENU);
    1b02:	2000      	movs	r0, #0
    1b04:	4b1a      	ldr	r3, [pc, #104]	; (1b70 <main+0x98>)
    1b06:	4798      	blx	r3
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		if(!port_pin_get_input_level(BTN_MENU_NAV_DOWN)) {
			gfx_mono_menu_process_key(&menu_list[gfx_active_menu], GFX_MONO_MENU_KEYCODE_DOWN);
    1b08:	4e1a      	ldr	r6, [pc, #104]	; (1b74 <main+0x9c>)
    1b0a:	4d1b      	ldr	r5, [pc, #108]	; (1b78 <main+0xa0>)
    1b0c:	4c1b      	ldr	r4, [pc, #108]	; (1b7c <main+0xa4>)
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1b0e:	4b1c      	ldr	r3, [pc, #112]	; (1b80 <main+0xa8>)
    1b10:	6a1b      	ldr	r3, [r3, #32]
	
	display_menu(MAIN_MENU);
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		if(!port_pin_get_input_level(BTN_MENU_NAV_DOWN)) {
    1b12:	041a      	lsls	r2, r3, #16
    1b14:	d408      	bmi.n	1b28 <main+0x50>
			gfx_mono_menu_process_key(&menu_list[gfx_active_menu], GFX_MONO_MENU_KEYCODE_DOWN);
    1b16:	782b      	ldrb	r3, [r5, #0]
    1b18:	0098      	lsls	r0, r3, #2
    1b1a:	18c0      	adds	r0, r0, r3
    1b1c:	0080      	lsls	r0, r0, #2
    1b1e:	1830      	adds	r0, r6, r0
    1b20:	2128      	movs	r1, #40	; 0x28
    1b22:	47a0      	blx	r4
			ssd1306_write_display();
    1b24:	4b17      	ldr	r3, [pc, #92]	; (1b84 <main+0xac>)
    1b26:	4798      	blx	r3
    1b28:	4b15      	ldr	r3, [pc, #84]	; (1b80 <main+0xa8>)
    1b2a:	6a1b      	ldr	r3, [r3, #32]
		}
		if(!port_pin_get_input_level(BTN_MENU_SELECT)) {
    1b2c:	045a      	lsls	r2, r3, #17
    1b2e:	d4ee      	bmi.n	1b0e <main+0x36>
			volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_active_menu], GFX_MONO_MENU_KEYCODE_ENTER);
    1b30:	4b11      	ldr	r3, [pc, #68]	; (1b78 <main+0xa0>)
    1b32:	781b      	ldrb	r3, [r3, #0]
    1b34:	0098      	lsls	r0, r3, #2
    1b36:	18c3      	adds	r3, r0, r3
    1b38:	009b      	lsls	r3, r3, #2
    1b3a:	480e      	ldr	r0, [pc, #56]	; (1b74 <main+0x9c>)
    1b3c:	18c0      	adds	r0, r0, r3
    1b3e:	210d      	movs	r1, #13
    1b40:	4b0e      	ldr	r3, [pc, #56]	; (1b7c <main+0xa4>)
    1b42:	4798      	blx	r3
    1b44:	466b      	mov	r3, sp
    1b46:	71d8      	strb	r0, [r3, #7]
			menu_link menu = 2;
			display_menu(menu);
    1b48:	2002      	movs	r0, #2
    1b4a:	4b09      	ldr	r3, [pc, #36]	; (1b70 <main+0x98>)
    1b4c:	4798      	blx	r3
			ssd1306_write_display();
    1b4e:	4b0d      	ldr	r3, [pc, #52]	; (1b84 <main+0xac>)
    1b50:	4798      	blx	r3
    1b52:	e7dc      	b.n	1b0e <main+0x36>
    1b54:	00001975 	.word	0x00001975
    1b58:	000012b5 	.word	0x000012b5
    1b5c:	00000821 	.word	0x00000821
    1b60:	00001ab1 	.word	0x00001ab1
    1b64:	0000015d 	.word	0x0000015d
    1b68:	00000111 	.word	0x00000111
    1b6c:	000003e5 	.word	0x000003e5
    1b70:	00001a7d 	.word	0x00001a7d
    1b74:	20000060 	.word	0x20000060
    1b78:	20000960 	.word	0x20000960
    1b7c:	000007c1 	.word	0x000007c1
    1b80:	41004400 	.word	0x41004400
    1b84:	00000391 	.word	0x00000391

00001b88 <__aeabi_uidiv>:
    1b88:	2900      	cmp	r1, #0
    1b8a:	d034      	beq.n	1bf6 <.udivsi3_skip_div0_test+0x6a>

00001b8c <.udivsi3_skip_div0_test>:
    1b8c:	2301      	movs	r3, #1
    1b8e:	2200      	movs	r2, #0
    1b90:	b410      	push	{r4}
    1b92:	4288      	cmp	r0, r1
    1b94:	d32c      	bcc.n	1bf0 <.udivsi3_skip_div0_test+0x64>
    1b96:	2401      	movs	r4, #1
    1b98:	0724      	lsls	r4, r4, #28
    1b9a:	42a1      	cmp	r1, r4
    1b9c:	d204      	bcs.n	1ba8 <.udivsi3_skip_div0_test+0x1c>
    1b9e:	4281      	cmp	r1, r0
    1ba0:	d202      	bcs.n	1ba8 <.udivsi3_skip_div0_test+0x1c>
    1ba2:	0109      	lsls	r1, r1, #4
    1ba4:	011b      	lsls	r3, r3, #4
    1ba6:	e7f8      	b.n	1b9a <.udivsi3_skip_div0_test+0xe>
    1ba8:	00e4      	lsls	r4, r4, #3
    1baa:	42a1      	cmp	r1, r4
    1bac:	d204      	bcs.n	1bb8 <.udivsi3_skip_div0_test+0x2c>
    1bae:	4281      	cmp	r1, r0
    1bb0:	d202      	bcs.n	1bb8 <.udivsi3_skip_div0_test+0x2c>
    1bb2:	0049      	lsls	r1, r1, #1
    1bb4:	005b      	lsls	r3, r3, #1
    1bb6:	e7f8      	b.n	1baa <.udivsi3_skip_div0_test+0x1e>
    1bb8:	4288      	cmp	r0, r1
    1bba:	d301      	bcc.n	1bc0 <.udivsi3_skip_div0_test+0x34>
    1bbc:	1a40      	subs	r0, r0, r1
    1bbe:	431a      	orrs	r2, r3
    1bc0:	084c      	lsrs	r4, r1, #1
    1bc2:	42a0      	cmp	r0, r4
    1bc4:	d302      	bcc.n	1bcc <.udivsi3_skip_div0_test+0x40>
    1bc6:	1b00      	subs	r0, r0, r4
    1bc8:	085c      	lsrs	r4, r3, #1
    1bca:	4322      	orrs	r2, r4
    1bcc:	088c      	lsrs	r4, r1, #2
    1bce:	42a0      	cmp	r0, r4
    1bd0:	d302      	bcc.n	1bd8 <.udivsi3_skip_div0_test+0x4c>
    1bd2:	1b00      	subs	r0, r0, r4
    1bd4:	089c      	lsrs	r4, r3, #2
    1bd6:	4322      	orrs	r2, r4
    1bd8:	08cc      	lsrs	r4, r1, #3
    1bda:	42a0      	cmp	r0, r4
    1bdc:	d302      	bcc.n	1be4 <.udivsi3_skip_div0_test+0x58>
    1bde:	1b00      	subs	r0, r0, r4
    1be0:	08dc      	lsrs	r4, r3, #3
    1be2:	4322      	orrs	r2, r4
    1be4:	2800      	cmp	r0, #0
    1be6:	d003      	beq.n	1bf0 <.udivsi3_skip_div0_test+0x64>
    1be8:	091b      	lsrs	r3, r3, #4
    1bea:	d001      	beq.n	1bf0 <.udivsi3_skip_div0_test+0x64>
    1bec:	0909      	lsrs	r1, r1, #4
    1bee:	e7e3      	b.n	1bb8 <.udivsi3_skip_div0_test+0x2c>
    1bf0:	1c10      	adds	r0, r2, #0
    1bf2:	bc10      	pop	{r4}
    1bf4:	4770      	bx	lr
    1bf6:	2800      	cmp	r0, #0
    1bf8:	d001      	beq.n	1bfe <.udivsi3_skip_div0_test+0x72>
    1bfa:	2000      	movs	r0, #0
    1bfc:	43c0      	mvns	r0, r0
    1bfe:	b407      	push	{r0, r1, r2}
    1c00:	4802      	ldr	r0, [pc, #8]	; (1c0c <.udivsi3_skip_div0_test+0x80>)
    1c02:	a102      	add	r1, pc, #8	; (adr r1, 1c0c <.udivsi3_skip_div0_test+0x80>)
    1c04:	1840      	adds	r0, r0, r1
    1c06:	9002      	str	r0, [sp, #8]
    1c08:	bd03      	pop	{r0, r1, pc}
    1c0a:	46c0      	nop			; (mov r8, r8)
    1c0c:	00000019 	.word	0x00000019

00001c10 <__aeabi_uidivmod>:
    1c10:	2900      	cmp	r1, #0
    1c12:	d0f0      	beq.n	1bf6 <.udivsi3_skip_div0_test+0x6a>
    1c14:	b503      	push	{r0, r1, lr}
    1c16:	f7ff ffb9 	bl	1b8c <.udivsi3_skip_div0_test>
    1c1a:	bc0e      	pop	{r1, r2, r3}
    1c1c:	4342      	muls	r2, r0
    1c1e:	1a89      	subs	r1, r1, r2
    1c20:	4718      	bx	r3
    1c22:	46c0      	nop			; (mov r8, r8)

00001c24 <__aeabi_idiv0>:
    1c24:	4770      	bx	lr
    1c26:	46c0      	nop			; (mov r8, r8)

00001c28 <__libc_init_array>:
    1c28:	b570      	push	{r4, r5, r6, lr}
    1c2a:	4b0e      	ldr	r3, [pc, #56]	; (1c64 <__libc_init_array+0x3c>)
    1c2c:	4d0e      	ldr	r5, [pc, #56]	; (1c68 <__libc_init_array+0x40>)
    1c2e:	2400      	movs	r4, #0
    1c30:	1aed      	subs	r5, r5, r3
    1c32:	10ad      	asrs	r5, r5, #2
    1c34:	1c1e      	adds	r6, r3, #0
    1c36:	42ac      	cmp	r4, r5
    1c38:	d004      	beq.n	1c44 <__libc_init_array+0x1c>
    1c3a:	00a3      	lsls	r3, r4, #2
    1c3c:	58f3      	ldr	r3, [r6, r3]
    1c3e:	4798      	blx	r3
    1c40:	3401      	adds	r4, #1
    1c42:	e7f8      	b.n	1c36 <__libc_init_array+0xe>
    1c44:	f000 fe8e 	bl	2964 <_init>
    1c48:	4b08      	ldr	r3, [pc, #32]	; (1c6c <__libc_init_array+0x44>)
    1c4a:	4d09      	ldr	r5, [pc, #36]	; (1c70 <__libc_init_array+0x48>)
    1c4c:	2400      	movs	r4, #0
    1c4e:	1aed      	subs	r5, r5, r3
    1c50:	10ad      	asrs	r5, r5, #2
    1c52:	1c1e      	adds	r6, r3, #0
    1c54:	42ac      	cmp	r4, r5
    1c56:	d004      	beq.n	1c62 <__libc_init_array+0x3a>
    1c58:	00a3      	lsls	r3, r4, #2
    1c5a:	58f3      	ldr	r3, [r6, r3]
    1c5c:	4798      	blx	r3
    1c5e:	3401      	adds	r4, #1
    1c60:	e7f8      	b.n	1c54 <__libc_init_array+0x2c>
    1c62:	bd70      	pop	{r4, r5, r6, pc}
    1c64:	00002970 	.word	0x00002970
    1c68:	00002970 	.word	0x00002970
    1c6c:	00002970 	.word	0x00002970
    1c70:	00002974 	.word	0x00002974

00001c74 <memcpy>:
    1c74:	b510      	push	{r4, lr}
    1c76:	2300      	movs	r3, #0
    1c78:	4293      	cmp	r3, r2
    1c7a:	d003      	beq.n	1c84 <memcpy+0x10>
    1c7c:	5ccc      	ldrb	r4, [r1, r3]
    1c7e:	54c4      	strb	r4, [r0, r3]
    1c80:	3301      	adds	r3, #1
    1c82:	e7f9      	b.n	1c78 <memcpy+0x4>
    1c84:	bd10      	pop	{r4, pc}

00001c86 <memset>:
    1c86:	1c03      	adds	r3, r0, #0
    1c88:	1882      	adds	r2, r0, r2
    1c8a:	4293      	cmp	r3, r2
    1c8c:	d002      	beq.n	1c94 <memset+0xe>
    1c8e:	7019      	strb	r1, [r3, #0]
    1c90:	3301      	adds	r3, #1
    1c92:	e7fa      	b.n	1c8a <memset+0x4>
    1c94:	4770      	bx	lr
	...

00001c98 <arrow_right_data>:
    1c98:	e0f0 80c0 0000 070f 0103 0000               ............

00001ca4 <sysfont_glyphs>:
	...
    1cc8:	0000 0030 0030 0030 0030 0030 0030 0030     ..0.0.0.0.0.0.0.
    1cd8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
    1ce8:	0000 006c 006c 006c 006c 0000 0000 0000     ..l.l.l.l.......
	...
    1d0c:	0048 0048 00fc 0048 0048 0048 00fc 0048     H.H...H.H.H...H.
    1d1c:	0048 0000 0000 0000 0000 0000 0000 0010     H...............
    1d2c:	0010 003c 0040 0030 0008 0004 0078 0010     ..<.@.0.....x...
    1d3c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
    1d4c:	007c 00a4 00a8 0048 0010 0014 002a 004a     |.....H.....*.J.
    1d5c:	0044 0000 0000 0000 0000 0000 0000 0070     D.............p.
    1d6c:	0088 0088 0088 0070 0088 008a 008a 008c     ......p.........
    1d7c:	0070 0000 0000 0000 0000 0000 0000 0010     p...............
    1d8c:	0010 0010 0000 0000 0000 0000 0000 0000     ................
	...
    1da8:	0008 0010 0010 0020 0020 0020 0020 0020     ...... . . . . .
    1db8:	0020 0010 0010 0008 0000 0000 0000 0000      ...............
    1dc8:	0020 0010 0010 0008 0008 0008 0008 0008      ...............
    1dd8:	0008 0010 0010 0020 0000 0000 0000 0000     ...... .........
    1de8:	0000 0028 0010 007c 0010 0028 0000 0000     ..(...|...(.....
	...
    1e10:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
    1e38:	0000 0018 0018 0030 0020 0000 0000 0000     ......0. .......
	...
    1e54:	0000 00fe 0000 0000 0000 0000 0000 0000     ................
	...
    1e78:	0000 0018 0018 0000 0000 0000 0000 0000     ................
    1e88:	0000 0000 0004 0008 0008 0010 0010 0020     .............. .
    1e98:	0020 0040 0040 0000 0000 0000 0000 0000      .@.@...........
    1ea8:	0000 0078 0084 0084 008c 0094 00a4 00c4     ..x.............
    1eb8:	0084 0084 0078 0000 0000 0000 0000 0000     ....x...........
    1ec8:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
    1ed8:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
    1ee8:	0000 0070 0088 0008 0008 0010 0010 0020     ..p........... .
    1ef8:	0020 0040 00fc 0000 0000 0000 0000 0000      .@.............
    1f08:	0000 0070 0088 0008 0008 0030 0008 0008     ..p.......0.....
    1f18:	0008 0088 0070 0000 0000 0000 0000 0000     ....p...........
    1f28:	0000 0008 0018 0028 0028 0048 0088 0088     ......(.(.H.....
    1f38:	00fc 0008 0008 0000 0000 0000 0000 0000     ................
    1f48:	0000 007c 0080 0080 00b8 00c4 0004 0004     ..|.............
    1f58:	0004 0084 0078 0000 0000 0000 0000 0000     ....x...........
    1f68:	0000 0038 0040 0080 0080 00b0 00c8 0084     ..8.@...........
    1f78:	0084 0048 0030 0000 0000 0000 0000 0000     ..H.0...........
    1f88:	0000 00fc 0004 0004 0008 0008 0010 0010     ................
    1f98:	0020 0020 0040 0000 0000 0000 0000 0000      . .@...........
    1fa8:	0000 0078 0084 0084 0084 0078 0084 0084     ..x.......x.....
    1fb8:	0084 0084 0078 0000 0000 0000 0000 0000     ....x...........
    1fc8:	0000 0078 0084 0084 0084 008c 0074 0004     ..x.........t...
    1fd8:	0008 0010 00e0 0000 0000 0000 0000 0000     ................
	...
    1ff0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
    2010:	0000 0060 0060 0000 0000 0060 0060 00c0     ..`.`.....`.`...
    2020:	0080 0000 0000 0000 0000 0000 0000 0000     ................
    2030:	0004 0018 0060 0080 0060 0018 0004 0000     ....`...`.......
	...
    2050:	0000 007e 0000 0000 007e 0000 0000 0000     ..~.....~.......
	...
    2070:	0040 0030 000c 0002 000c 0030 0040 0000     @.0.......0.@...
	...
    2088:	0000 0070 0088 0008 0008 0010 0020 0020     ..p......... . .
    2098:	0000 0020 0020 0000 0000 0000 0000 0000     .. . ...........
    20a8:	0000 0000 0000 003c 0042 00ba 00aa 00aa     ......<.B.......
    20b8:	00aa 00bc 0040 003c 0000 0000 0000 0000     ....@.<.........
    20c8:	0000 0010 0010 0028 0028 0028 0044 007c     ......(.(.(.D.|.
    20d8:	0044 0082 0082 0000 0000 0000 0000 0000     D...............
    20e8:	0000 00f0 0088 0088 0088 00f0 0088 0088     ................
    20f8:	0088 0088 00f0 0000 0000 0000 0000 0000     ................
    2108:	0000 0038 0044 0080 0080 0080 0080 0080     ..8.D...........
    2118:	0080 0044 0038 0000 0000 0000 0000 0000     ..D.8...........
    2128:	0000 00f0 0088 0084 0084 0084 0084 0084     ................
    2138:	0084 0088 00f0 0000 0000 0000 0000 0000     ................
    2148:	0000 007c 0040 0040 0040 0078 0040 0040     ..|.@.@.@.x.@.@.
    2158:	0040 0040 007c 0000 0000 0000 0000 0000     @.@.|...........
    2168:	0000 007c 0040 0040 0040 0040 0078 0040     ..|.@.@.@.@.x.@.
    2178:	0040 0040 0040 0000 0000 0000 0000 0000     @.@.@...........
    2188:	0000 0038 0044 0080 0080 0080 009c 0084     ..8.D...........
    2198:	0084 0044 003c 0000 0000 0000 0000 0000     ..D.<...........
    21a8:	0000 0084 0084 0084 0084 00fc 0084 0084     ................
    21b8:	0084 0084 0084 0000 0000 0000 0000 0000     ................
    21c8:	0000 007c 0010 0010 0010 0010 0010 0010     ..|.............
    21d8:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
    21e8:	0000 00f8 0008 0008 0008 0008 0008 0008     ................
    21f8:	0008 0010 00e0 0000 0000 0000 0000 0000     ................
    2208:	0000 0084 0084 0088 0090 00a0 00d0 0088     ................
    2218:	0088 0084 0084 0000 0000 0000 0000 0000     ................
    2228:	0000 0080 0080 0080 0080 0080 0080 0080     ................
    2238:	0080 0080 00fc 0000 0000 0000 0000 0000     ................
    2248:	0000 0084 0084 00cc 00cc 00b4 00b4 0084     ................
    2258:	0084 0084 0084 0000 0000 0000 0000 0000     ................
    2268:	0000 0084 00c4 00c4 00a4 00a4 0094 0094     ................
    2278:	008c 008c 0084 0000 0000 0000 0000 0000     ................
    2288:	0000 0030 0048 0084 0084 0084 0084 0084     ..0.H...........
    2298:	0084 0048 0030 0000 0000 0000 0000 0000     ..H.0...........
    22a8:	0000 00f0 0088 0084 0084 0084 0088 00f0     ................
    22b8:	0080 0080 0080 0000 0000 0000 0000 0000     ................
    22c8:	0000 0030 0048 0084 0084 0084 0084 0084     ..0.H...........
    22d8:	0084 0048 0030 0020 001c 0000 0000 0000     ..H.0. .........
    22e8:	0000 00f0 0088 0084 0084 0088 00f0 0090     ................
    22f8:	0088 0084 0084 0000 0000 0000 0000 0000     ................
    2308:	0000 0078 0084 0080 0040 0030 0008 0004     ..x.....@.0.....
    2318:	0004 0084 0078 0000 0000 0000 0000 0000     ....x...........
    2328:	0000 00fe 0010 0010 0010 0010 0010 0010     ................
    2338:	0010 0010 0010 0000 0000 0000 0000 0000     ................
    2348:	0000 0084 0084 0084 0084 0084 0084 0084     ................
    2358:	0084 0084 0078 0000 0000 0000 0000 0000     ....x...........
    2368:	0000 0082 0082 0044 0044 0044 0044 0028     ......D.D.D.D.(.
    2378:	0028 0028 0010 0000 0000 0000 0000 0000     (.(.............
    2388:	0000 0084 0084 0084 0084 00b4 00b4 00b4     ................
    2398:	0078 0048 0048 0000 0000 0000 0000 0000     x.H.H...........
    23a8:	0000 0082 0044 0044 0028 0010 0010 0028     ....D.D.(.....(.
    23b8:	0044 0044 0082 0000 0000 0000 0000 0000     D.D.............
    23c8:	0000 0082 0044 0044 0028 0028 0028 0010     ....D.D.(.(.(...
    23d8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
    23e8:	0000 00fc 0004 0008 0008 0010 0010 0020     .............. .
    23f8:	0040 0040 00fe 0000 0000 0000 0000 0000     @.@.............
    2408:	00e0 0080 0080 0080 0080 0080 0080 0080     ................
    2418:	0080 0080 0080 00e0 0000 0000 0000 0000     ................
    2428:	0000 0040 0040 0020 0020 0010 0010 0008     ..@.@. . .......
    2438:	0008 0004 0004 0000 0000 0000 0000 0000     ................
    2448:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
    2458:	0020 0020 0020 00e0 0000 0000 0000 0000      . . ...........
    2468:	0000 0010 0028 0044 0000 0000 0000 0000     ....(.D.........
	...
    249c:	007c 0000 0000 0000 0000 0000 0000 0020     |............. .
    24ac:	0010 0008 0000 0000 0000 0000 0000 0000     ................
	...
    24d0:	0078 0004 0004 007c 0084 008c 0076 0000     x.....|.....v...
	...
    24e8:	0080 0080 0080 0080 00b8 00c4 0084 0084     ................
    24f8:	0084 0088 00f0 0000 0000 0000 0000 0000     ................
	...
    2510:	007c 0080 0080 0080 0080 0080 007c 0000     |...........|...
	...
    2528:	0002 0002 0002 0002 003e 0042 0082 0082     ........>.B.....
    2538:	0082 0042 003e 0000 0000 0000 0000 0000     ..B.>...........
	...
    2550:	007c 0082 0082 00fe 0080 0080 007e 0000     |...........~...
	...
    2568:	0000 001c 0020 0020 00fc 0020 0020 0020     .... . ... . . .
    2578:	0020 0020 00fc 0000 0000 0000 0000 0000      . .............
	...
    2590:	007c 0084 0084 0084 0084 008c 0074 0004     |...........t...
    25a0:	0044 0038 0000 0000 0080 0080 0080 0080     D.8.............
    25b0:	00b8 00c4 0084 0084 0084 0084 0084 0000     ................
	...
    25c8:	0000 0010 0000 0000 0070 0010 0010 0010     ........p.......
    25d8:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
    25e8:	0000 0008 0000 0000 0078 0008 0008 0008     ........x.......
    25f8:	0008 0008 0008 0008 0010 00e0 0000 0000     ................
    2608:	0080 0080 0080 0080 0088 0090 00a0 00e0     ................
    2618:	0090 0088 0084 0000 0000 0000 0000 0000     ................
    2628:	0000 00f0 0010 0010 0010 0010 0010 0010     ................
    2638:	0010 0010 00fe 0000 0000 0000 0000 0000     ................
	...
    2650:	00ac 00d4 0094 0094 0094 0094 0094 0000     ................
	...
    2670:	00b8 00c4 0084 0084 0084 0084 0084 0000     ................
	...
    2690:	0078 0084 0084 0084 0084 0084 0078 0000     x...........x...
	...
    26b0:	00b8 00c4 0084 0084 0084 0084 00f8 0080     ................
    26c0:	0080 0080 0000 0000 0000 0000 0000 0000     ................
    26d0:	007c 0084 0084 0084 0084 0084 007c 0004     |...........|...
    26e0:	0004 0004 0000 0000 0000 0000 0000 0000     ................
    26f0:	00cc 0030 0020 0020 0020 0020 00f8 0000     ..0. . . . .....
	...
    2710:	007c 0080 0080 0078 0004 0004 00f8 0000     |.....x.........
	...
    272c:	0000 0020 00fc 0020 0020 0020 0020 0020     .. ... . . . . .
    273c:	001c 0000 0000 0000 0000 0000 0000 0000     ................
    274c:	0000 0000 0088 0088 0088 0088 0088 0088     ................
    275c:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
    276c:	0000 0000 0082 0044 0044 0028 0028 0010     ......D.D.(.(...
    277c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
    278c:	0000 0000 0084 0084 00b4 00b4 0048 0048     ............H.H.
    279c:	0048 0000 0000 0000 0000 0000 0000 0000     H...............
    27ac:	0000 0000 0044 0028 0028 0010 0028 0044     ....D.(.(...(.D.
    27bc:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
    27cc:	0000 0000 0082 0044 0044 0028 0028 0028     ......D.D.(.(.(.
    27dc:	0010 0010 0020 0020 0000 0000 0000 0000     .... . .........
    27ec:	0000 0000 00fc 0004 0008 0010 0020 0040     ............ .@.
    27fc:	00fc 0000 0000 0000 0000 0000 0008 0010     ................
    280c:	0010 0008 0008 0010 0010 0008 0008 0010     ................
    281c:	0010 0008 0000 0000 0000 0000 0010 0010     ................
    282c:	0010 0010 0010 0000 0000 0010 0010 0010     ................
    283c:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
    284c:	0010 0020 0020 0010 0010 0020 0020 0010     .. . ..... . ...
    285c:	0010 0020 0000 0000 0800 4200 0c00 4200     .. ........B...B
    286c:	1000 4200 1400 4200 0a09 0c0b 139c 0000     ...B...B........
    287c:	13f8 0000 13f8 0000 1396 0000 1396 0000     ................
    288c:	13b2 0000 13a2 0000 13b8 0000 13e6 0000     ................
    289c:	14f0 0000 1550 0000 1550 0000 14d0 0000     ....P...P.......
    28ac:	14e2 0000 14fe 0000 14d4 0000 150c 0000     ................
    28bc:	1540 0000 6553 7474 6e69 7367 0000 0000     @...Settings....
    28cc:	5347 004d 6f4c 6767 6e69 2067 7266 7165     GSM.Logging freq
    28dc:	002e 0000 6449 656c 4d20 646f 0065 0000     ....Idle Mode...
    28ec:	6142 6b63 0000 0000 3031 7320 6365 0000     Back....10 sec..
    28fc:	3033 7320 6365 0000 2031 696d 006e 0000     30 sec..1 min...
    290c:	2035 696d 006e 0000 3031 6d20 6e69 0000     5 min...10 min..
    291c:	3033 6d20 6e69 0000 2031 6f68 7275 0000     30 min..1 hour..
    292c:	7554 6e72 6f20 6666 0000 0000 6f4d 7564     Turn off....Modu
    293c:	656c 0000 6449 656c 6d20 646f 0065 0000     le..Idle mode...
    294c:	6f4c 6767 6e69 0067 6944 7073 616c 0079     Logging.Display.
    295c:	7845 7469 0000 0000                         Exit....

00002964 <_init>:
    2964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2966:	46c0      	nop			; (mov r8, r8)
    2968:	bcf8      	pop	{r3, r4, r5, r6, r7}
    296a:	bc08      	pop	{r3}
    296c:	469e      	mov	lr, r3
    296e:	4770      	bx	lr

00002970 <__init_array_start>:
    2970:	000000d9 	.word	0x000000d9

00002974 <_fini>:
    2974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2976:	46c0      	nop			; (mov r8, r8)
    2978:	bcf8      	pop	{r3, r4, r5, r6, r7}
    297a:	bc08      	pop	{r3}
    297c:	469e      	mov	lr, r3
    297e:	4770      	bx	lr

00002980 <__fini_array_start>:
    2980:	000000b1 	.word	0x000000b1
