# single-cycle-processor
Single cycle processor that is implemented with System Verilog and tested on Vivado Basys3 FPGA. 
