# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:45:12 on Jun 11,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111, Current inA:   x, Current inB:   x
# Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                  15 putting   0 in r0
# Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          1
# Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          2
# Time: 125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          3
# AC: time=                 135 putting   0 in r1
# Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:          4
# AC: time=                 145 resetting valid bits
# ** Info: RF: time=                 145 writing   0 to reg  0
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Current Opcode: 1111, Current inA:   0, Current inB:   x
# PC: incrementing ctr:          5
# AC: time=                 155 putting   2 in r0
# RF: core[0] changed to   0 at time                  155
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# Time: 155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 165 putting   4 in r1
# Current Opcode: 1111, Current inA:   x, Current inB:   x
# AC: time=                 175 resetting valid bits
# ** Info: RF: time=                 175 writing   4 to reg  2
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# RF: core[2] changed to   4 at time                  185
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# Time: 185 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 195 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 205 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 215 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 225 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 235 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 245 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 265 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:          6
# Time: 275 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:          7
# Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          8
# AC: time=                 295 putting   1 in r0
# Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          9
# AC: time=                 305 putting   1 in r1
# Time: 305 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         10
# AC: time=                 315 resetting valid bits
# ** Info: RF: time=                 315 writing   1 to reg  1
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Current Opcode: 1111, Current inA:   1, Current inB:   x
# AC: time=                 325 putting  14 in r0
# RF: core[1] changed to   1 at time                  325
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 335 putting   0 in r1
# Current Opcode: 1111, Current inA:   0, Current inB:   x
# Time: 345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         11
# Time: 435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         12
# Time: 445 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         13
# AC: time=                 455 resetting valid bits
# ** Info: RF: time=                 455 writing   0 to reg 14
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         14
# AC: time=                 465 putting  13 in r0
# RF: core[14] changed to   0 at time                  465
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         15
# AC: time=                 475 putting   0 in r1
# Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 485 putting  14 in r2
# Current Opcode: 0101, Current inA:   0, Current inB:   0
# AC: time=                 495 resetting valid bits
# ** Info: RF: time=                 495 writing   0 to reg 13
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# RF: core[15] changed to   0 at time                  495
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# RF: core[13] changed to   0 at time                  505
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 525 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 535 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 545 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 555 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 565 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 575 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 585 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         16
# Time: 595 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         17
# Current Opcode: 1111, Current inA:   0, Current inB:   0
# PC: incrementing ctr:         18
# AC: time=                 615 putting   0 in r0
# Time: 615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         19
# AC: time=                 625 putting  13 in r1
# Time: 625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         20
# AC: time=                 635 putting   1 in r2
# Current Opcode: 0101, Current inA:   0, Current inB:   1
# AC: time=                 645 resetting valid bits
# ** Info: RF: time=                 645 writing   1 to reg  0
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Current Opcode: 1111, Current inA:   0, Current inB:   1
# AC: time=                 655 putting   0 in r0
# RF: core[0] changed to   1 at time                  655
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         21
# Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         22
# Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         23
# AC: time=                 775 putting   0 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# PC: incrementing ctr:         24
# AC: time=                 785 putting   2 in r2
# Current Opcode: 0111, Current inA:   1, Current inB:   4
# PC: branching to:   12
# AC: time=                 795 resetting valid bits
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# AC: time=                 805 putting  13 in r0
# Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 815 putting  13 in r1
# Current Opcode: 1111, Current inA:   0, Current inB:   4
# Time: 825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         13
# Time: 915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         14
# Time: 925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         15
# AC: time=                 935 putting   0 in r2
# Current Opcode: 1111, Current inA:   0, Current inB:   1
# PC: incrementing ctr:         16
# Current Opcode: 0101, Current inA:   0, Current inB:   1
# PC: incrementing ctr:         17
# AC: time=                 955 resetting valid bits
# ** Info: RF: time=                 955 writing   1 to reg 13
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# AC: time=                 965 putting   0 in r0
# RF: core[13] changed to   1 at time                  965
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 975 putting  13 in r1
# Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         18
# Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         19
# Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         20
# AC: time=                1095 putting   1 in r2
# Current Opcode: 0101, Current inA:   1, Current inB:   1
# PC: incrementing ctr:         21
# AC: time=                1105 resetting valid bits
# ** Info: RF: time=                1105 writing   2 to reg  0
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# PC: incrementing ctr:         22
# AC: time=                1115 putting   0 in r0
# RF: core[0] changed to   2 at time                 1115
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 1115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                1125 putting   0 in r1
# Current Opcode: 1111, Current inA:   2, Current inB:   1
# AC: time=                1135 putting   2 in r2
# Current Opcode: 1111, Current inA:   2, Current inB:   4
# Time: 1145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         23
# Time: 1235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         24
# Current Opcode: 0111, Current inA:   2, Current inB:   4
# PC: branching to:   12
# AC: time=                1255 resetting valid bits
# Current Opcode: 1111, Current inA:   2, Current inB:   4
# PC: incrementing ctr:         13
# AC: time=                1265 putting  13 in r0
# Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         14
# AC: time=                1275 putting  13 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# AC: time=                1285 putting   0 in r2
# Current Opcode: 1111, Current inA:   1, Current inB:   2
# Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         15
# Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         16
# Current Opcode: 0101, Current inA:   1, Current inB:   2
# PC: incrementing ctr:         17
# AC: time=                1415 resetting valid bits
# ** Info: RF: time=                1415 writing   3 to reg 13
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Current Opcode: 1111, Current inA:   3, Current inB:   2
# PC: incrementing ctr:         18
# AC: time=                1425 putting   0 in r0
# RF: core[13] changed to   3 at time                 1425
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   3
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         19
# AC: time=                1435 putting  13 in r1
# Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                1445 putting   1 in r2
# Current Opcode: 0101, Current inA:   3, Current inB:   1
# AC: time=                1455 resetting valid bits
# ** Info: RF: time=                1455 writing   4 to reg  0
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 1455 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# RF: core[0] changed to   4 at time                 1465
# RF: core[0] =   4
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   3
# RF: core[14] =   0
# RF: core[15] =   0
# Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1525 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1535 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# Time: 1545 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         20
# Time: 1555 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         21
# Current Opcode: 1111, Current inA:   3, Current inB:   1
# PC: incrementing ctr:         22
# AC: time=                1575 putting   0 in r0
# Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         23
# AC: time=                1585 putting   0 in r1
# Current Opcode: 1111, Current inA:   4, Current inB:   1
# PC: incrementing ctr:         24
# AC: time=                1595 putting   2 in r2
# Current Opcode: 0111, Current inA:   4, Current inB:   4
# AC: time=                1605 resetting valid bits
# Current Opcode: 1111, Current inA:   4, Current inB:   4
# AC: time=                1615 putting  13 in r0
# Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# Time: 1705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         25
# Time: 1715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         26
# Time: 1725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         27
# AC: time=                1735 putting   1 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# PC: incrementing ctr:         28
# AC: time=                1745 resetting valid bits
# ** Info: RF: time=                1745 writing   1 to reg 13
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1745 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv failed with 1 errors.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of top_level.sv was successful.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# End time: 16:48:43 on Jun 11,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 5
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:48:43 on Jun 11,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111, Current inA:   x, Current inB:   x
# Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                  15 putting   0 in r0
# Data Output:   x at time                   15
# Data Output:   x at time                   25
# Data Output:   x at time                   35
# Data Output:   x at time                   45
# Data Output:   x at time                   55
# Data Output:   x at time                   65
# Data Output:   x at time                   75
# Data Output:   x at time                   85
# Data Output:   x at time                   95
# Data Output:   x at time                  105
# PC: incrementing ctr:          1
# Data Output:   x at time                  115
# PC: incrementing ctr:          2
# Data Output:   x at time                  125
# PC: incrementing ctr:          3
# AC: time=                 135 putting   0 in r1
# Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:          4
# AC: time=                 145 resetting valid bits
# ** Info: RF: time=                 145 writing   0 to reg  0
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          5
# AC: time=                 155 putting   2 in r0
# RF: core[0] changed to   0 at time                  155
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# Data Output:   x at time                  155
# AC: time=                 165 putting   4 in r1
# Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                 175 resetting valid bits
# ** Info: RF: time=                 175 writing   4 to reg  2
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Data Output:   x at time                  175
# RF: core[2] changed to   4 at time                  185
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# Data Output:   x at time                  185
# Data Output:   x at time                  195
# Data Output:   x at time                  205
# Data Output:   x at time                  215
# Data Output:   x at time                  225
# Data Output:   x at time                  235
# Data Output:   x at time                  245
# Data Output:   x at time                  255
# Data Output:   x at time                  265
# PC: incrementing ctr:          6
# Data Output:   x at time                  275
# PC: incrementing ctr:          7
# Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          8
# AC: time=                 295 putting   1 in r0
# Data Output:   x at time                  295
# PC: incrementing ctr:          9
# AC: time=                 305 putting   1 in r1
# Time: 305 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         10
# AC: time=                 315 resetting valid bits
# ** Info: RF: time=                 315 writing   1 to reg  1
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 325 putting  14 in r0
# RF: core[1] changed to   1 at time                  325
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# Data Output:   x at time                  325
# AC: time=                 335 putting   0 in r1
# Current Opcode: 1111, Current inA:   0, Current inB:   x
# Data Output:   x at time                  345
# Data Output:   x at time                  355
# Data Output:   x at time                  365
# Data Output:   x at time                  375
# Data Output:   x at time                  385
# Data Output:   x at time                  395
# Data Output:   x at time                  405
# Data Output:   x at time                  415
# Data Output:   x at time                  425
# PC: incrementing ctr:         11
# Data Output:   x at time                  435
# PC: incrementing ctr:         12
# Time: 445 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         13
# AC: time=                 455 resetting valid bits
# ** Info: RF: time=                 455 writing   0 to reg 14
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         14
# AC: time=                 465 putting  13 in r0
# RF: core[14] changed to   0 at time                  465
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# Data Output:   x at time                  465
# PC: incrementing ctr:         15
# AC: time=                 475 putting   0 in r1
# Data Output:   x at time                  475
# AC: time=                 485 putting  14 in r2
# Time: 485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                 495 resetting valid bits
# ** Info: RF: time=                 495 writing   0 to reg 13
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# RF: core[15] changed to   0 at time                  495
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                  495
# RF: core[13] changed to   0 at time                  505
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                  505
# Data Output:   x at time                  515
# Data Output:   x at time                  525
# Data Output:   x at time                  535
# Data Output:   x at time                  545
# Data Output:   x at time                  555
# Data Output:   x at time                  565
# Data Output:   x at time                  575
# Data Output:   x at time                  585
# PC: incrementing ctr:         16
# Data Output:   x at time                  595
# PC: incrementing ctr:         17
# Time: 605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         18
# AC: time=                 615 putting   0 in r0
# Data Output:   x at time                  615
# PC: incrementing ctr:         19
# AC: time=                 625 putting  13 in r1
# Data Output:   x at time                  625
# PC: incrementing ctr:         20
# AC: time=                 635 putting   1 in r2
# Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                 645 resetting valid bits
# ** Info: RF: time=                 645 writing   1 to reg  0
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 655 putting   0 in r0
# RF: core[0] changed to   1 at time                  655
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                  655
# Data Output:   x at time                  665
# Data Output:   x at time                  675
# Data Output:   x at time                  685
# Data Output:   x at time                  695
# Data Output:   x at time                  705
# Data Output:   x at time                  715
# Data Output:   x at time                  725
# Data Output:   x at time                  735
# Data Output:   x at time                  745
# PC: incrementing ctr:         21
# Data Output:   x at time                  755
# PC: incrementing ctr:         22
# Data Output:   x at time                  765
# PC: incrementing ctr:         23
# AC: time=                 775 putting   0 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# PC: incrementing ctr:         24
# AC: time=                 785 putting   2 in r2
# Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: branching to:   12
# AC: time=                 795 resetting valid bits
# Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 805 putting  13 in r0
# Data Output:   x at time                  805
# AC: time=                 815 putting  13 in r1
# Current Opcode: 1111, Current inA:   0, Current inB:   4
# Data Output:   x at time                  825
# Data Output:   x at time                  835
# Data Output:   x at time                  845
# Data Output:   x at time                  855
# Data Output:   x at time                  865
# Data Output:   x at time                  875
# Data Output:   x at time                  885
# Data Output:   x at time                  895
# Data Output:   x at time                  905
# PC: incrementing ctr:         13
# Data Output:   x at time                  915
# PC: incrementing ctr:         14
# Data Output:   x at time                  925
# PC: incrementing ctr:         15
# AC: time=                 935 putting   0 in r2
# Current Opcode: 1111, Current inA:   0, Current inB:   1
# PC: incrementing ctr:         16
# Time: 945 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         17
# AC: time=                 955 resetting valid bits
# ** Info: RF: time=                 955 writing   1 to reg 13
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 965 putting   0 in r0
# RF: core[13] changed to   1 at time                  965
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                  965
# AC: time=                 975 putting  13 in r1
# Data Output:   x at time                  975
# Data Output:   x at time                  985
# Data Output:   x at time                  995
# Data Output:   x at time                 1005
# Data Output:   x at time                 1015
# Data Output:   x at time                 1025
# Data Output:   x at time                 1035
# Data Output:   x at time                 1045
# Data Output:   x at time                 1055
# Data Output:   x at time                 1065
# PC: incrementing ctr:         18
# Data Output:   x at time                 1075
# PC: incrementing ctr:         19
# Data Output:   x at time                 1085
# PC: incrementing ctr:         20
# AC: time=                1095 putting   1 in r2
# Time: 1095 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         21
# AC: time=                1105 resetting valid bits
# ** Info: RF: time=                1105 writing   2 to reg  0
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         22
# AC: time=                1115 putting   0 in r0
# RF: core[0] changed to   2 at time                 1115
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                 1115
# AC: time=                1125 putting   0 in r1
# Current Opcode: 1111, Current inA:   2, Current inB:   1
# AC: time=                1135 putting   2 in r2
# Current Opcode: 1111, Current inA:   2, Current inB:   4
# Data Output:   x at time                 1145
# Data Output:   x at time                 1155
# Data Output:   x at time                 1165
# Data Output:   x at time                 1175
# Data Output:   x at time                 1185
# Data Output:   x at time                 1195
# Data Output:   x at time                 1205
# Data Output:   x at time                 1215
# Data Output:   x at time                 1225
# PC: incrementing ctr:         23
# Data Output:   x at time                 1235
# PC: incrementing ctr:         24
# Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: branching to:   12
# AC: time=                1255 resetting valid bits
# Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         13
# AC: time=                1265 putting  13 in r0
# Data Output:   x at time                 1265
# PC: incrementing ctr:         14
# AC: time=                1275 putting  13 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# AC: time=                1285 putting   0 in r2
# Current Opcode: 1111, Current inA:   1, Current inB:   2
# Data Output:   x at time                 1295
# Data Output:   x at time                 1305
# Data Output:   x at time                 1315
# Data Output:   x at time                 1325
# Data Output:   x at time                 1335
# Data Output:   x at time                 1345
# Data Output:   x at time                 1355
# Data Output:   x at time                 1365
# Data Output:   x at time                 1375
# Data Output:   x at time                 1385
# PC: incrementing ctr:         15
# Data Output:   x at time                 1395
# PC: incrementing ctr:         16
# Time: 1405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         17
# AC: time=                1415 resetting valid bits
# ** Info: RF: time=                1415 writing   3 to reg 13
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         18
# AC: time=                1425 putting   0 in r0
# RF: core[13] changed to   3 at time                 1425
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   3
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                 1425
# PC: incrementing ctr:         19
# AC: time=                1435 putting  13 in r1
# Data Output:   x at time                 1435
# AC: time=                1445 putting   1 in r2
# Time: 1445 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                1455 resetting valid bits
# ** Info: RF: time=                1455 writing   4 to reg  0
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# Data Output:   x at time                 1455
# RF: core[0] changed to   4 at time                 1465
# RF: core[0] =   4
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   3
# RF: core[14] =   0
# RF: core[15] =   0
# Data Output:   x at time                 1465
# Data Output:   x at time                 1475
# Data Output:   x at time                 1485
# Data Output:   x at time                 1495
# Data Output:   x at time                 1505
# Data Output:   x at time                 1515
# Data Output:   x at time                 1525
# Data Output:   x at time                 1535
# Data Output:   x at time                 1545
# PC: incrementing ctr:         20
# Data Output:   x at time                 1555
# PC: incrementing ctr:         21
# Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         22
# AC: time=                1575 putting   0 in r0
# Data Output:   x at time                 1575
# PC: incrementing ctr:         23
# AC: time=                1585 putting   0 in r1
# Current Opcode: 1111, Current inA:   4, Current inB:   1
# PC: incrementing ctr:         24
# AC: time=                1595 putting   2 in r2
# Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                1605 resetting valid bits
# Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                1615 putting  13 in r0
# Data Output:   x at time                 1615
# Data Output:   x at time                 1625
# Data Output:   x at time                 1635
# Data Output:   x at time                 1645
# Data Output:   x at time                 1655
# Data Output:   x at time                 1665
# Data Output:   x at time                 1675
# Data Output:   x at time                 1685
# Data Output:   x at time                 1695
# Data Output:   x at time                 1705
# PC: incrementing ctr:         25
# Data Output:   x at time                 1715
# PC: incrementing ctr:         26
# Data Output:   x at time                 1725
# PC: incrementing ctr:         27
# AC: time=                1735 putting   1 in r1
# Time: 1735 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         28
# AC: time=                1745 resetting valid bits
# ** Info: RF: time=                1745 writing   1 to reg 13
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1745 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of dat_mem.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
quit -sim
# End time: 16:49:58 on Jun 11,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:50:08 on Jun 11,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111, Current inA:   x, Current inB:   x
# Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                  15 putting   0 in r0
# AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:          1
# PC: incrementing ctr:          2
# PC: incrementing ctr:          3
# AC: time=                 135 putting   0 in r1
# Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:          4
# AC: time=                 145 resetting valid bits
# RF: time=                 145 writing   0 to reg  0
# Time: 145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          5
# AC: time=                 155 putting   2 in r0
# RF: core[0] changed to   0 at time                  155
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
# AC: time=                 165 putting   4 in r1
# Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                 175 resetting valid bits
# RF: time=                 175 writing   4 to reg  2
# AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
# RF: core[2] changed to   4 at time                  185
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# PC: incrementing ctr:          6
# PC: incrementing ctr:          7
# Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:          8
# AC: time=                 295 putting   1 in r0
# AC: values -- r0:   1, r1:   4, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:          9
# AC: time=                 305 putting   1 in r1
# Time: 305 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         10
# AC: time=                 315 resetting valid bits
# RF: time=                 315 writing   1 to reg  1
# Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 325 putting  14 in r0
# RF: core[1] changed to   1 at time                  325
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# AC: values -- r0:  14, r1:   1, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
# AC: time=                 335 putting   0 in r1
# Current Opcode: 1111, Current inA:   0, Current inB:   x
# PC: incrementing ctr:         11
# PC: incrementing ctr:         12
# Time: 445 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         13
# AC: time=                 455 resetting valid bits
# RF: time=                 455 writing   0 to reg 14
# Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         14
# AC: time=                 465 putting  13 in r0
# RF: core[14] changed to   0 at time                  465
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         15
# AC: time=                 475 putting   0 in r1
# AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
# AC: time=                 485 putting  14 in r2
# Time: 485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                 495 resetting valid bits
# RF: time=                 495 writing   0 to reg 13
# RF: core[15] changed to   0 at time                  495
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 0, r1_valid: 0, r2_valid: 0
# RF: core[13] changed to   0 at time                  505
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# PC: incrementing ctr:         16
# PC: incrementing ctr:         17
# Time: 605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         18
# AC: time=                 615 putting   0 in r0
# AC: values -- r0:   0, r1:   0, r2:  14, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         19
# AC: time=                 625 putting  13 in r1
# AC: values -- r0:   0, r1:  13, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 0
# PC: incrementing ctr:         20
# AC: time=                 635 putting   1 in r2
# Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                 645 resetting valid bits
# RF: time=                 645 writing   1 to reg  0
# Time: 645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 655 putting   0 in r0
# RF: core[0] changed to   1 at time                  655
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         21
# PC: incrementing ctr:         22
# PC: incrementing ctr:         23
# AC: time=                 775 putting   0 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# PC: incrementing ctr:         24
# AC: time=                 785 putting   2 in r2
# Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: branching to:   12
# AC: time=                 795 resetting valid bits
# Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 805 putting  13 in r0
# AC: values -- r0:  13, r1:   0, r2:   2, r0_valid: 1, r1_valid: 0, r2_valid: 0
# AC: time=                 815 putting  13 in r1
# Current Opcode: 1111, Current inA:   0, Current inB:   4
# PC: incrementing ctr:         13
# PC: incrementing ctr:         14
# PC: incrementing ctr:         15
# AC: time=                 935 putting   0 in r2
# Current Opcode: 1111, Current inA:   0, Current inB:   1
# PC: incrementing ctr:         16
# Time: 945 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         17
# AC: time=                 955 resetting valid bits
# RF: time=                 955 writing   1 to reg 13
# Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                 965 putting   0 in r0
# RF: core[13] changed to   1 at time                  965
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# AC: values -- r0:   0, r1:  13, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
# AC: time=                 975 putting  13 in r1
# AC: values -- r0:   0, r1:  13, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
# PC: incrementing ctr:         18
# PC: incrementing ctr:         19
# PC: incrementing ctr:         20
# AC: time=                1095 putting   1 in r2
# Time: 1095 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         21
# AC: time=                1105 resetting valid bits
# RF: time=                1105 writing   2 to reg  0
# Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         22
# AC: time=                1115 putting   0 in r0
# RF: core[0] changed to   2 at time                 1115
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
# AC: time=                1125 putting   0 in r1
# Current Opcode: 1111, Current inA:   2, Current inB:   1
# AC: time=                1135 putting   2 in r2
# Current Opcode: 1111, Current inA:   2, Current inB:   4
# PC: incrementing ctr:         23
# PC: incrementing ctr:         24
# Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: branching to:   12
# AC: time=                1255 resetting valid bits
# Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         13
# AC: time=                1265 putting  13 in r0
# AC: values -- r0:  13, r1:   0, r2:   2, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         14
# AC: time=                1275 putting  13 in r1
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# AC: time=                1285 putting   0 in r2
# Current Opcode: 1111, Current inA:   1, Current inB:   2
# AC: values -- r0:  13, r1:  13, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 1
# PC: incrementing ctr:         15
# PC: incrementing ctr:         16
# Time: 1405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         17
# AC: time=                1415 resetting valid bits
# RF: time=                1415 writing   3 to reg 13
# Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         18
# AC: time=                1425 putting   0 in r0
# RF: core[13] changed to   3 at time                 1425
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   3
# RF: core[14] =   0
# RF: core[15] =   0
# AC: values -- r0:   0, r1:  13, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         19
# AC: time=                1435 putting  13 in r1
# AC: values -- r0:   0, r1:  13, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
# AC: time=                1445 putting   1 in r2
# Time: 1445 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                1455 resetting valid bits
# RF: time=                1455 writing   4 to reg  0
# AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
# RF: core[0] changed to   4 at time                 1465
# RF: core[0] =   4
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   3
# RF: core[14] =   0
# RF: core[15] =   0
# PC: incrementing ctr:         20
# PC: incrementing ctr:         21
# Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# PC: incrementing ctr:         22
# AC: time=                1575 putting   0 in r0
# AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         23
# AC: time=                1585 putting   0 in r1
# Current Opcode: 1111, Current inA:   4, Current inB:   1
# PC: incrementing ctr:         24
# AC: time=                1595 putting   2 in r2
# Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
# AC: time=                1605 resetting valid bits
# Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
# AC: time=                1615 putting  13 in r0
# AC: values -- r0:  13, r1:   0, r2:   2, r0_valid: 1, r1_valid: 0, r2_valid: 0
# PC: incrementing ctr:         25
# PC: incrementing ctr:         26
# PC: incrementing ctr:         27
# AC: time=                1735 putting   1 in r1
# Time: 1735 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
# PC: incrementing ctr:         28
# AC: time=                1745 resetting valid bits
# RF: time=                1745 writing   1 to reg 13
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1745 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
