Warning (10268): Verilog HDL information at divisorFrecuencia.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/divisorFrecuencia.sv Line: 14
Warning (10273): Verilog HDL warning at ALU.sv(45): extended using "x" or "z" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 45
Warning (10268): Verilog HDL information at Registers.sv(41): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
