<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Mon Nov  7 15:40:52 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.565 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 10.000 ns, 10.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 21, -, -, -</column>
<column name="Expression">-, -, 0, 842, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 698, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_am_addmul_11s_13s_11s_19_1_1_U7">myproject_am_addmul_11s_13s_11s_19_1_1, i0 * (i1 + i2)</column>
<column name="myproject_am_addmul_11s_13s_11s_19_1_1_U16">myproject_am_addmul_11s_13s_11s_19_1_1, i0 * (i1 + i2)</column>
<column name="myproject_am_submul_13s_11s_11s_19_1_1_U20">myproject_am_submul_13s_11s_11s_19_1_1, i0 * (i1 - i2)</column>
<column name="myproject_mac_mul_sub_11s_22s_23ns_23_1_1_U13">myproject_mac_mul_sub_11s_22s_23ns_23_1_1, i0 * i1 - i2</column>
<column name="myproject_mac_muladd_11s_22s_23ns_23_1_1_U6">myproject_mac_muladd_11s_22s_23ns_23_1_1, i0 * i1 + i2</column>
<column name="myproject_mul_mul_11s_11s_19_1_1_U1">myproject_mul_mul_11s_11s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_19_1_1_U14">myproject_mul_mul_11s_11s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_19_1_1_U15">myproject_mul_mul_11s_11s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_19_1_1_U18">myproject_mul_mul_11s_11s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_19_1_1_U19">myproject_mul_mul_11s_11s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U2">myproject_mul_mul_11s_11s_22_1_1, i0 * i0</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U4">myproject_mul_mul_11s_11s_22_1_1, i0 * i0</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U5">myproject_mul_mul_11s_11s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_12s_19_1_1_U8">myproject_mul_mul_11s_12s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_12s_23_1_1_U3">myproject_mul_mul_11s_12s_23_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_13s_19_1_1_U11">myproject_mul_mul_11s_13s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_13s_19_1_1_U17">myproject_mul_mul_11s_13s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_14s_19_1_1_U12">myproject_mul_mul_11s_14s_19_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_22s_23_1_1_U10">myproject_mul_mul_11s_22s_23_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_23s_23_1_1_U9">myproject_mul_mul_11s_23s_23_1_1, i0 * i1</column>
<column name="myproject_mul_mul_6ns_11s_15_1_1_U21">myproject_mul_mul_6ns_11s_15_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1192_11_fu_758_p2">+, 0, 0, 27, 23, 23</column>
<column name="add_ln1192_12_fu_775_p2">+, 0, 0, 27, 23, 23</column>
<column name="add_ln1192_1_fu_308_p2">+, 0, 0, 27, 23, 23</column>
<column name="add_ln1192_2_fu_539_p2">+, 0, 0, 27, 23, 23</column>
<column name="add_ln1192_3_fu_551_p2">+, 0, 0, 27, 23, 23</column>
<column name="add_ln1192_5_fu_387_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln1192_6_fu_601_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln1192_8_fu_674_p2">+, 0, 0, 27, 23, 23</column>
<column name="add_ln1192_9_fu_702_p2">+, 0, 0, 27, 23, 23</column>
<column name="ret_V_1_fu_650_p2">+, 0, 0, 27, 21, 27</column>
<column name="ret_V_2_fu_708_p2">+, 0, 0, 27, 16, 23</column>
<column name="ret_V_3_fu_815_p2">+, 0, 0, 27, 17, 23</column>
<column name="ret_V_5_fu_512_p2">+, 0, 0, 27, 20, 27</column>
<column name="ret_V_fu_574_p2">+, 0, 0, 27, 17, 23</column>
<column name="grp_fu_864_p2">-, 0, 0, 30, 23, 23</column>
<column name="r_V_16_fu_408_p2">-, 0, 0, 21, 14, 14</column>
<column name="r_V_17_fu_630_p2">-, 0, 0, 22, 15, 15</column>
<column name="r_V_20_fu_471_p2">-, 0, 0, 21, 14, 14</column>
<column name="ret_V_4_fu_493_p2">-, 0, 0, 34, 27, 27</column>
<column name="sub_ln1192_10_fu_745_p2">-, 0, 0, 27, 23, 23</column>
<column name="sub_ln1192_11_fu_792_p2">-, 0, 0, 27, 23, 23</column>
<column name="sub_ln1192_12_fu_809_p2">-, 0, 0, 27, 23, 23</column>
<column name="sub_ln1192_13_fu_506_p2">-, 0, 0, 27, 27, 27</column>
<column name="sub_ln1192_1_fu_331_p2">-, 0, 0, 27, 23, 23</column>
<column name="sub_ln1192_2_fu_568_p2">-, 0, 0, 27, 23, 23</column>
<column name="sub_ln1192_3_fu_374_p2">-, 0, 0, 27, 27, 27</column>
<column name="sub_ln1192_4_fu_613_p2">-, 0, 0, 27, 27, 27</column>
<column name="sub_ln1192_5_fu_644_p2">-, 0, 0, 27, 27, 27</column>
<column name="sub_ln1192_7_fu_441_p2">-, 0, 0, 30, 23, 23</column>
<column name="sub_ln1192_8_fu_689_p2">-, 0, 0, 27, 23, 23</column>
<column name="sub_ln1192_9_fu_732_p2">-, 0, 0, 30, 1, 23</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 176, 352</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1192_5_reg_1074">23, 0, 27, 4</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="mul_ln1192_10_reg_1094">19, 0, 19, 0</column>
<column name="mul_ln1192_11_reg_1099">19, 0, 19, 0</column>
<column name="mul_ln1192_13_reg_1104">19, 0, 19, 0</column>
<column name="mul_ln1192_14_reg_1109">19, 0, 19, 0</column>
<column name="mul_ln1192_15_reg_1114">19, 0, 19, 0</column>
<column name="mul_ln1192_3_reg_1069">19, 0, 19, 0</column>
<column name="mul_ln1192_6_reg_1079">19, 0, 19, 0</column>
<column name="mul_ln1192_7_reg_1084">19, 0, 19, 0</column>
<column name="mul_ln1192_reg_998">19, 0, 19, 0</column>
<column name="p_Val2_5_reg_1003">11, 0, 11, 0</column>
<column name="p_Val2_5_reg_1003_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="r_V_13_reg_1014">22, 0, 22, 0</column>
<column name="r_V_14_reg_1030">11, 0, 12, 1</column>
<column name="r_V_14_reg_1030_pp0_iter1_reg">11, 0, 12, 1</column>
<column name="r_V_15_reg_1035">23, 0, 23, 0</column>
<column name="r_V_4_reg_1040">22, 0, 22, 0</column>
<column name="r_V_8_reg_1059">22, 0, 22, 0</column>
<column name="sext_ln1192_reg_984">19, 0, 19, 0</column>
<column name="sub_ln1192_1_reg_1064">23, 0, 23, 0</column>
<column name="sub_ln1192_7_reg_1089">23, 0, 23, 0</column>
<column name="tmp_1_reg_975">11, 0, 11, 0</column>
<column name="tmp_1_reg_975_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="tmp_2_reg_990">11, 0, 11, 0</column>
<column name="tmp_2_reg_990_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="tmp_4_reg_1024">11, 0, 11, 0</column>
<column name="tmp_5_reg_1050">11, 0, 11, 0</column>
<column name="tmp_5_reg_1050_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="trunc_ln1192_1_reg_1045">19, 0, 19, 0</column>
<column name="trunc_ln1192_reg_1019">19, 0, 19, 0</column>
<column name="trunc_ln708_4_reg_1119">11, 0, 11, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">176, 0, 176, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 176, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 11, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 11, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 11, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 11, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 11, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
