`timescale 1ns / 1ps



module tb_ram(
    );

reg clk, we;
reg [9:0] addr;
reg [7:0] wdata;
wire [7:0] rdata;


ram dut (
    .clk(clk),
    .we(we),
    .addr(addr),
    .wdata(wdata),
    .rdata(rdata)
);

always #5 clk= ~clk;


initial begin
    #0;
    clk=0;
    we=0;
    addr=0;
    wdata=0;

    repeat(2) @(posedge clk);
    
    @(posedge clk);
    #1;
    we=1;
    addr=10;
    wdata= 8'ha;

     @(posedge clk);
    #1;
    we=1;
    addr=11;
    wdata= 8'hb;

 @(posedge clk);
    #1;
    we=1;
    addr=31;
    wdata= 8'hc;

 @(posedge clk);
    #1;
    we=1;
    addr=12;
    wdata= 8'hd;

#1;

@(posedge clk);
    #1;
    we=0;
    addr=10;

    @(posedge clk);
    #1;
    we=0;
    addr=11;

    @(posedge clk);
    #1;
    we=0;
    addr=31;

    @(posedge clk);
    #1;
    we=0;
    addr=12;

    #100;
    $stop;





end



endmodule
