 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:24:09 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: R1/reg_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R1/reg_out_reg[31]/CK (SDFF_X1)          0.00       0.00 r
  R1/reg_out_reg[31]/Q (SDFF_X1)           0.11       0.11 r
  R1/reg_out[31] (register_2)              0.00       0.11 r
  M0/b[31] (FPMultiplier)                  0.00       0.11 r
  M0/U81/Z (XOR2_X1)                       0.03       0.14 f
  M0/result[31] (FPMultiplier)             0.00       0.14 f
  R2/reg_in[31] (register_1)               0.00       0.14 f
  R2/reg_out_reg[31]/SE (SDFF_X1)          0.01       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R2/reg_out_reg[31]/CK (SDFF_X1)          0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: R0/reg_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[23]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[23]/Q (SDFF_X1)                          0.12       0.12 r
  R0/reg_out[23] (register_0)                             0.00       0.12 r
  M0/a[23] (FPMultiplier)                                 0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/B[0] (FPMultiplier_DW01_add_2)
                                                          0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/U1/Z (XOR2_X1)          0.04       0.16 f
  M0/add_2_root_sub_1_root_sub_16/SUM[0] (FPMultiplier_DW01_add_2)
                                                          0.00       0.16 f
  M0/U79/Z (XOR2_X1)                                      0.04       0.20 r
  M0/U12/ZN (AND2_X1)                                     0.04       0.24 r
  M0/result[23] (FPMultiplier)                            0.00       0.24 r
  R2/reg_in[23] (register_1)                              0.00       0.24 r
  R2/reg_out_reg[23]/SE (SDFF_X1)                         0.01       0.26 r
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[23]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: R0/reg_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[30]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[30]/Q (SDFF_X1)                          0.12       0.12 r
  R0/reg_out[30] (register_0)                             0.00       0.12 r
  M0/a[30] (FPMultiplier)                                 0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/B[7] (FPMultiplier_DW01_add_2)
                                                          0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/U1_7/S (FA_X1)          0.07       0.19 r
  M0/add_2_root_sub_1_root_sub_16/SUM[7] (FPMultiplier_DW01_add_2)
                                                          0.00       0.19 r
  M0/U86/ZN (XNOR2_X1)                                    0.03       0.22 f
  M0/U101/ZN (AND2_X1)                                    0.03       0.25 f
  M0/result[30] (FPMultiplier)                            0.00       0.25 f
  R2/reg_in[30] (register_1)                              0.00       0.25 f
  R2/reg_out_reg[30]/SE (SDFF_X1)                         0.01       0.26 f
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[30]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: R0/reg_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[28]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[28]/Q (SDFF_X1)                          0.12       0.12 r
  R0/reg_out[28] (register_0)                             0.00       0.12 r
  M0/a[28] (FPMultiplier)                                 0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/B[5] (FPMultiplier_DW01_add_2)
                                                          0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/U1_5/S (FA_X1)          0.07       0.19 r
  M0/add_2_root_sub_1_root_sub_16/SUM[5] (FPMultiplier_DW01_add_2)
                                                          0.00       0.19 r
  M0/U20/Z (XOR2_X1)                                      0.04       0.23 f
  M0/U78/ZN (AND2_X1)                                     0.03       0.26 f
  M0/result[28] (FPMultiplier)                            0.00       0.26 f
  R2/reg_in[28] (register_1)                              0.00       0.26 f
  R2/reg_out_reg[28]/SE (SDFF_X1)                         0.01       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[28]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: R0/reg_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[27]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[27]/Q (SDFF_X1)                          0.12       0.12 r
  R0/reg_out[27] (register_0)                             0.00       0.12 r
  M0/a[27] (FPMultiplier)                                 0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/B[4] (FPMultiplier_DW01_add_2)
                                                          0.00       0.12 r
  M0/add_2_root_sub_1_root_sub_16/U1_4/S (FA_X1)          0.07       0.19 r
  M0/add_2_root_sub_1_root_sub_16/SUM[4] (FPMultiplier_DW01_add_2)
                                                          0.00       0.19 r
  M0/U18/Z (XOR2_X1)                                      0.04       0.23 f
  M0/U76/ZN (AND2_X1)                                     0.03       0.26 f
  M0/result[27] (FPMultiplier)                            0.00       0.26 f
  R2/reg_in[27] (register_1)                              0.00       0.26 f
  R2/reg_out_reg[27]/SE (SDFF_X1)                         0.01       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[27]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


1
