#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2009.vpi";
S_00000234416f7b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000234416fa190 .scope module, "test_bne_TB" "test_bne_TB" 3 2;
 .timescale 0 0;
v000002344175d230_0 .var "clk", 0 0;
v000002344175dcd0_0 .net "dataadr", 31 0, v0000023441757010_0;  1 drivers
v000002344175cf10_0 .net "memwrite", 0 0, L_000002344175cd30;  1 drivers
v000002344175c970_0 .var "reset", 0 0;
v000002344175dc30_0 .net "writedata", 31 0, L_00000234417b9090;  1 drivers
E_00000234416efe70 .event negedge, v00000234416ef180_0;
S_00000234416b4fb0 .scope module, "dut" "top" 3 8, 4 5 0, S_00000234416fa190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000002344175c510_0 .net "clk", 0 0, v000002344175d230_0;  1 drivers
v000002344175c150_0 .net "dataadr", 31 0, v0000023441757010_0;  alias, 1 drivers
v000002344175c6f0_0 .net "instr", 31 0, L_00000234416e8e00;  1 drivers
v000002344175c3d0_0 .net "memwrite", 0 0, L_000002344175cd30;  alias, 1 drivers
v000002344175c0b0_0 .net "pc", 31 0, v0000023441757510_0;  1 drivers
v000002344175de10_0 .net "readdata", 31 0, L_00000234416e8a10;  1 drivers
v000002344175ce70_0 .net "reset", 0 0, v000002344175c970_0;  1 drivers
v000002344175c830_0 .net "writedata", 31 0, L_00000234417b9090;  alias, 1 drivers
L_00000234417b8d70 .part v0000023441757510_0, 2, 6;
S_00000234416b5140 .scope module, "dmem" "dmem" 4 28, 5 1 0, S_00000234416b4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000234416e8a10 .functor BUFZ 32, L_00000234417b9a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000234416eefa0 .array "RAM", 0 63, 31 0;
v00000234416eed20_0 .net *"_ivl_0", 31 0, L_00000234417b9a90;  1 drivers
v00000234416ef040_0 .net *"_ivl_3", 29 0, L_00000234417b9950;  1 drivers
v00000234416edf60_0 .net "a", 31 0, v0000023441757010_0;  alias, 1 drivers
v00000234416ef180_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v00000234416ee000_0 .net "rd", 31 0, L_00000234416e8a10;  alias, 1 drivers
v00000234416ef2c0_0 .net "wd", 31 0, L_00000234417b9090;  alias, 1 drivers
v00000234416ee780_0 .net "we", 0 0, L_000002344175cd30;  alias, 1 drivers
E_00000234416f02f0 .event posedge, v00000234416ef180_0;
L_00000234417b9a90 .array/port v00000234416eefa0, L_00000234417b9950;
L_00000234417b9950 .part v0000023441757010_0, 2, 30;
S_00000234416bc410 .scope module, "imem" "imem" 4 24, 6 1 0, S_00000234416b4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000234416e8e00 .functor BUFZ 32, L_00000234417b8cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000234416ee140 .array "RAM", 0 63, 31 0;
v00000234416ef360_0 .net *"_ivl_0", 31 0, L_00000234417b8cd0;  1 drivers
v00000234416edc40_0 .net *"_ivl_2", 7 0, L_00000234417b9e50;  1 drivers
L_00000234417603a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234416ee1e0_0 .net *"_ivl_5", 1 0, L_00000234417603a0;  1 drivers
v00000234416ef720_0 .net "a", 5 0, L_00000234417b8d70;  1 drivers
v00000234416ee280_0 .net "rd", 31 0, L_00000234416e8e00;  alias, 1 drivers
L_00000234417b8cd0 .array/port v00000234416ee140, L_00000234417b9e50;
L_00000234417b9e50 .concat [ 6 2 0 0], L_00000234417b8d70, L_00000234417603a0;
S_00000234416bc5a0 .scope module, "mips" "mips" 4 14, 7 7 0, S_00000234416b4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000002344175d7d0_0 .net "alucontrol", 2 0, v00000234416edce0_0;  1 drivers
v000002344175cbf0_0 .net "aluout", 31 0, v0000023441757010_0;  alias, 1 drivers
v000002344175d370_0 .net "alusrc", 0 0, L_000002344175d9b0;  1 drivers
v000002344175d410_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v000002344175d910_0 .net "instr", 31 0, L_00000234416e8e00;  alias, 1 drivers
v000002344175d190_0 .net "jump", 0 0, L_000002344175c470;  1 drivers
v000002344175cdd0_0 .net "memtoreg", 0 0, L_000002344175c290;  1 drivers
v000002344175cab0_0 .net "memwrite", 0 0, L_000002344175cd30;  alias, 1 drivers
v000002344175c8d0_0 .net "pc", 31 0, v0000023441757510_0;  alias, 1 drivers
v000002344175cc90_0 .net "pcsrc", 0 0, v0000023441756b10_0;  1 drivers
v000002344175d730_0 .net "readdata", 31 0, L_00000234416e8a10;  alias, 1 drivers
v000002344175c330_0 .net "regdst", 0 0, L_000002344175deb0;  1 drivers
v000002344175dd70_0 .net "regwrite", 0 0, L_000002344175db90;  1 drivers
v000002344175d050_0 .net "reset", 0 0, v000002344175c970_0;  alias, 1 drivers
v000002344175d2d0_0 .net "writedata", 31 0, L_00000234417b9090;  alias, 1 drivers
v000002344175d4b0_0 .net "zero", 0 0, v0000023441757c90_0;  1 drivers
L_000002344175d870 .part L_00000234416e8e00, 26, 6;
L_000002344175df50 .part L_00000234416e8e00, 0, 6;
S_00000234416b54e0 .scope module, "c" "controller" 7 19, 8 7 0, S_00000234416bc5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
    .port_info 11 /INPUT 1 "clk";
v00000234416eee60_0 .net "alucontrol", 2 0, v00000234416edce0_0;  alias, 1 drivers
v00000234416ee5a0_0 .net "aluop", 2 0, L_000002344175d550;  1 drivers
v00000234416eec80_0 .net "alusrc", 0 0, L_000002344175d9b0;  alias, 1 drivers
v00000234416ee960_0 .net "branch", 0 0, L_000002344175c5b0;  1 drivers
v00000234416eea00_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v00000234416efae0_0 .net "funct", 5 0, L_000002344175df50;  1 drivers
v00000234416eeb40_0 .net "jump", 0 0, L_000002344175c470;  alias, 1 drivers
v00000234416edec0_0 .net "memtoreg", 0 0, L_000002344175c290;  alias, 1 drivers
v00000234416ee0a0_0 .net "memwrite", 0 0, L_000002344175cd30;  alias, 1 drivers
v00000234416e81a0_0 .net "op", 5 0, L_000002344175d870;  1 drivers
v0000023441756b10_0 .var "pcsrc", 0 0;
v0000023441756c50_0 .net "regdst", 0 0, L_000002344175deb0;  alias, 1 drivers
v0000023441756570_0 .net "regwrite", 0 0, L_000002344175db90;  alias, 1 drivers
v0000023441756430_0 .net "zero", 0 0, v0000023441757c90_0;  alias, 1 drivers
E_00000234416f06b0 .event anyedge, v00000234416ee8c0_0, v00000234416ef680_0, v0000023441756430_0;
S_00000234416b5670 .scope module, "ad" "aludec" 8 35, 9 1 0, S_00000234416b54e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 3 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v00000234416edce0_0 .var "alucontrol", 2 0;
v00000234416ef400_0 .net "aluop", 2 0, L_000002344175d550;  alias, 1 drivers
v00000234416ef4a0_0 .net "funct", 5 0, L_000002344175df50;  alias, 1 drivers
E_00000234416f0730 .event anyedge, v00000234416ef400_0, v00000234416ef4a0_0;
S_00000234416b96a0 .scope begin, "aludecblock" "aludecblock" 9 7, 9 7 0, S_00000234416b5670;
 .timescale 0 0;
S_00000234416b9830 .scope module, "md" "maindec" 8 23, 10 4 0, S_00000234416b54e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 3 "aluop";
    .port_info 9 /INPUT 1 "clk";
v00000234416ef540_0 .net *"_ivl_10", 9 0, v00000234416ee3c0_0;  1 drivers
v00000234416edd80_0 .net "aluop", 2 0, L_000002344175d550;  alias, 1 drivers
v00000234416ef5e0_0 .net "alusrc", 0 0, L_000002344175d9b0;  alias, 1 drivers
v00000234416ef680_0 .net "branch", 0 0, L_000002344175c5b0;  alias, 1 drivers
v00000234416ee320_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v00000234416ee3c0_0 .var "controls", 9 0;
v00000234416ee820_0 .net "jump", 0 0, L_000002344175c470;  alias, 1 drivers
v00000234416ef7c0_0 .net "memtoreg", 0 0, L_000002344175c290;  alias, 1 drivers
v00000234416ee460_0 .net "memwrite", 0 0, L_000002344175cd30;  alias, 1 drivers
v00000234416ee8c0_0 .net "op", 5 0, L_000002344175d870;  alias, 1 drivers
v00000234416efa40_0 .net "regdst", 0 0, L_000002344175deb0;  alias, 1 drivers
v00000234416eebe0_0 .net "regwrite", 0 0, L_000002344175db90;  alias, 1 drivers
E_00000234416f0770 .event anyedge, v00000234416ee8c0_0;
L_000002344175db90 .part v00000234416ee3c0_0, 9, 1;
L_000002344175deb0 .part v00000234416ee3c0_0, 8, 1;
L_000002344175d9b0 .part v00000234416ee3c0_0, 7, 1;
L_000002344175c5b0 .part v00000234416ee3c0_0, 6, 1;
L_000002344175cd30 .part v00000234416ee3c0_0, 5, 1;
L_000002344175c290 .part v00000234416ee3c0_0, 4, 1;
L_000002344175c470 .part v00000234416ee3c0_0, 3, 1;
L_000002344175d550 .part v00000234416ee3c0_0, 0, 3;
S_00000234416c8370 .scope module, "dp" "datapath" 7 33, 11 9 0, S_00000234416bc5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000002344175af30_0 .net *"_ivl_3", 3 0, L_000002344175cfb0;  1 drivers
v0000023441759d10_0 .net *"_ivl_5", 25 0, L_000002344175d0f0;  1 drivers
L_0000023441760118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002344175ae90_0 .net/2u *"_ivl_6", 1 0, L_0000023441760118;  1 drivers
v000002344175a670_0 .net "alucontrol", 2 0, v00000234416edce0_0;  alias, 1 drivers
v000002344175ad50_0 .net "aluout", 31 0, v0000023441757010_0;  alias, 1 drivers
v000002344175a710_0 .net "alusrc", 0 0, L_000002344175d9b0;  alias, 1 drivers
v0000023441759270_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v000002344175aad0_0 .net "instr", 31 0, L_00000234416e8e00;  alias, 1 drivers
v0000023441759a90_0 .net "jump", 0 0, L_000002344175c470;  alias, 1 drivers
v000002344175a170_0 .net "memtoreg", 0 0, L_000002344175c290;  alias, 1 drivers
v0000023441759310_0 .net "pc", 31 0, v0000023441757510_0;  alias, 1 drivers
v00000234417594f0_0 .net "pcbranch", 31 0, L_000002344175d5f0;  1 drivers
v000002344175a850_0 .net "pcnext", 31 0, L_000002344175c790;  1 drivers
v0000023441759770_0 .net "pcnextbr", 31 0, L_000002344175cb50;  1 drivers
v0000023441759b30_0 .net "pcplus4", 31 0, L_000002344175ca10;  1 drivers
v000002344175a2b0_0 .net "pcsrc", 0 0, v0000023441756b10_0;  alias, 1 drivers
v0000023441759810_0 .net "readdata", 31 0, L_00000234416e8a10;  alias, 1 drivers
v000002344175ab70_0 .net "regdst", 0 0, L_000002344175deb0;  alias, 1 drivers
v00000234417598b0_0 .net "regwrite", 0 0, L_000002344175db90;  alias, 1 drivers
v000002344175acb0_0 .net "reset", 0 0, v000002344175c970_0;  alias, 1 drivers
v0000023441759db0_0 .net "result", 31 0, L_00000234417b8ff0;  1 drivers
v0000023441759e50_0 .net "signimm", 31 0, L_00000234417b96d0;  1 drivers
v000002344175a7b0_0 .net "signimmsh", 31 0, L_000002344175da50;  1 drivers
v0000023441759ef0_0 .net "srca", 31 0, L_00000234417b9810;  1 drivers
v0000023441759f90_0 .net "srcb", 31 0, L_00000234417b8910;  1 drivers
v000002344175a030_0 .net "writedata", 31 0, L_00000234417b9090;  alias, 1 drivers
v000002344175a0d0_0 .net "writereg", 4 0, L_00000234417b93b0;  1 drivers
v000002344175a8f0_0 .net "zero", 0 0, v0000023441757c90_0;  alias, 1 drivers
L_000002344175cfb0 .part L_000002344175ca10, 28, 4;
L_000002344175d0f0 .part L_00000234416e8e00, 0, 26;
L_000002344175daf0 .concat [ 2 26 4 0], L_0000023441760118, L_000002344175d0f0, L_000002344175cfb0;
L_00000234417b8e10 .part L_00000234416e8e00, 21, 5;
L_00000234417b8870 .part L_00000234416e8e00, 16, 5;
L_00000234417b9b30 .part L_00000234416e8e00, 16, 5;
L_00000234417b98b0 .part L_00000234416e8e00, 11, 5;
L_00000234417b9d10 .part L_00000234416e8e00, 0, 16;
S_00000234416c8500 .scope module, "alu" "alu" 11 98, 12 9 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
v0000023441756f70_0 .net "alucontrol", 2 0, v00000234416edce0_0;  alias, 1 drivers
v0000023441757010_0 .var "aluout", 31 0;
v0000023441757a10_0 .net "srca", 31 0, L_00000234417b9810;  alias, 1 drivers
v00000234417570b0_0 .net "srcb", 31 0, L_00000234417b8910;  alias, 1 drivers
v0000023441757c90_0 .var "zero", 0 0;
E_00000234416f00b0 .event anyedge, v00000234416edce0_0, v0000023441757a10_0, v00000234417570b0_0;
S_00000234416cd8d0 .scope begin, "alublock" "alublock" 12 16, 12 16 0, S_00000234416c8500;
 .timescale 0 0;
S_00000234416cda60 .scope module, "immsh" "sl2" 11 43, 13 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000023441757e70_0 .net *"_ivl_1", 29 0, L_000002344175c1f0;  1 drivers
L_00000234417600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023441756bb0_0 .net/2u *"_ivl_2", 1 0, L_00000234417600d0;  1 drivers
v0000023441756cf0_0 .net "a", 31 0, L_00000234417b96d0;  alias, 1 drivers
v0000023441757290_0 .net "y", 31 0, L_000002344175da50;  alias, 1 drivers
L_000002344175c1f0 .part L_00000234417b96d0, 0, 30;
L_000002344175da50 .concat [ 2 30 0 0], L_00000234417600d0, L_000002344175c1f0;
S_00000234416b04f0 .scope module, "pcadd1" "adder" 11 38, 14 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000023441757dd0_0 .net "a", 31 0, v0000023441757510_0;  alias, 1 drivers
L_0000023441760088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000234417573d0_0 .net "b", 31 0, L_0000023441760088;  1 drivers
v00000234417569d0_0 .net "y", 31 0, L_000002344175ca10;  alias, 1 drivers
L_000002344175ca10 .arith/sum 32, v0000023441757510_0, L_0000023441760088;
S_00000234416b0680 .scope module, "pcadd2" "adder" 11 47, 14 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000234417578d0_0 .net "a", 31 0, L_000002344175ca10;  alias, 1 drivers
v0000023441756390_0 .net "b", 31 0, L_000002344175da50;  alias, 1 drivers
v0000023441756610_0 .net "y", 31 0, L_000002344175d5f0;  alias, 1 drivers
L_000002344175d5f0 .arith/sum 32, L_000002344175ca10, L_000002344175da50;
S_00000234416cee10 .scope module, "pcbrmux" "mux2" 11 52, 15 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000234416f0830 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0000023441757150_0 .net "d0", 31 0, L_000002344175ca10;  alias, 1 drivers
v00000234417571f0_0 .net "d1", 31 0, L_000002344175d5f0;  alias, 1 drivers
v0000023441757330_0 .net "s", 0 0, v0000023441756b10_0;  alias, 1 drivers
v0000023441757470_0 .net "y", 31 0, L_000002344175cb50;  alias, 1 drivers
L_000002344175cb50 .functor MUXZ 32, L_000002344175ca10, L_000002344175d5f0, v0000023441756b10_0, C4<>;
S_00000234417586c0 .scope module, "pcmux" "mux2" 11 58, 15 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000234416f0bf0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0000023441757b50_0 .net "d0", 31 0, L_000002344175cb50;  alias, 1 drivers
v0000023441756070_0 .net "d1", 31 0, L_000002344175daf0;  1 drivers
v0000023441756750_0 .net "s", 0 0, L_000002344175c470;  alias, 1 drivers
v0000023441756110_0 .net "y", 31 0, L_000002344175c790;  alias, 1 drivers
L_000002344175c790 .functor MUXZ 32, L_000002344175cb50, L_000002344175daf0, L_000002344175c470, C4<>;
S_0000023441758d00 .scope module, "pcreg" "flopr" 11 32, 16 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000234416f09b0 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0000023441757650_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v00000234417561b0_0 .net "d", 31 0, L_000002344175c790;  alias, 1 drivers
v0000023441757510_0 .var "q", 31 0;
v00000234417575b0_0 .net "reset", 0 0, v000002344175c970_0;  alias, 1 drivers
E_00000234416efcb0 .event posedge, v00000234417575b0_0, v00000234416ef180_0;
S_00000234417583a0 .scope module, "resmux" "mux2" 11 81, 15 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000234416f09f0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0000023441756930_0 .net "d0", 31 0, v0000023441757010_0;  alias, 1 drivers
v00000234417576f0_0 .net "d1", 31 0, L_00000234416e8a10;  alias, 1 drivers
v0000023441757970_0 .net "s", 0 0, L_000002344175c290;  alias, 1 drivers
v0000023441757ab0_0 .net "y", 31 0, L_00000234417b8ff0;  alias, 1 drivers
L_00000234417b8ff0 .functor MUXZ 32, v0000023441757010_0, L_00000234416e8a10, L_000002344175c290, C4<>;
S_0000023441758850 .scope module, "rf" "regfile" 11 65, 17 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000023441757790_0 .net *"_ivl_0", 31 0, L_000002344175d690;  1 drivers
v0000023441756d90_0 .net *"_ivl_10", 6 0, L_00000234417b82d0;  1 drivers
L_00000234417601f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234417566b0_0 .net *"_ivl_13", 1 0, L_00000234417601f0;  1 drivers
L_0000023441760238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234417567f0_0 .net/2u *"_ivl_14", 31 0, L_0000023441760238;  1 drivers
v0000023441757830_0 .net *"_ivl_18", 31 0, L_00000234417b9310;  1 drivers
L_0000023441760280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234417562f0_0 .net *"_ivl_21", 26 0, L_0000023441760280;  1 drivers
L_00000234417602c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023441757f10_0 .net/2u *"_ivl_22", 31 0, L_00000234417602c8;  1 drivers
v0000023441756e30_0 .net *"_ivl_24", 0 0, L_00000234417b8c30;  1 drivers
v0000023441756890_0 .net *"_ivl_26", 31 0, L_00000234417b9c70;  1 drivers
v0000023441756ed0_0 .net *"_ivl_28", 6 0, L_00000234417b8730;  1 drivers
L_0000023441760160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023441757bf0_0 .net *"_ivl_3", 26 0, L_0000023441760160;  1 drivers
L_0000023441760310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023441757d30_0 .net *"_ivl_31", 1 0, L_0000023441760310;  1 drivers
L_0000023441760358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023441756250_0 .net/2u *"_ivl_32", 31 0, L_0000023441760358;  1 drivers
L_00000234417601a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234417564d0_0 .net/2u *"_ivl_4", 31 0, L_00000234417601a8;  1 drivers
v0000023441756a70_0 .net *"_ivl_6", 0 0, L_000002344175c650;  1 drivers
v0000023441759bd0_0 .net *"_ivl_8", 31 0, L_00000234417b9270;  1 drivers
v0000023441759130_0 .net "clk", 0 0, v000002344175d230_0;  alias, 1 drivers
v00000234417593b0_0 .net "ra1", 4 0, L_00000234417b8e10;  1 drivers
v00000234417599f0_0 .net "ra2", 4 0, L_00000234417b8870;  1 drivers
v00000234417591d0_0 .net "rd1", 31 0, L_00000234417b9810;  alias, 1 drivers
v000002344175aa30_0 .net "rd2", 31 0, L_00000234417b9090;  alias, 1 drivers
v000002344175a350 .array "rf", 0 31, 31 0;
v0000023441759590_0 .net "wa3", 4 0, L_00000234417b93b0;  alias, 1 drivers
v000002344175a5d0_0 .net "wd3", 31 0, L_00000234417b8ff0;  alias, 1 drivers
v000002344175a990_0 .net "we3", 0 0, L_000002344175db90;  alias, 1 drivers
L_000002344175d690 .concat [ 5 27 0 0], L_00000234417b8e10, L_0000023441760160;
L_000002344175c650 .cmp/ne 32, L_000002344175d690, L_00000234417601a8;
L_00000234417b9270 .array/port v000002344175a350, L_00000234417b82d0;
L_00000234417b82d0 .concat [ 5 2 0 0], L_00000234417b8e10, L_00000234417601f0;
L_00000234417b9810 .functor MUXZ 32, L_0000023441760238, L_00000234417b9270, L_000002344175c650, C4<>;
L_00000234417b9310 .concat [ 5 27 0 0], L_00000234417b8870, L_0000023441760280;
L_00000234417b8c30 .cmp/ne 32, L_00000234417b9310, L_00000234417602c8;
L_00000234417b9c70 .array/port v000002344175a350, L_00000234417b8730;
L_00000234417b8730 .concat [ 5 2 0 0], L_00000234417b8870, L_0000023441760310;
L_00000234417b9090 .functor MUXZ 32, L_0000023441760358, L_00000234417b9c70, L_00000234417b8c30, C4<>;
S_0000023441758530 .scope module, "se" "signext" 11 87, 18 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000023441759950_0 .net *"_ivl_1", 0 0, L_00000234417b8af0;  1 drivers
v000002344175a490_0 .net *"_ivl_2", 15 0, L_00000234417b8370;  1 drivers
v0000023441759c70_0 .net "a", 15 0, L_00000234417b9d10;  1 drivers
v0000023441759450_0 .net "y", 31 0, L_00000234417b96d0;  alias, 1 drivers
L_00000234417b8af0 .part L_00000234417b9d10, 15, 1;
LS_00000234417b8370_0_0 .concat [ 1 1 1 1], L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0;
LS_00000234417b8370_0_4 .concat [ 1 1 1 1], L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0;
LS_00000234417b8370_0_8 .concat [ 1 1 1 1], L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0;
LS_00000234417b8370_0_12 .concat [ 1 1 1 1], L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0, L_00000234417b8af0;
L_00000234417b8370 .concat [ 4 4 4 4], LS_00000234417b8370_0_0, LS_00000234417b8370_0_4, LS_00000234417b8370_0_8, LS_00000234417b8370_0_12;
L_00000234417b96d0 .concat [ 16 16 0 0], L_00000234417b9d10, L_00000234417b8370;
S_00000234417589e0 .scope module, "srcbmux" "mux2" 11 92, 15 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000234416f0a30 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000002344175a530_0 .net "d0", 31 0, L_00000234417b9090;  alias, 1 drivers
v000002344175a210_0 .net "d1", 31 0, L_00000234417b96d0;  alias, 1 drivers
v000002344175a3f0_0 .net "s", 0 0, L_000002344175d9b0;  alias, 1 drivers
v000002344175ac10_0 .net "y", 31 0, L_00000234417b8910;  alias, 1 drivers
L_00000234417b8910 .functor MUXZ 32, L_00000234417b9090, L_00000234417b96d0, L_000002344175d9b0, C4<>;
S_0000023441758e90 .scope module, "wrmux" "mux2" 11 75, 15 1 0, S_00000234416c8370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_00000234416f0a70 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000000101>;
v000002344175adf0_0 .net "d0", 4 0, L_00000234417b9b30;  1 drivers
v0000023441759630_0 .net "d1", 4 0, L_00000234417b98b0;  1 drivers
v00000234417596d0_0 .net "s", 0 0, L_000002344175deb0;  alias, 1 drivers
v0000023441759090_0 .net "y", 4 0, L_00000234417b93b0;  alias, 1 drivers
L_00000234417b93b0 .functor MUXZ 5, L_00000234417b9b30, L_00000234417b98b0, L_000002344175deb0, C4<>;
    .scope S_00000234416b9830;
T_0 ;
Ewait_0 .event/or E_00000234416f0770, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000234416ee8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 772, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 656, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 160, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 640, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 642, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 643, 0, 10;
    %store/vec4 v00000234416ee3c0_0, 0, 10;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000234416b5670;
T_1 ;
Ewait_1 .event/or E_00000234416f0730, E_0x0;
    %wait Ewait_1;
    %fork t_1, S_00000234416b96a0;
    %jmp t_0;
    .scope S_00000234416b96a0;
t_1 ;
    %load/vec4 v00000234416ef400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v00000234416ef4a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000234416edce0_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_00000234416b5670;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000234416b54e0;
T_2 ;
Ewait_2 .event/or E_00000234416f06b0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000234416e81a0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000234416ee960_0;
    %load/vec4 v0000023441756430_0;
    %inv;
    %and;
    %store/vec4 v0000023441756b10_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000234416ee960_0;
    %load/vec4 v0000023441756430_0;
    %and;
    %store/vec4 v0000023441756b10_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023441758d00;
T_3 ;
    %wait E_00000234416efcb0;
    %load/vec4 v00000234417575b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023441757510_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000234417561b0_0;
    %assign/vec4 v0000023441757510_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023441758850;
T_4 ;
    %wait E_00000234416f02f0;
    %load/vec4 v000002344175a990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002344175a5d0_0;
    %load/vec4 v0000023441759590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002344175a350, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000234416c8500;
T_5 ;
Ewait_3 .event/or E_00000234416f00b0, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_00000234416cd8d0;
    %jmp t_2;
    .scope S_00000234416cd8d0;
t_3 ;
    %load/vec4 v0000023441756f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023441757010_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000023441757a10_0;
    %load/vec4 v00000234417570b0_0;
    %add;
    %store/vec4 v0000023441757010_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000023441757a10_0;
    %load/vec4 v00000234417570b0_0;
    %sub;
    %store/vec4 v0000023441757010_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000023441757a10_0;
    %load/vec4 v00000234417570b0_0;
    %and;
    %store/vec4 v0000023441757010_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000023441757a10_0;
    %load/vec4 v00000234417570b0_0;
    %or;
    %store/vec4 v0000023441757010_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000023441757a10_0;
    %load/vec4 v00000234417570b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0000023441757010_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v0000023441757010_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %store/vec4 v0000023441757c90_0, 0, 1;
    %end;
    .scope S_00000234416c8500;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000234416bc410;
T_6 ;
    %vpi_call/w 6 6 "$readmemh", "memfile2_bne.dat", v00000234416ee140 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000234416b5140;
T_7 ;
    %wait E_00000234416f02f0;
    %load/vec4 v00000234416ee780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000234416ef2c0_0;
    %load/vec4 v00000234416edf60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234416eefa0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000234416fa190;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002344175d230_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_00000234416fa190;
T_9 ;
    %vpi_call/w 3 17 "$dumpfile", "test_bne_TB.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002344175c970_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002344175c970_0, 0;
    %end;
    .thread T_9;
    .scope S_00000234416fa190;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000002344175d230_0;
    %inv;
    %assign/vec4 v000002344175d230_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000234416fa190;
T_11 ;
    %wait E_00000234416efe70;
    %load/vec4 v000002344175cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002344175dcd0_0;
    %cmpi/e 84, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.4, 4;
    %load/vec4 v000002344175dc30_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call/w 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 34 "$finish" {0 0 0};
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "test_bne_TB.sv";
    "./top.sv";
    "./dmem.sv";
    "./imem.sv";
    "./mips.sv";
    "./controller.sv";
    "./aludec.sv";
    "./maindec.sv";
    "./datapath.sv";
    "./alu.sv";
    "./sl2.sv";
    "./adder.sv";
    "./mux2.sv";
    "./flopr.sv";
    "./regfile.sv";
    "./signext.sv";
