verilog work "divisor_frc_VM.v"
verilog work "Tes_divisor_frc.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
