<dec f='llvm/llvm/include/llvm/IR/LLVMContext.h' l='55' type='0'/>
<doc f='llvm/llvm/include/llvm/IR/LLVMContext.h' l='54'>/// Synchronized with respect to signal handlers executing in the same thread.</doc>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='3879' u='r' c='_ZN5clang7CodeGen15CodeGenFunction15EmitBuiltinExprENS_10GlobalDeclEjPKNS_8CallExprENS0_15ReturnValueSlotE'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='9233' u='r' c='_ZN5clang7CodeGen15CodeGenFunction22EmitAArch64BuiltinExprEjPKNS_8CallExprEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='14317' u='r' c='_ZN5clang7CodeGen15CodeGenFunction18EmitX86BuiltinExprEjPKNS_8CallExprE'/>
<use f='llvm/llvm/lib/Bitcode/Reader/BitcodeReader.cpp' l='5403' u='r' c='_ZN12_GLOBAL__N_113BitcodeReader21getDecodedSyncScopeIDEj'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='3622' u='r' c='LLVMBuildFence'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='3971' u='r' c='LLVMBuildAtomicRMW'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='3984' u='r' c='LLVMBuildAtomicCmpXchg'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='4005' u='r' c='LLVMIsAtomicSingleThread'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='4007' u='r' c='LLVMIsAtomicSingleThread'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='4012' u='r' c='LLVMSetAtomicSingleThread'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h' l='52' u='r' c='_ZNK4llvm23AMDGPUMachineModuleInfo29getSyncScopeInclusionOrderingEh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='496' u='r' c='_ZNK12_GLOBAL__N_113SIMemOpAccess15toSIAtomicScopeEhNS_17SIAtomicAddrSpaceE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='546' u='r' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4020' u='r' c='_ZL17LowerATOMIC_FENCEN4llvm7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelDAGToDAG.cpp' l='96' c='_ZN12_GLOBAL__N_123WebAssemblyDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28757' u='r' c='_ZNK4llvm17X86TargetLowering32lowerIdempotentRMWIntoFencedLoadEPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/IPO/AttributorAttributes.cpp' l='1262' u='r' c='_ZN12_GLOBAL__N_112AANoSyncImpl18isNonRelaxedAtomicEPN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Transforms/Instrumentation/ThreadSanitizer.cpp' l='504' u='r' c='_ZL8isAtomicPN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Transforms/Instrumentation/ThreadSanitizer.cpp' l='506' u='r' c='_ZL8isAtomicPN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Transforms/Instrumentation/ThreadSanitizer.cpp' l='824' u='r' c='_ZN12_GLOBAL__N_115ThreadSanitizer16instrumentAtomicEPN4llvm11InstructionERKNS1_10DataLayoutE'/>
