<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - rx_dma_test_src_TWDLROM_3_1.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../rx_dma_test_src_TWDLROM_3_1.v" target="rtwreport_document_frame" id="linkToText_plain">rx_dma_test_src_TWDLROM_3_1.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: /home/draco/git/adi_dma_testing/iq_dma_example/hdl_ip/hdlsrc/rx_dma_test/rx_dma_test_src_TWDLROM_3_1.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-08-22 09:27:16</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: rx_dma_test_src_TWDLROM_3_1</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: rx_dma_test/LDCR_D/Channelizer_CH1/FFT/TWDLROM_3_1</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 3</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 9.625</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> rx_dma_test_src_TWDLROM_3_1
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           reset,
</span><span><a class="LN" name="25">   25   </a>           enb,
</span><span><a class="LN" name="26">   26   </a>           dout_2_1_vld,
</span><span><a class="LN" name="27">   27   </a>           twdl_3_1_re,
</span><span><a class="LN" name="28">   28   </a>           twdl_3_1_im);
</span><span><a class="LN" name="29">   29   </a>
</span><span><a class="LN" name="30">   30   </a>
</span><span><a class="LN" name="31">   31   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="32">   32   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="33">   33   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="34">   34   </a>  <span class="KW">input</span>   dout_2_1_vld;
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [13:0] twdl_3_1_re;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [13:0] twdl_3_1_im;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">reg</span> [3:0] Radix22TwdlMapping_cnt;  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">reg</span> [1:0] Radix22TwdlMapping_phase;  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">reg</span> [2:0] Radix22TwdlMapping_octantReg1;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">reg</span> [5:0] Radix22TwdlMapping_twdlAddr_raw;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">reg</span> [2:0] Radix22TwdlMapping_twdlAddrMap;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">reg</span>  Radix22TwdlMapping_twdl45Reg;
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">reg</span>  Radix22TwdlMapping_dvldReg1;
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">reg</span>  Radix22TwdlMapping_dvldReg2;
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">reg</span> [3:0] Radix22TwdlMapping_cnt_next;  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">reg</span> [1:0] Radix22TwdlMapping_phase_next;  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">reg</span> [2:0] Radix22TwdlMapping_octantReg1_next;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">reg</span> [5:0] Radix22TwdlMapping_twdlAddr_raw_next;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">reg</span> [2:0] Radix22TwdlMapping_twdlAddrMap_next;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">reg</span>  Radix22TwdlMapping_twdl45Reg_next;
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">reg</span>  Radix22TwdlMapping_dvldReg1_next;
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">reg</span>  Radix22TwdlMapping_dvldReg2_next;
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">reg</span> [2:0] twdlAddr;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span>  twdlAddrVld;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">reg</span> [2:0] twdlOctant;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">reg</span>  twdl45;
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [13:0] Twiddle_re_table_data [0:7];  <span class="CT">// sfix14_En12 [8]</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [13:0] twiddleS_re;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] twiddleReg_re;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [13:0] Twiddle_im_table_data [0:7];  <span class="CT">// sfix14_En12 [8]</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [13:0] twiddleS_im;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] twiddleReg_im;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">reg</span> [2:0] twdlOctantReg;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">reg</span>  twdl45Reg;
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] twdl_3_1_re_1;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] twdl_3_1_im_1;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">reg</span> [2:0] Radix22TwdlMapping_octant;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">reg</span> [5:0] Radix22TwdlMapping_cnt_cast;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlMapping_sub_cast;  <span class="CT">// sfix14_En3</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlMapping_sub_temp;  <span class="CT">// sfix14_En3</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [7:0] Radix22TwdlMapping_sub_temp_0;  <span class="CT">// sfix8</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [7:0] Radix22TwdlMapping_sub_temp_1;  <span class="CT">// sfix8</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlMapping_sub_cast_0;  <span class="CT">// sfix14_En3</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlMapping_sub_temp_2;  <span class="CT">// sfix14_En3</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlMapping_sub_cast_1;  <span class="CT">// sfix14_En3</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlMapping_sub_temp_3;  <span class="CT">// sfix14_En3</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">reg</span> [5:0] Radix22TwdlMapping_t_0_0;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [7:0] Radix22TwdlMapping_t_1;  <span class="CT">// sfix8</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [7:0] Radix22TwdlMapping_t_2_0;  <span class="CT">// sfix8</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlOctCorr_twdlIn_re;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Radix22TwdlOctCorr_twdlIn_im;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_0;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_1;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_2;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_3;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_4;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_5;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_6;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_7;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_8;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_9;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Radix22TwdlOctCorr_cast_10;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="96">   96   </a>
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="CT">// Radix22TwdlMapping</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="100">  100   </a>    <span class="KW">begin</span> : Radix22TwdlMapping_process
</span><span><a class="LN" name="101">  101   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="102">  102   </a>        Radix22TwdlMapping_octantReg1 &lt;= 3'b000;
</span><span><a class="LN" name="103">  103   </a>        Radix22TwdlMapping_twdlAddr_raw &lt;= 6'b000000;
</span><span><a class="LN" name="104">  104   </a>        Radix22TwdlMapping_twdlAddrMap &lt;= 3'b000;
</span><span><a class="LN" name="105">  105   </a>        Radix22TwdlMapping_twdl45Reg &lt;= 1'b0;
</span><span><a class="LN" name="106">  106   </a>        Radix22TwdlMapping_dvldReg1 &lt;= 1'b0;
</span><span><a class="LN" name="107">  107   </a>        Radix22TwdlMapping_dvldReg2 &lt;= 1'b0;
</span><span><a class="LN" name="108">  108   </a>        Radix22TwdlMapping_cnt &lt;= 4'b0000;
</span><span><a class="LN" name="109">  109   </a>        Radix22TwdlMapping_phase &lt;= 2'b00;
</span><span><a class="LN" name="110">  110   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="111">  111   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="112">  112   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="113">  113   </a>          Radix22TwdlMapping_cnt &lt;= Radix22TwdlMapping_cnt_next;
</span><span><a class="LN" name="114">  114   </a>          Radix22TwdlMapping_phase &lt;= Radix22TwdlMapping_phase_next;
</span><span><a class="LN" name="115">  115   </a>          Radix22TwdlMapping_octantReg1 &lt;= Radix22TwdlMapping_octantReg1_next;
</span><span><a class="LN" name="116">  116   </a>          Radix22TwdlMapping_twdlAddr_raw &lt;= Radix22TwdlMapping_twdlAddr_raw_next;
</span><span><a class="LN" name="117">  117   </a>          Radix22TwdlMapping_twdlAddrMap &lt;= Radix22TwdlMapping_twdlAddrMap_next;
</span><span><a class="LN" name="118">  118   </a>          Radix22TwdlMapping_twdl45Reg &lt;= Radix22TwdlMapping_twdl45Reg_next;
</span><span><a class="LN" name="119">  119   </a>          Radix22TwdlMapping_dvldReg1 &lt;= Radix22TwdlMapping_dvldReg1_next;
</span><span><a class="LN" name="120">  120   </a>          Radix22TwdlMapping_dvldReg2 &lt;= Radix22TwdlMapping_dvldReg2_next;
</span><span><a class="LN" name="121">  121   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="122">  122   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="123">  123   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="124">  124   </a>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">always</span> @(Radix22TwdlMapping_cnt, Radix22TwdlMapping_dvldReg1,
</span><span><a class="LN" name="126">  126   </a>       Radix22TwdlMapping_dvldReg2, Radix22TwdlMapping_octantReg1,
</span><span><a class="LN" name="127">  127   </a>       Radix22TwdlMapping_phase, Radix22TwdlMapping_twdl45Reg,
</span><span><a class="LN" name="128">  128   </a>       Radix22TwdlMapping_twdlAddrMap, Radix22TwdlMapping_twdlAddr_raw,
</span><span><a class="LN" name="129">  129   </a>       dout_2_1_vld) <span class="KW">begin</span>
</span><span><a class="LN" name="130">  130   </a>    Radix22TwdlMapping_sub_temp = 14'sb00000000000000;
</span><span><a class="LN" name="131">  131   </a>    Radix22TwdlMapping_sub_temp_0 = 8'sb00000000;
</span><span><a class="LN" name="132">  132   </a>    Radix22TwdlMapping_sub_temp_1 = 8'sb00000000;
</span><span><a class="LN" name="133">  133   </a>    Radix22TwdlMapping_sub_temp_2 = 14'sb00000000000000;
</span><span><a class="LN" name="134">  134   </a>    Radix22TwdlMapping_sub_temp_3 = 14'sb00000000000000;
</span><span><a class="LN" name="135">  135   </a>    Radix22TwdlMapping_sub_cast_1 = 14'sb00000000000000;
</span><span><a class="LN" name="136">  136   </a>    Radix22TwdlMapping_t_0_0 = 6'b000000;
</span><span><a class="LN" name="137">  137   </a>    Radix22TwdlMapping_cnt_cast = 6'b000000;
</span><span><a class="LN" name="138">  138   </a>    Radix22TwdlMapping_sub_cast_0 = 14'sb00000000000000;
</span><span><a class="LN" name="139">  139   </a>    Radix22TwdlMapping_t_2_0 = 8'sb00000000;
</span><span><a class="LN" name="140">  140   </a>    Radix22TwdlMapping_t_1 = 8'sb00000000;
</span><span><a class="LN" name="141">  141   </a>    Radix22TwdlMapping_sub_cast = 14'sb00000000000000;
</span><span><a class="LN" name="142">  142   </a>    Radix22TwdlMapping_cnt_next = Radix22TwdlMapping_cnt;
</span><span><a class="LN" name="143">  143   </a>    Radix22TwdlMapping_phase_next = Radix22TwdlMapping_phase;
</span><span><a class="LN" name="144">  144   </a>    Radix22TwdlMapping_dvldReg2_next = Radix22TwdlMapping_dvldReg1;
</span><span><a class="LN" name="145">  145   </a>    Radix22TwdlMapping_dvldReg1_next = dout_2_1_vld;
</span><span><a class="LN" name="146">  146   </a>    <span class="KW">case</span> ( Radix22TwdlMapping_twdlAddr_raw)
</span><span><a class="LN" name="147">  147   </a>      6'b001000 :
</span><span><a class="LN" name="148">  148   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="149">  149   </a>          Radix22TwdlMapping_octant = 3'b000;
</span><span><a class="LN" name="150">  150   </a>          Radix22TwdlMapping_twdl45Reg_next = 1'b1;
</span><span><a class="LN" name="151">  151   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="152">  152   </a>      6'b010000 :
</span><span><a class="LN" name="153">  153   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="154">  154   </a>          Radix22TwdlMapping_octant = 3'b001;
</span><span><a class="LN" name="155">  155   </a>          Radix22TwdlMapping_twdl45Reg_next = 1'b0;
</span><span><a class="LN" name="156">  156   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="157">  157   </a>      6'b011000 :
</span><span><a class="LN" name="158">  158   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="159">  159   </a>          Radix22TwdlMapping_octant = 3'b010;
</span><span><a class="LN" name="160">  160   </a>          Radix22TwdlMapping_twdl45Reg_next = 1'b1;
</span><span><a class="LN" name="161">  161   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="162">  162   </a>      6'b100000 :
</span><span><a class="LN" name="163">  163   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="164">  164   </a>          Radix22TwdlMapping_octant = 3'b011;
</span><span><a class="LN" name="165">  165   </a>          Radix22TwdlMapping_twdl45Reg_next = 1'b0;
</span><span><a class="LN" name="166">  166   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="167">  167   </a>      6'b101000 :
</span><span><a class="LN" name="168">  168   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="169">  169   </a>          Radix22TwdlMapping_octant = 3'b100;
</span><span><a class="LN" name="170">  170   </a>          Radix22TwdlMapping_twdl45Reg_next = 1'b1;
</span><span><a class="LN" name="171">  171   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="172">  172   </a>      <span class="KW">default</span> :
</span><span><a class="LN" name="173">  173   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="174">  174   </a>          Radix22TwdlMapping_octant = Radix22TwdlMapping_twdlAddr_raw[5:3];
</span><span><a class="LN" name="175">  175   </a>          Radix22TwdlMapping_twdl45Reg_next = 1'b0;
</span><span><a class="LN" name="176">  176   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="177">  177   </a>    <span class="KW">endcase</span>
</span><span><a class="LN" name="178">  178   </a>    Radix22TwdlMapping_octantReg1_next = Radix22TwdlMapping_octant;
</span><span><a class="LN" name="179">  179   </a>    <span class="KW">case</span> ( Radix22TwdlMapping_octant)
</span><span><a class="LN" name="180">  180   </a>      3'b000 :
</span><span><a class="LN" name="181">  181   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="182">  182   </a>          Radix22TwdlMapping_twdlAddrMap_next = Radix22TwdlMapping_twdlAddr_raw[2:0];
</span><span><a class="LN" name="183">  183   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="184">  184   </a>      3'b001 :
</span><span><a class="LN" name="185">  185   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="186">  186   </a>          Radix22TwdlMapping_t_1 = <b>{</b>2'b0, Radix22TwdlMapping_twdlAddr_raw<b>}</b>;
</span><span><a class="LN" name="187">  187   </a>          Radix22TwdlMapping_sub_temp_0 = 8'sb00010000 - Radix22TwdlMapping_t_1;
</span><span><a class="LN" name="188">  188   </a>          Radix22TwdlMapping_twdlAddrMap_next = Radix22TwdlMapping_sub_temp_0[2:0];
</span><span><a class="LN" name="189">  189   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="190">  190   </a>      3'b010 :
</span><span><a class="LN" name="191">  191   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="192">  192   </a>          Radix22TwdlMapping_t_2_0 = <b>{</b>2'b0, Radix22TwdlMapping_twdlAddr_raw<b>}</b>;
</span><span><a class="LN" name="193">  193   </a>          Radix22TwdlMapping_sub_temp_1 = Radix22TwdlMapping_t_2_0 - 8'sb00010000;
</span><span><a class="LN" name="194">  194   </a>          Radix22TwdlMapping_twdlAddrMap_next = Radix22TwdlMapping_sub_temp_1[2:0];
</span><span><a class="LN" name="195">  195   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="196">  196   </a>      3'b011 :
</span><span><a class="LN" name="197">  197   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="198">  198   </a>          Radix22TwdlMapping_sub_cast_0 = <b>{</b>5'b0, <b>{</b>Radix22TwdlMapping_twdlAddr_raw, 3'b000<b>}</b><b>}</b>;
</span><span><a class="LN" name="199">  199   </a>          Radix22TwdlMapping_sub_temp_2 = 14'sb00000100000000 - Radix22TwdlMapping_sub_cast_0;
</span><span><a class="LN" name="200">  200   </a>          Radix22TwdlMapping_twdlAddrMap_next = Radix22TwdlMapping_sub_temp_2[5:3];
</span><span><a class="LN" name="201">  201   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="202">  202   </a>      3'b100 :
</span><span><a class="LN" name="203">  203   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="204">  204   </a>          Radix22TwdlMapping_sub_cast_1 = <b>{</b>5'b0, <b>{</b>Radix22TwdlMapping_twdlAddr_raw, 3'b000<b>}</b><b>}</b>;
</span><span><a class="LN" name="205">  205   </a>          Radix22TwdlMapping_sub_temp_3 = Radix22TwdlMapping_sub_cast_1 - 14'sb00000100000000;
</span><span><a class="LN" name="206">  206   </a>          Radix22TwdlMapping_twdlAddrMap_next = Radix22TwdlMapping_sub_temp_3[5:3];
</span><span><a class="LN" name="207">  207   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="208">  208   </a>      <span class="KW">default</span> :
</span><span><a class="LN" name="209">  209   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="210">  210   </a>          Radix22TwdlMapping_sub_cast = <b>{</b>5'b0, <b>{</b>Radix22TwdlMapping_twdlAddr_raw, 3'b000<b>}</b><b>}</b>;
</span><span><a class="LN" name="211">  211   </a>          Radix22TwdlMapping_sub_temp = 14'sb00000110000000 - Radix22TwdlMapping_sub_cast;
</span><span><a class="LN" name="212">  212   </a>          Radix22TwdlMapping_twdlAddrMap_next = Radix22TwdlMapping_sub_temp[5:3];
</span><span><a class="LN" name="213">  213   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="214">  214   </a>    <span class="KW">endcase</span>
</span><span><a class="LN" name="215">  215   </a>    <span class="KW">if</span> (Radix22TwdlMapping_phase == 2'b00) <span class="KW">begin</span>
</span><span><a class="LN" name="216">  216   </a>      Radix22TwdlMapping_twdlAddr_raw_next = 6'b000000;
</span><span><a class="LN" name="217">  217   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="218">  218   </a>    <span class="KW">else</span> <span class="KW">if</span> (Radix22TwdlMapping_phase == 2'b01) <span class="KW">begin</span>
</span><span><a class="LN" name="219">  219   </a>      Radix22TwdlMapping_t_0_0 = <b>{</b>2'b0, Radix22TwdlMapping_cnt<b>}</b>;
</span><span><a class="LN" name="220">  220   </a>      Radix22TwdlMapping_twdlAddr_raw_next = Radix22TwdlMapping_t_0_0 &lt;&lt;&lt; 8'd1;
</span><span><a class="LN" name="221">  221   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="222">  222   </a>    <span class="KW">else</span> <span class="KW">if</span> (Radix22TwdlMapping_phase == 2'b10) <span class="KW">begin</span>
</span><span><a class="LN" name="223">  223   </a>      Radix22TwdlMapping_twdlAddr_raw_next = <b>{</b>2'b0, Radix22TwdlMapping_cnt<b>}</b>;
</span><span><a class="LN" name="224">  224   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="225">  225   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="226">  226   </a>      Radix22TwdlMapping_cnt_cast = <b>{</b>2'b0, Radix22TwdlMapping_cnt<b>}</b>;
</span><span><a class="LN" name="227">  227   </a>      Radix22TwdlMapping_twdlAddr_raw_next = (Radix22TwdlMapping_cnt_cast &lt;&lt;&lt; 8'd1) + Radix22TwdlMapping_cnt_cast;
</span><span><a class="LN" name="228">  228   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="229">  229   </a>    <span class="KW">if</span> (dout_2_1_vld &amp;&amp; (Radix22TwdlMapping_cnt &gt; 4'b1110)) <span class="KW">begin</span>
</span><span><a class="LN" name="230">  230   </a>      Radix22TwdlMapping_phase_next = Radix22TwdlMapping_phase + 2'b01;
</span><span><a class="LN" name="231">  231   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="232">  232   </a>    <span class="KW">if</span> (dout_2_1_vld) <span class="KW">begin</span>
</span><span><a class="LN" name="233">  233   </a>      Radix22TwdlMapping_cnt_next = Radix22TwdlMapping_cnt + 4'b0001;
</span><span><a class="LN" name="234">  234   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="235">  235   </a>    twdlAddr = Radix22TwdlMapping_twdlAddrMap;
</span><span><a class="LN" name="236">  236   </a>    twdlAddrVld = Radix22TwdlMapping_dvldReg2;
</span><span><a class="LN" name="237">  237   </a>    twdlOctant = Radix22TwdlMapping_octantReg1;
</span><span><a class="LN" name="238">  238   </a>    twdl45 = Radix22TwdlMapping_twdl45Reg;
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>
</span><span><a class="LN" name="242">  242   </a>
</span><span><a class="LN" name="243">  243   </a>  <span class="CT">// Twiddle ROM1</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">assign</span> Twiddle_re_table_data[0] = 14'sb01000000000000;
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">assign</span> Twiddle_re_table_data[1] = 14'sb00111111101100;
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">assign</span> Twiddle_re_table_data[2] = 14'sb00111110110001;
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">assign</span> Twiddle_re_table_data[3] = 14'sb00111101010000;
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">assign</span> Twiddle_re_table_data[4] = 14'sb00111011001000;
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">assign</span> Twiddle_re_table_data[5] = 14'sb00111000011100;
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">assign</span> Twiddle_re_table_data[6] = 14'sb00110101001110;
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">assign</span> Twiddle_re_table_data[7] = 14'sb00110001011110;
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">assign</span> twiddleS_re = Twiddle_re_table_data[twdlAddr];
</span><span><a class="LN" name="253">  253   </a>
</span><span><a class="LN" name="254">  254   </a>
</span><span><a class="LN" name="255">  255   </a>
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="257">  257   </a>    <span class="KW">begin</span> : TWIDDLEROM_RE_process
</span><span><a class="LN" name="258">  258   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="259">  259   </a>        twiddleReg_re &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="260">  260   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="261">  261   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="262">  262   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="263">  263   </a>          twiddleReg_re &lt;= twiddleS_re;
</span><span><a class="LN" name="264">  264   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="265">  265   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="266">  266   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>
</span><span><a class="LN" name="269">  269   </a>
</span><span><a class="LN" name="270">  270   </a>  <span class="CT">// Twiddle ROM2</span>
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">assign</span> Twiddle_im_table_data[0] = 14'sb00000000000000;
</span><span><a class="LN" name="272">  272   </a>  <span class="KW">assign</span> Twiddle_im_table_data[1] = 14'sb11111001101111;
</span><span><a class="LN" name="273">  273   </a>  <span class="KW">assign</span> Twiddle_im_table_data[2] = 14'sb11110011100001;
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">assign</span> Twiddle_im_table_data[3] = 14'sb11101101011011;
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">assign</span> Twiddle_im_table_data[4] = 14'sb11100111100001;
</span><span><a class="LN" name="276">  276   </a>  <span class="KW">assign</span> Twiddle_im_table_data[5] = 14'sb11100001110101;
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">assign</span> Twiddle_im_table_data[6] = 14'sb11011100011100;
</span><span><a class="LN" name="278">  278   </a>  <span class="KW">assign</span> Twiddle_im_table_data[7] = 14'sb11010111011010;
</span><span><a class="LN" name="279">  279   </a>  <span class="KW">assign</span> twiddleS_im = Twiddle_im_table_data[twdlAddr];
</span><span><a class="LN" name="280">  280   </a>
</span><span><a class="LN" name="281">  281   </a>
</span><span><a class="LN" name="282">  282   </a>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="284">  284   </a>    <span class="KW">begin</span> : TWIDDLEROM_IM_process
</span><span><a class="LN" name="285">  285   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="286">  286   </a>        twiddleReg_im &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="287">  287   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="288">  288   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="289">  289   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="290">  290   </a>          twiddleReg_im &lt;= twiddleS_im;
</span><span><a class="LN" name="291">  291   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="292">  292   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="293">  293   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="294">  294   </a>
</span><span><a class="LN" name="295">  295   </a>
</span><span><a class="LN" name="296">  296   </a>
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="298">  298   </a>    <span class="KW">begin</span> : intdelay_process
</span><span><a class="LN" name="299">  299   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="300">  300   </a>        twdlOctantReg &lt;= 3'b000;
</span><span><a class="LN" name="301">  301   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="302">  302   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="303">  303   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="304">  304   </a>          twdlOctantReg &lt;= twdlOctant;
</span><span><a class="LN" name="305">  305   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="306">  306   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="307">  307   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>
</span><span><a class="LN" name="310">  310   </a>
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="312">  312   </a>    <span class="KW">begin</span> : intdelay_1_process
</span><span><a class="LN" name="313">  313   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="314">  314   </a>        twdl45Reg &lt;= 1'b0;
</span><span><a class="LN" name="315">  315   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="316">  316   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="317">  317   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="318">  318   </a>          twdl45Reg &lt;= twdl45;
</span><span><a class="LN" name="319">  319   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="320">  320   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="321">  321   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="322">  322   </a>
</span><span><a class="LN" name="323">  323   </a>
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a>  <span class="CT">// Radix22TwdlOctCorr</span>
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">always</span> @(twdl45Reg, twdlOctantReg, twiddleReg_im, twiddleReg_re) <span class="KW">begin</span>
</span><span><a class="LN" name="327">  327   </a>    Radix22TwdlOctCorr_cast_0 = 15'sb000000000000000;
</span><span><a class="LN" name="328">  328   </a>    Radix22TwdlOctCorr_cast_2 = 15'sb000000000000000;
</span><span><a class="LN" name="329">  329   </a>    Radix22TwdlOctCorr_cast_4 = 15'sb000000000000000;
</span><span><a class="LN" name="330">  330   </a>    Radix22TwdlOctCorr_cast_6 = 15'sb000000000000000;
</span><span><a class="LN" name="331">  331   </a>    Radix22TwdlOctCorr_cast_8 = 15'sb000000000000000;
</span><span><a class="LN" name="332">  332   </a>    Radix22TwdlOctCorr_cast_10 = 15'sb000000000000000;
</span><span><a class="LN" name="333">  333   </a>    Radix22TwdlOctCorr_cast_3 = 15'sb000000000000000;
</span><span><a class="LN" name="334">  334   </a>    Radix22TwdlOctCorr_cast_9 = 15'sb000000000000000;
</span><span><a class="LN" name="335">  335   </a>    Radix22TwdlOctCorr_cast_1 = 15'sb000000000000000;
</span><span><a class="LN" name="336">  336   </a>    Radix22TwdlOctCorr_cast_7 = 15'sb000000000000000;
</span><span><a class="LN" name="337">  337   </a>    Radix22TwdlOctCorr_cast = 15'sb000000000000000;
</span><span><a class="LN" name="338">  338   </a>    Radix22TwdlOctCorr_cast_5 = 15'sb000000000000000;
</span><span><a class="LN" name="339">  339   </a>    Radix22TwdlOctCorr_twdlIn_re = twiddleReg_re;
</span><span><a class="LN" name="340">  340   </a>    Radix22TwdlOctCorr_twdlIn_im = twiddleReg_im;
</span><span><a class="LN" name="341">  341   </a>    <span class="KW">if</span> (twdl45Reg) <span class="KW">begin</span>
</span><span><a class="LN" name="342">  342   </a>      <span class="KW">case</span> ( twdlOctantReg)
</span><span><a class="LN" name="343">  343   </a>        3'b000 :
</span><span><a class="LN" name="344">  344   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="345">  345   </a>            Radix22TwdlOctCorr_twdlIn_re = 14'sb00101101010000;
</span><span><a class="LN" name="346">  346   </a>            Radix22TwdlOctCorr_twdlIn_im = 14'sb11010010110000;
</span><span><a class="LN" name="347">  347   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="348">  348   </a>        3'b010 :
</span><span><a class="LN" name="349">  349   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="350">  350   </a>            Radix22TwdlOctCorr_twdlIn_re = 14'sb11010010110000;
</span><span><a class="LN" name="351">  351   </a>            Radix22TwdlOctCorr_twdlIn_im = 14'sb11010010110000;
</span><span><a class="LN" name="352">  352   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="353">  353   </a>        3'b100 :
</span><span><a class="LN" name="354">  354   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="355">  355   </a>            Radix22TwdlOctCorr_twdlIn_re = 14'sb11010010110000;
</span><span><a class="LN" name="356">  356   </a>            Radix22TwdlOctCorr_twdlIn_im = 14'sb00101101010000;
</span><span><a class="LN" name="357">  357   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="358">  358   </a>        <span class="KW">default</span> :
</span><span><a class="LN" name="359">  359   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="360">  360   </a>            Radix22TwdlOctCorr_twdlIn_re = 14'sb00101101010000;
</span><span><a class="LN" name="361">  361   </a>            Radix22TwdlOctCorr_twdlIn_im = 14'sb11010010110000;
</span><span><a class="LN" name="362">  362   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="363">  363   </a>      <span class="KW">endcase</span>
</span><span><a class="LN" name="364">  364   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="365">  365   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="366">  366   </a>      <span class="KW">case</span> ( twdlOctantReg)
</span><span><a class="LN" name="367">  367   </a>        3'b000 :
</span><span><a class="LN" name="368">  368   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="369">  369   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="370">  370   </a>        3'b001 :
</span><span><a class="LN" name="371">  371   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="372">  372   </a>            Radix22TwdlOctCorr_cast = <b>{</b>twiddleReg_im[13], twiddleReg_im<b>}</b>;
</span><span><a class="LN" name="373">  373   </a>            Radix22TwdlOctCorr_cast_0 =  - (Radix22TwdlOctCorr_cast);
</span><span><a class="LN" name="374">  374   </a>            Radix22TwdlOctCorr_twdlIn_re = Radix22TwdlOctCorr_cast_0[13:0];
</span><span><a class="LN" name="375">  375   </a>            Radix22TwdlOctCorr_cast_5 = <b>{</b>twiddleReg_re[13], twiddleReg_re<b>}</b>;
</span><span><a class="LN" name="376">  376   </a>            Radix22TwdlOctCorr_cast_6 =  - (Radix22TwdlOctCorr_cast_5);
</span><span><a class="LN" name="377">  377   </a>            Radix22TwdlOctCorr_twdlIn_im = Radix22TwdlOctCorr_cast_6[13:0];
</span><span><a class="LN" name="378">  378   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="379">  379   </a>        3'b010 :
</span><span><a class="LN" name="380">  380   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="381">  381   </a>            Radix22TwdlOctCorr_twdlIn_re = twiddleReg_im;
</span><span><a class="LN" name="382">  382   </a>            Radix22TwdlOctCorr_cast_7 = <b>{</b>twiddleReg_re[13], twiddleReg_re<b>}</b>;
</span><span><a class="LN" name="383">  383   </a>            Radix22TwdlOctCorr_cast_8 =  - (Radix22TwdlOctCorr_cast_7);
</span><span><a class="LN" name="384">  384   </a>            Radix22TwdlOctCorr_twdlIn_im = Radix22TwdlOctCorr_cast_8[13:0];
</span><span><a class="LN" name="385">  385   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="386">  386   </a>        3'b011 :
</span><span><a class="LN" name="387">  387   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="388">  388   </a>            Radix22TwdlOctCorr_cast_1 = <b>{</b>twiddleReg_re[13], twiddleReg_re<b>}</b>;
</span><span><a class="LN" name="389">  389   </a>            Radix22TwdlOctCorr_cast_2 =  - (Radix22TwdlOctCorr_cast_1);
</span><span><a class="LN" name="390">  390   </a>            Radix22TwdlOctCorr_twdlIn_re = Radix22TwdlOctCorr_cast_2[13:0];
</span><span><a class="LN" name="391">  391   </a>            Radix22TwdlOctCorr_twdlIn_im = twiddleReg_im;
</span><span><a class="LN" name="392">  392   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="393">  393   </a>        3'b100 :
</span><span><a class="LN" name="394">  394   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="395">  395   </a>            Radix22TwdlOctCorr_cast_3 = <b>{</b>twiddleReg_re[13], twiddleReg_re<b>}</b>;
</span><span><a class="LN" name="396">  396   </a>            Radix22TwdlOctCorr_cast_4 =  - (Radix22TwdlOctCorr_cast_3);
</span><span><a class="LN" name="397">  397   </a>            Radix22TwdlOctCorr_twdlIn_re = Radix22TwdlOctCorr_cast_4[13:0];
</span><span><a class="LN" name="398">  398   </a>            Radix22TwdlOctCorr_cast_9 = <b>{</b>twiddleReg_im[13], twiddleReg_im<b>}</b>;
</span><span><a class="LN" name="399">  399   </a>            Radix22TwdlOctCorr_cast_10 =  - (Radix22TwdlOctCorr_cast_9);
</span><span><a class="LN" name="400">  400   </a>            Radix22TwdlOctCorr_twdlIn_im = Radix22TwdlOctCorr_cast_10[13:0];
</span><span><a class="LN" name="401">  401   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="402">  402   </a>        <span class="KW">default</span> :
</span><span><a class="LN" name="403">  403   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="404">  404   </a>            Radix22TwdlOctCorr_twdlIn_re = twiddleReg_im;
</span><span><a class="LN" name="405">  405   </a>            Radix22TwdlOctCorr_twdlIn_im = twiddleReg_re;
</span><span><a class="LN" name="406">  406   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="407">  407   </a>      <span class="KW">endcase</span>
</span><span><a class="LN" name="408">  408   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="409">  409   </a>    twdl_3_1_re_1 = Radix22TwdlOctCorr_twdlIn_re;
</span><span><a class="LN" name="410">  410   </a>    twdl_3_1_im_1 = Radix22TwdlOctCorr_twdlIn_im;
</span><span><a class="LN" name="411">  411   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="412">  412   </a>
</span><span><a class="LN" name="413">  413   </a>
</span><span><a class="LN" name="414">  414   </a>
</span><span><a class="LN" name="415">  415   </a>  <span class="KW">assign</span> twdl_3_1_re = twdl_3_1_re_1;
</span><span><a class="LN" name="416">  416   </a>
</span><span><a class="LN" name="417">  417   </a>  <span class="KW">assign</span> twdl_3_1_im = twdl_3_1_im_1;
</span><span><a class="LN" name="418">  418   </a>
</span><span><a class="LN" name="419">  419   </a><span class="KW">endmodule</span>  <span class="CT">// rx_dma_test_src_TWDLROM_3_1</span>
</span><span><a class="LN" name="420">  420   </a>
</span><span><a class="LN" name="421">  421   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>