# compile vhdl design source files
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/PSD_P/P3/datapath.vhd"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/PSD_P/P3/control.vhd"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/lab0Files/disp7.vhd"
vhdl xil_defaultlib  "../../../P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd"

# Do not sort compile order
nosort
