#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Jun 29 21:01:00 2020
# Process ID: 3752
# Log file: C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/vivado.log
# Journal file: C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test'
INFO: [Project 1-313] Project file moved from 'C:/Zynk_test/lowlag_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/Zynk_Book/ip_repo'; using path 'C:/Zynk_Book/ip_repo' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zynk_Book/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2015/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 777.324 ; gain = 199.215
open_bd_design {C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip_design.bd}
Adding component instance block -- ac.uk:user:led_controller:1.0 - led_controller_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:distortion_ip:4.1 - distortion_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ip_design> from BD file <C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip_design.bd>
launch_sdk -workspace C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.sdk -hwspec C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.sdk/ip_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.sdk -hwspec C:/Users/eseny/Desktop/student_xohw20_262_SAN_20200630_1/src/lowlag_vivado_project/lowlag_test/lowlag_test.sdk/ip_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 21:22:06 2020...
