srcscan starts
INFO: analyzing module Timer (VERI-9002)
INFO: analyzing module Timer_on_clock (VERI-9002)
INFO: analyzing module uc_system_Timer_0_0 (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:uc_system_Timer_0_0
END of tops
/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Timer_0_0/sim/uc_system_Timer_0_0.v(56): INFO: compiling module uc_system_Timer_0_0 (VERI-1018)
srcscan exits with return value 0
