# Compile of Controller.sv was successful.
# Compile of Controller.sv was successful.
# Compile of Controller.sv was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 15:13:04 on May 10,2021
# Loading sv_std.std
# Loading work.TB
# Loading work.InstMem
# Loading work.MIPS
# Loading work.Datapath
# Loading work.Adder
# Loading work.mux3to1
# Loading work.RegisterFile
# Loading work.SGN_EXT
# Loading work.mux2to1
# Loading work.ALU
# Loading work.SHL2
# Loading work.register
# Loading work.Controller
# Loading work.alu_controller
# Loading work.DataMem
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'i0'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'i1'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'i2'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'out'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (28) does not match connection size (26) for port 'd_in'. The port definition is at: E:/UT/S4/CA/CA2/SHL2.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/shl26 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 79
add wave -position end  sim:/TB/clk
add wave -position end  sim:/TB/data_adr
add wave -position end  sim:/TB/data_in
add wave -position end  sim:/TB/data_out
add wave -position end  sim:/TB/inst
add wave -position end  sim:/TB/inst_adr
add wave -position end  sim:/TB/MemRead
add wave -position end  sim:/TB/MemWrite
add wave -position end  sim:/TB/rst
add wave -position end  sim:/TB/sum
run -all
# ** Note: $stop    : E:/UT/S4/CA/CA2/TB.sv(18)
#    Time: 5015 ns  Iteration: 0  Instance: /TB
# Break in Module TB at E:/UT/S4/CA/CA2/TB.sv line 18
add wave -position end  sim:/TB/CPU/DP/RF/register_file
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'i0'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'i1'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'i2'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'out'. The port definition is at: E:/UT/S4/CA/CA2/mux3to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/MUX_1 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (28) does not match connection size (26) for port 'd_in'. The port definition is at: E:/UT/S4/CA/CA2/SHL2.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /TB/CPU/DP/shl26 File: E:/UT/S4/CA/CA2/Datapath.sv Line: 79
run -all
# ** Note: $stop    : E:/UT/S4/CA/CA2/TB.sv(18)
#    Time: 5015 ns  Iteration: 0  Instance: /TB
# Break in Module TB at E:/UT/S4/CA/CA2/TB.sv line 18
add wave -position end  sim:/TB/CPU/DP/RF/register_file
quit -sim
# End time: 15:14:54 on May 10,2021, Elapsed time: 0:01:50
# Errors: 0, Warnings: 6
