#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 19 11:52:23 2020
# Process ID: 20336
# Current directory: C:/Users/38473/Desktop/cpu_50
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10364 C:\Users\38473\Desktop\cpu_50\cpu.xpr
# Log file: C:/Users/38473/Desktop/cpu_50/vivado.log
# Journal file: C:/Users/38473/Desktop/cpu_50\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/38473/Desktop/cpu_50/cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/38473/e2/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/38473/Desktop/cpu_50/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/38473/Desktop/cpu_50/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/DMF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/DM_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/DR_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/EX_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/GPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2458] undeclared symbol imm_s, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/ID.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/Mult_A_Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_A_Div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/WB_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/Wreg_DM_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wreg_DM_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/forward_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_decoder
INFO: [VRFC 10-2458] undeclared symbol addu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:32]
INFO: [VRFC 10-2458] undeclared symbol subu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:33]
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:34]
INFO: [VRFC 10-2458] undeclared symbol add, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:35]
INFO: [VRFC 10-2458] undeclared symbol AND, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:36]
INFO: [VRFC 10-2458] undeclared symbol div, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:37]
INFO: [VRFC 10-2458] undeclared symbol divu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:38]
INFO: [VRFC 10-2458] undeclared symbol jalr, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:39]
INFO: [VRFC 10-2458] undeclared symbol mfhi, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:40]
INFO: [VRFC 10-2458] undeclared symbol mflo, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:41]
INFO: [VRFC 10-2458] undeclared symbol mthi, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:42]
INFO: [VRFC 10-2458] undeclared symbol mtlo, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:43]
INFO: [VRFC 10-2458] undeclared symbol mult, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:44]
INFO: [VRFC 10-2458] undeclared symbol multu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:45]
INFO: [VRFC 10-2458] undeclared symbol OR, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:46]
INFO: [VRFC 10-2458] undeclared symbol NOR, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:47]
INFO: [VRFC 10-2458] undeclared symbol sllv, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:48]
INFO: [VRFC 10-2458] undeclared symbol sll, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:49]
INFO: [VRFC 10-2458] undeclared symbol slt, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:50]
INFO: [VRFC 10-2458] undeclared symbol sltu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:51]
INFO: [VRFC 10-2458] undeclared symbol sra, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:52]
INFO: [VRFC 10-2458] undeclared symbol srav, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:53]
INFO: [VRFC 10-2458] undeclared symbol srl, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:54]
INFO: [VRFC 10-2458] undeclared symbol srlv, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:55]
INFO: [VRFC 10-2458] undeclared symbol sub, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:56]
INFO: [VRFC 10-2458] undeclared symbol XOR, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:57]
INFO: [VRFC 10-2458] undeclared symbol addi, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:58]
INFO: [VRFC 10-2458] undeclared symbol addiu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:59]
INFO: [VRFC 10-2458] undeclared symbol andi, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:60]
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:61]
INFO: [VRFC 10-2458] undeclared symbol bgez, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:62]
INFO: [VRFC 10-2458] undeclared symbol bltz, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:63]
INFO: [VRFC 10-2458] undeclared symbol bgtz, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:64]
INFO: [VRFC 10-2458] undeclared symbol blez, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:65]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:66]
INFO: [VRFC 10-2458] undeclared symbol j, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:67]
INFO: [VRFC 10-2458] undeclared symbol jal, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:68]
INFO: [VRFC 10-2458] undeclared symbol lb, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:69]
INFO: [VRFC 10-2458] undeclared symbol lbu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:70]
INFO: [VRFC 10-2458] undeclared symbol lh, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:71]
INFO: [VRFC 10-2458] undeclared symbol lhu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:72]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:73]
INFO: [VRFC 10-2458] undeclared symbol lw, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:74]
INFO: [VRFC 10-2458] undeclared symbol ori, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:75]
INFO: [VRFC 10-2458] undeclared symbol sb, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:76]
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:77]
INFO: [VRFC 10-2458] undeclared symbol slti, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:78]
INFO: [VRFC 10-2458] undeclared symbol sltiu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:79]
INFO: [VRFC 10-2458] undeclared symbol sw, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:80]
INFO: [VRFC 10-2458] undeclared symbol xori, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_decoder_spford
INFO: [VRFC 10-2458] undeclared symbol addu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:36]
INFO: [VRFC 10-2458] undeclared symbol subu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:37]
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:38]
INFO: [VRFC 10-2458] undeclared symbol add, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:39]
INFO: [VRFC 10-2458] undeclared symbol AND, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:40]
INFO: [VRFC 10-2458] undeclared symbol jalr, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:43]
INFO: [VRFC 10-2458] undeclared symbol OR, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:50]
INFO: [VRFC 10-2458] undeclared symbol NOR, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:51]
INFO: [VRFC 10-2458] undeclared symbol sllv, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:52]
INFO: [VRFC 10-2458] undeclared symbol sll, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:53]
INFO: [VRFC 10-2458] undeclared symbol slt, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:54]
INFO: [VRFC 10-2458] undeclared symbol sltu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:55]
INFO: [VRFC 10-2458] undeclared symbol sra, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:56]
INFO: [VRFC 10-2458] undeclared symbol srav, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:57]
INFO: [VRFC 10-2458] undeclared symbol srl, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:58]
INFO: [VRFC 10-2458] undeclared symbol srlv, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:59]
INFO: [VRFC 10-2458] undeclared symbol sub, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:60]
INFO: [VRFC 10-2458] undeclared symbol XOR, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:61]
INFO: [VRFC 10-2458] undeclared symbol addi, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:62]
INFO: [VRFC 10-2458] undeclared symbol addiu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:63]
INFO: [VRFC 10-2458] undeclared symbol andi, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:64]
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:65]
INFO: [VRFC 10-2458] undeclared symbol bgez, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:66]
INFO: [VRFC 10-2458] undeclared symbol bltz, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:67]
INFO: [VRFC 10-2458] undeclared symbol bgtz, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:68]
INFO: [VRFC 10-2458] undeclared symbol blez, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:69]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:70]
INFO: [VRFC 10-2458] undeclared symbol j, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:71]
INFO: [VRFC 10-2458] undeclared symbol jal, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:72]
INFO: [VRFC 10-2458] undeclared symbol lb, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:73]
INFO: [VRFC 10-2458] undeclared symbol lbu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:74]
INFO: [VRFC 10-2458] undeclared symbol lh, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:75]
INFO: [VRFC 10-2458] undeclared symbol lhu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:76]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:77]
INFO: [VRFC 10-2458] undeclared symbol lw, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:78]
INFO: [VRFC 10-2458] undeclared symbol ori, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:79]
INFO: [VRFC 10-2458] undeclared symbol sb, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:80]
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:81]
INFO: [VRFC 10-2458] undeclared symbol slti, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:82]
INFO: [VRFC 10-2458] undeclared symbol sltiu, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:83]
INFO: [VRFC 10-2458] undeclared symbol sw, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:84]
INFO: [VRFC 10-2458] undeclared symbol xori, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/hazard_decoder_spford.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/reg_EX_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mreg_EX_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ereg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/reg_IF_to_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dreg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/stall_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_control
INFO: [VRFC 10-2458] undeclared symbol regwrite_D, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/stall_control.v:57]
INFO: [VRFC 10-2458] undeclared symbol regwrite_E, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/stall_control.v:74]
INFO: [VRFC 10-2458] undeclared symbol regwrite_M, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/stall_control.v:79]
INFO: [VRFC 10-2458] undeclared symbol stall_mad, assumed default net type wire [C:/Users/38473/Desktop/cpu_50/cpu.srcs/sources_1/new/stall_control.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.srcs/sim_1/new/test.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/38473/Desktop/cpu_50/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 727.129 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/38473/Desktop/cpu_50/cpu.sim/sim_1/behav/xsim'
"xelab -wto bb1d6e2d59a74239b373469fecc9f7cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bb1d6e2d59a74239b373469fecc9f7cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Dreg_IF_ID
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.ID_control
Compiling module xil_defaultlib.GPR
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.Ereg_ID_EX
Compiling module xil_defaultlib.EX_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mult_A_Div
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.Mreg_EX_DM
Compiling module xil_defaultlib.DM_control
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.DMF
Compiling module xil_defaultlib.Wreg_DM_RF
Compiling module xil_defaultlib.WB_control
Compiling module xil_defaultlib.DR_ext
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.hazard_decoder_spford
Compiling module xil_defaultlib.hazard_decoder
Compiling module xil_defaultlib.forward_control
Compiling module xil_defaultlib.hazard_control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/38473/Desktop/cpu_50/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 727.129 ; gain = 0.000
