{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751360271325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751360271330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 01 04:57:51 2025 " "Processing started: Tue Jul 01 04:57:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751360271330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360271330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control_Unit -c Control_Unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control_Unit -c Control_Unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360271330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751360271799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751360271800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751360278818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlunit " "Elaborating entity \"controlunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751360278843 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_IR controlunit.v(52) " "Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable \"ld_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751360278845 "|controlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en controlunit.v(52) " "Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751360278845 "|controlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wen controlunit.v(52) " "Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable \"wen\", which holds its previous value in one or more paths through the always construct" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751360278846 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen controlunit.v(70) " "Inferred latch for \"wen\" at controlunit.v(70)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278847 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en controlunit.v(70) " "Inferred latch for \"en\" at controlunit.v(70)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278847 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR controlunit.v(70) " "Inferred latch for \"ld_IR\" at controlunit.v(70)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278847 "|controlunit"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wen controlunit.v(225) " "Can't resolve multiple constant drivers for net \"wen\" at controlunit.v(225)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 225 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278847 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controlunit.v(70) " "Constant driver at controlunit.v(70)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278847 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "en controlunit.v(225) " "Can't resolve multiple constant drivers for net \"en\" at controlunit.v(225)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 225 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278847 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751360278848 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751360278899 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 01 04:57:58 2025 " "Processing ended: Tue Jul 01 04:57:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751360278899 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751360278899 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751360278899 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360278899 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751360279508 ""}
