<!doctype html>
<html>
<head>
<title>DEVID (ETF8K) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___etf8k.html")>ETF8K Module</a> &gt; DEVID (ETF8K) Register</p><h1>DEVID (ETF8K) Register</h1>
<h2>DEVID (ETF8K) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DEVID</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000FC8</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FE950FC8 (CORESIGHT_SOC_ETF_2)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000380</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>This register indicates the capabilities of the CoreSight TMC.</td></tr>
</table>
<p></p>
<h2>DEVID (ETF8K) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>MEMWIDTH</td><td class="center">10:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>This value indicates the width of the Memory interface databus. For the ETB and ETF configurations, this value is twice the ATB datawidth. In these configurations, the default value of MEMWIDTH is 64_bits corresponding to the default ATB datawidth of 32_bits. For the ETR configuration, the MEMWIDTH is the same as the ATB datawidth, the default value being 32_bits.</td></tr>
<tr valign=top><td>CONFIGTYPE</td><td class="center"> 7:6</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>This value indicates TMC configuration type - ETB, ETF or ETR configuration.</td></tr>
<tr valign=top><td>CLKSCHEME</td><td class="center"> 5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>This value indicates the TMC RAM clocking scheme used ie. whether the TMC RAM operates synchronously or asynchronously to CLK.</td></tr>
<tr valign=top><td>ATBINPORTCOUNT</td><td class="center"> 4:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>This value indicates the type/number of ATB multiplexing present on the input ATB. Currently only 0x00 is supported (no multiplexing present). This value is used to assist topology detection of the ATB structure.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>