This folder contains the information about the [OmniXtend Endpoint][oxendpointrelease] bitstream intended for the Xilinx Alveo U50 FPGA board.

The bridge supports OmniXtend Endpoint versions with the parameters `MAXFRAME` set to `1500`, `MAXTLFRAME` set to `1` and `OX11` set to `0`.

## Endpoint Versions

Depending on the scenario, two different versions of the endpoint are used:

### Simulation
The full system simulation uses a special version of the endpoint with integrated BRAM. This version of the endpoint can be generated by setting the `BRAMSIM` parameter to `1`.

[Latest Simulation Version][oxendpointrelease_sim]

### FPGA
The FPGA version uses the [default release][oxendpointrelease_synth] without the `BRAMSIM` flag.

## Usage
The test environment requires that the endpoint contains a program at address at offset `0x80000000` in memory. A "Hello World" program is available in the `example` folder.

### Simulation
The BRAM simulation of the endpoint loads the bitstream using standard Verilog function `$readmemh`. The `example` directory contains a script to convert a RISC-V binary to this format.

### FPGA
The `bitload` program distributed with the endpoint loads the RISC-V binary into the endpoint memory via Ethernet.

[oxendpointrelease][https://github.com/westerndigitalcorporation/OmnixtendEndpoint/releases/tag/v1.0.0]
[oxendpointrelease_sim][https://github.com/westerndigitalcorporation/OmnixtendEndpoint/releases/download/v1.0.0/OmnixtendEndpoint_RES_15_RESTO_21_ACKTO_12_OX11_0_MAC_0_CON_4_MAXFRAME_1500_MAXTLFRAME_1_BRAMSIM_1.zip]
[oxendpointrelease_synth][https://github.com/westerndigitalcorporation/OmnixtendEndpoint/releases/download/v1.0.0/OmnixtendEndpoint_RES_15_RESTO_21_ACKTO_12_OX11_0_MAC_0_CON_8_MAXFRAME_1500_MAXTLFRAME_1_BRAMSIM_0.zip]